
23.DAC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be48  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  0800c0e8  0800c0e8  0000d0e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c50c  0800c50c  0000d50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c514  0800c514  0000d514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800c518  0800c518  0000d518  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000001dc  24000000  0800c51c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000290  240001dc  0800c6f8  0000e1dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2400046c  0800c6f8  0000e46c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000e1dc  2**0
                  CONTENTS, READONLY
 10 .debug_info   000196c6  00000000  00000000  0000e20a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000038b0  00000000  00000000  000278d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000011f0  00000000  00000000  0002b180  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000d98  00000000  00000000  0002c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003ba5c  00000000  00000000  0002d108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f336  00000000  00000000  00068b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001731e8  00000000  00000000  00087e9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001fb082  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005794  00000000  00000000  001fb0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005a  00000000  00000000  0020085c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001dc 	.word	0x240001dc
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800c0d0 	.word	0x0800c0d0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001e0 	.word	0x240001e0
 80002dc:	0800c0d0 	.word	0x0800c0d0

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <MX_BEEP_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_BEEP_GPIO_Init(void)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b086      	sub	sp, #24
 80006c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c2:	1d3b      	adds	r3, r7, #4
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
 80006ce:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006d0:	4b12      	ldr	r3, [pc, #72]	@ (800071c <MX_BEEP_GPIO_Init+0x60>)
 80006d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006d6:	4a11      	ldr	r2, [pc, #68]	@ (800071c <MX_BEEP_GPIO_Init+0x60>)
 80006d8:	f043 0310 	orr.w	r3, r3, #16
 80006dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80006e0:	4b0e      	ldr	r3, [pc, #56]	@ (800071c <MX_BEEP_GPIO_Init+0x60>)
 80006e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80006e6:	f003 0310 	and.w	r3, r3, #16
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	683b      	ldr	r3, [r7, #0]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 80006ee:	2200      	movs	r2, #0
 80006f0:	2110      	movs	r1, #16
 80006f2:	480b      	ldr	r0, [pc, #44]	@ (8000720 <MX_BEEP_GPIO_Init+0x64>)
 80006f4:	f003 fd4c 	bl	8004190 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BEEP_Pin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80006f8:	2310      	movs	r3, #16
 80006fa:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006fc:	2301      	movs	r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000700:	2300      	movs	r3, #0
 8000702:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000704:	2300      	movs	r3, #0
 8000706:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000708:	1d3b      	adds	r3, r7, #4
 800070a:	4619      	mov	r1, r3
 800070c:	4804      	ldr	r0, [pc, #16]	@ (8000720 <MX_BEEP_GPIO_Init+0x64>)
 800070e:	f003 fb77 	bl	8003e00 <HAL_GPIO_Init>
}
 8000712:	bf00      	nop
 8000714:	3718      	adds	r7, #24
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	58024400 	.word	0x58024400
 8000720:	58021000 	.word	0x58021000

08000724 <MX_KEY_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_KEY_GPIO_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b086      	sub	sp, #24
 8000728:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	2200      	movs	r2, #0
 800072e:	601a      	str	r2, [r3, #0]
 8000730:	605a      	str	r2, [r3, #4]
 8000732:	609a      	str	r2, [r3, #8]
 8000734:	60da      	str	r2, [r3, #12]
 8000736:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <MX_KEY_GPIO_Init+0x68>)
 800073a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800073e:	4a13      	ldr	r2, [pc, #76]	@ (800078c <MX_KEY_GPIO_Init+0x68>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000748:	4b10      	ldr	r3, [pc, #64]	@ (800078c <MX_KEY_GPIO_Init+0x68>)
 800074a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	683b      	ldr	r3, [r7, #0]
  /*Configure GPIO pin : WK_UP_Pin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 8000756:	2301      	movs	r3, #1
 8000758:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800075a:	2300      	movs	r3, #0
 800075c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800075e:	2302      	movs	r3, #2
 8000760:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 8000762:	1d3b      	adds	r3, r7, #4
 8000764:	4619      	mov	r1, r3
 8000766:	480a      	ldr	r0, [pc, #40]	@ (8000790 <MX_KEY_GPIO_Init+0x6c>)
 8000768:	f003 fb4a 	bl	8003e00 <HAL_GPIO_Init>
  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 800076c:	f248 0302 	movw	r3, #32770	@ 0x8002
 8000770:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000772:	2300      	movs	r3, #0
 8000774:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000776:	2301      	movs	r3, #1
 8000778:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800077a:	1d3b      	adds	r3, r7, #4
 800077c:	4619      	mov	r1, r3
 800077e:	4804      	ldr	r0, [pc, #16]	@ (8000790 <MX_KEY_GPIO_Init+0x6c>)
 8000780:	f003 fb3e 	bl	8003e00 <HAL_GPIO_Init>
}
 8000784:	bf00      	nop
 8000786:	3718      	adds	r7, #24
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}
 800078c:	58024400 	.word	0x58024400
 8000790:	58020000 	.word	0x58020000

08000794 <key_scan>:
  * KEY0_PRES, 1, KEY0 按下
  * KEY1_PRES, 2, KEY1 按下
  * WKUP_PRES, 3, WKUP 按下
 */
uint8_t key_scan(uint8_t mode)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b084      	sub	sp, #16
 8000798:	af00      	add	r7, sp, #0
 800079a:	4603      	mov	r3, r0
 800079c:	71fb      	strb	r3, [r7, #7]
    static uint8_t key_up = 1; /* 按键按松开标志 */
    uint8_t keyval = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	73fb      	strb	r3, [r7, #15]
    if (mode) key_up = 1; /* 支持连按 */
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <key_scan+0x1a>
 80007a8:	4b30      	ldr	r3, [pc, #192]	@ (800086c <key_scan+0xd8>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
    // 获取按键的实际电平状态
    GPIO_PinState key0_state = HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin);
 80007ae:	2102      	movs	r1, #2
 80007b0:	482f      	ldr	r0, [pc, #188]	@ (8000870 <key_scan+0xdc>)
 80007b2:	f003 fcd5 	bl	8004160 <HAL_GPIO_ReadPin>
 80007b6:	4603      	mov	r3, r0
 80007b8:	73bb      	strb	r3, [r7, #14]
    GPIO_PinState key1_state = HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin);
 80007ba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80007be:	482c      	ldr	r0, [pc, #176]	@ (8000870 <key_scan+0xdc>)
 80007c0:	f003 fcce 	bl	8004160 <HAL_GPIO_ReadPin>
 80007c4:	4603      	mov	r3, r0
 80007c6:	737b      	strb	r3, [r7, #13]
    GPIO_PinState wkup_state = HAL_GPIO_ReadPin(WK_UP_GPIO_Port, WK_UP_Pin);
 80007c8:	2101      	movs	r1, #1
 80007ca:	4829      	ldr	r0, [pc, #164]	@ (8000870 <key_scan+0xdc>)
 80007cc:	f003 fcc8 	bl	8004160 <HAL_GPIO_ReadPin>
 80007d0:	4603      	mov	r3, r0
 80007d2:	733b      	strb	r3, [r7, #12]
    /* 按键松开标志为 1, 且有任意一个按键按下了 */
    // 注意：KEY0和KEY1是上拉，按下为低电平；WK_UP是下拉，按下为高电平。
    if (key_up && (key0_state == GPIO_PIN_RESET || key1_state == GPIO_PIN_RESET || wkup_state == GPIO_PIN_SET))
 80007d4:	4b25      	ldr	r3, [pc, #148]	@ (800086c <key_scan+0xd8>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	2b00      	cmp	r3, #0
 80007da:	d033      	beq.n	8000844 <key_scan+0xb0>
 80007dc:	7bbb      	ldrb	r3, [r7, #14]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d005      	beq.n	80007ee <key_scan+0x5a>
 80007e2:	7b7b      	ldrb	r3, [r7, #13]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d002      	beq.n	80007ee <key_scan+0x5a>
 80007e8:	7b3b      	ldrb	r3, [r7, #12]
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d12a      	bne.n	8000844 <key_scan+0xb0>
    {
        HAL_Delay(10); /* 去抖动 */ // 短暂延时进行消抖
 80007ee:	200a      	movs	r0, #10
 80007f0:	f000 feda 	bl	80015a8 <HAL_Delay>
        // 再次读取以确认按键状态，防止抖动
        key0_state = HAL_GPIO_ReadPin(KEY0_GPIO_Port, KEY0_Pin);
 80007f4:	2102      	movs	r1, #2
 80007f6:	481e      	ldr	r0, [pc, #120]	@ (8000870 <key_scan+0xdc>)
 80007f8:	f003 fcb2 	bl	8004160 <HAL_GPIO_ReadPin>
 80007fc:	4603      	mov	r3, r0
 80007fe:	73bb      	strb	r3, [r7, #14]
        key1_state = HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin);
 8000800:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000804:	481a      	ldr	r0, [pc, #104]	@ (8000870 <key_scan+0xdc>)
 8000806:	f003 fcab 	bl	8004160 <HAL_GPIO_ReadPin>
 800080a:	4603      	mov	r3, r0
 800080c:	737b      	strb	r3, [r7, #13]
        wkup_state = HAL_GPIO_ReadPin(WK_UP_GPIO_Port, WK_UP_Pin);
 800080e:	2101      	movs	r1, #1
 8000810:	4817      	ldr	r0, [pc, #92]	@ (8000870 <key_scan+0xdc>)
 8000812:	f003 fca5 	bl	8004160 <HAL_GPIO_ReadPin>
 8000816:	4603      	mov	r3, r0
 8000818:	733b      	strb	r3, [r7, #12]
        key_up = 0; // 设置按键已按下标志
 800081a:	4b14      	ldr	r3, [pc, #80]	@ (800086c <key_scan+0xd8>)
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
        // 根据按键状态判断是哪个按键被按下
        // 优先级：WK_UP > KEY1 > KEY0
        if (wkup_state == GPIO_PIN_SET)
 8000820:	7b3b      	ldrb	r3, [r7, #12]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d102      	bne.n	800082c <key_scan+0x98>
        {
            keyval = WKUP_PRES;
 8000826:	2303      	movs	r3, #3
 8000828:	73fb      	strb	r3, [r7, #15]
        if (wkup_state == GPIO_PIN_SET)
 800082a:	e018      	b.n	800085e <key_scan+0xca>
        }
        else if (key1_state == GPIO_PIN_RESET) // KEY1是上拉，按下为低电平
 800082c:	7b7b      	ldrb	r3, [r7, #13]
 800082e:	2b00      	cmp	r3, #0
 8000830:	d102      	bne.n	8000838 <key_scan+0xa4>
        {
            keyval = KEY1_PRES;
 8000832:	2302      	movs	r3, #2
 8000834:	73fb      	strb	r3, [r7, #15]
        if (wkup_state == GPIO_PIN_SET)
 8000836:	e012      	b.n	800085e <key_scan+0xca>
        }
        else if (key0_state == GPIO_PIN_RESET) // KEY0是上拉，按下为低电平
 8000838:	7bbb      	ldrb	r3, [r7, #14]
 800083a:	2b00      	cmp	r3, #0
 800083c:	d10f      	bne.n	800085e <key_scan+0xca>
        {
            keyval = KEY0_PRES;
 800083e:	2301      	movs	r3, #1
 8000840:	73fb      	strb	r3, [r7, #15]
        if (wkup_state == GPIO_PIN_SET)
 8000842:	e00c      	b.n	800085e <key_scan+0xca>
        }
    }
    // 没有任何按键按下, 标记按键松开
    // 此时所有按键都处于非按下状态 (KEY0/KEY1 高电平，WK_UP 低电平)
    else if (key0_state == GPIO_PIN_SET && key1_state == GPIO_PIN_SET && wkup_state == GPIO_PIN_RESET)
 8000844:	7bbb      	ldrb	r3, [r7, #14]
 8000846:	2b01      	cmp	r3, #1
 8000848:	d10a      	bne.n	8000860 <key_scan+0xcc>
 800084a:	7b7b      	ldrb	r3, [r7, #13]
 800084c:	2b01      	cmp	r3, #1
 800084e:	d107      	bne.n	8000860 <key_scan+0xcc>
 8000850:	7b3b      	ldrb	r3, [r7, #12]
 8000852:	2b00      	cmp	r3, #0
 8000854:	d104      	bne.n	8000860 <key_scan+0xcc>
    {
        key_up = 1;
 8000856:	4b05      	ldr	r3, [pc, #20]	@ (800086c <key_scan+0xd8>)
 8000858:	2201      	movs	r2, #1
 800085a:	701a      	strb	r2, [r3, #0]
 800085c:	e000      	b.n	8000860 <key_scan+0xcc>
        if (wkup_state == GPIO_PIN_SET)
 800085e:	bf00      	nop
    }
    return keyval; /* 返回键值 */
 8000860:	7bfb      	ldrb	r3, [r7, #15]
}
 8000862:	4618      	mov	r0, r3
 8000864:	3710      	adds	r7, #16
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}
 800086a:	bf00      	nop
 800086c:	24000000 	.word	0x24000000
 8000870:	58020000 	.word	0x58020000

08000874 <MX_LED_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_LED_GPIO_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b088      	sub	sp, #32
 8000878:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087a:	f107 030c 	add.w	r3, r7, #12
 800087e:	2200      	movs	r2, #0
 8000880:	601a      	str	r2, [r3, #0]
 8000882:	605a      	str	r2, [r3, #4]
 8000884:	609a      	str	r2, [r3, #8]
 8000886:	60da      	str	r2, [r3, #12]
 8000888:	611a      	str	r2, [r3, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088a:	4b24      	ldr	r3, [pc, #144]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 800088c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000890:	4a22      	ldr	r2, [pc, #136]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 8000892:	f043 0310 	orr.w	r3, r3, #16
 8000896:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800089a:	4b20      	ldr	r3, [pc, #128]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 800089c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008a0:	f003 0310 	and.w	r3, r3, #16
 80008a4:	60bb      	str	r3, [r7, #8]
 80008a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a8:	4b1c      	ldr	r3, [pc, #112]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 80008aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ae:	4a1b      	ldr	r2, [pc, #108]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008b8:	4b18      	ldr	r3, [pc, #96]	@ (800091c <MX_LED_GPIO_Init+0xa8>)
 80008ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008be:	f003 0302 	and.w	r3, r3, #2
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 80008c6:	2201      	movs	r2, #1
 80008c8:	2160      	movs	r1, #96	@ 0x60
 80008ca:	4815      	ldr	r0, [pc, #84]	@ (8000920 <MX_LED_GPIO_Init+0xac>)
 80008cc:	f003 fc60 	bl	8004190 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 80008d0:	2201      	movs	r2, #1
 80008d2:	2110      	movs	r1, #16
 80008d4:	4813      	ldr	r0, [pc, #76]	@ (8000924 <MX_LED_GPIO_Init+0xb0>)
 80008d6:	f003 fc5b 	bl	8004190 <HAL_GPIO_WritePin>
  /*Configure GPIO pins : LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 80008da:	2360      	movs	r3, #96	@ 0x60
 80008dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	4619      	mov	r1, r3
 80008f0:	480b      	ldr	r0, [pc, #44]	@ (8000920 <MX_LED_GPIO_Init+0xac>)
 80008f2:	f003 fa85 	bl	8003e00 <HAL_GPIO_Init>
  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 80008f6:	2310      	movs	r3, #16
 80008f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 030c 	add.w	r3, r7, #12
 800090a:	4619      	mov	r1, r3
 800090c:	4805      	ldr	r0, [pc, #20]	@ (8000924 <MX_LED_GPIO_Init+0xb0>)
 800090e:	f003 fa77 	bl	8003e00 <HAL_GPIO_Init>
}
 8000912:	bf00      	nop
 8000914:	3720      	adds	r7, #32
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	58024400 	.word	0x58024400
 8000920:	58021000 	.word	0x58021000
 8000924:	58020400 	.word	0x58020400

08000928 <bsp_init>:
#include "bsp_init.h"

void bsp_init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
	MX_LED_GPIO_Init();
 800092c:	f7ff ffa2 	bl	8000874 <MX_LED_GPIO_Init>
	MX_BEEP_GPIO_Init();
 8000930:	f7ff fec4 	bl	80006bc <MX_BEEP_GPIO_Init>
	MX_KEY_GPIO_Init();
 8000934:	f7ff fef6 	bl	8000724 <MX_KEY_GPIO_Init>
	// MX_EXTI_GPIO_Init();
	MX_USART1_UART_Init();
 8000938:	f000 fca8 	bl	800128c <MX_USART1_UART_Init>
	// MX_IWDG1_Init(); // 溢出时间约1s
	// MX_TIM6_Init(); // 溢出时间约500ms
}
 800093c:	bf00      	nop
 800093e:	bd80      	pop	{r7, pc}

08000940 <MX_ADC1_Init>:
 *              设置最大采样周期: 810.5, 则转换时间 = 819个ADC周期 = 25.6us
 * @param       无
 * @retval      无
 */
void MX_ADC1_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
  hadc1.Instance = ADC1;                                          // 选择ADC1
 8000944:	4b22      	ldr	r3, [pc, #136]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000946:	4a23      	ldr	r2, [pc, #140]	@ (80009d4 <MX_ADC1_Init+0x94>)
 8000948:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;               // 输入时钟2分频
 800094a:	4b21      	ldr	r3, [pc, #132]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800094c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000950:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;                     // 16位模式
 8000952:	4b1f      	ldr	r3, [pc, #124]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;                     // 非扫描模式
 8000958:	4b1d      	ldr	r3, [pc, #116]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800095a:	2200      	movs	r2, #0
 800095c:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;                  // 关闭EOC中断
 800095e:	4b1c      	ldr	r3, [pc, #112]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000960:	2204      	movs	r2, #4
 8000962:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;                          // 自动低功耗关闭
 8000964:	4b1a      	ldr	r3, [pc, #104]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000966:	2200      	movs	r2, #0
 8000968:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = DISABLE;                        // 关闭连续转换模式
 800096a:	4b19      	ldr	r3, [pc, #100]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800096c:	2200      	movs	r2, #0
 800096e:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = 1;                                 // 通道数
 8000970:	4b17      	ldr	r3, [pc, #92]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000972:	2201      	movs	r2, #1
 8000974:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;                     // 禁止常规转换组不连续采样模式
 8000976:	4b16      	ldr	r3, [pc, #88]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000978:	2200      	movs	r2, #0
 800097a:	771a      	strb	r2, [r3, #28]
  hadc1.Init.NbrOfDiscConversion = 0;                			  // 不连续采样模式的通道数
 800097c:	4b14      	ldr	r3, [pc, #80]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800097e:	2200      	movs	r2, #0
 8000980:	621a      	str	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;               // 软件触发
 8000982:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000984:	2200      	movs	r2, #0
 8000986:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;// 外部触发
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800098a:	2200      	movs	r2, #0
 800098c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;    // 常规通道的数据仅仅保存在DR寄存器里面
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000990:	2200      	movs	r2, #0
 8000992:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;                    // 有新的数据后直接覆盖掉旧数据
 8000994:	4b0e      	ldr	r3, [pc, #56]	@ (80009d0 <MX_ADC1_Init+0x90>)
 8000996:	2200      	movs	r2, #0
 8000998:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;                // 设置ADC转换结果的左移位数
 800099a:	4b0d      	ldr	r3, [pc, #52]	@ (80009d0 <MX_ADC1_Init+0x90>)
 800099c:	2200      	movs	r2, #0
 800099e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;                          // 关闭过采样
 80009a0:	4b0b      	ldr	r3, [pc, #44]	@ (80009d0 <MX_ADC1_Init+0x90>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Oversampling.Ratio = 1;
 80009a8:	4b09      	ldr	r3, [pc, #36]	@ (80009d0 <MX_ADC1_Init+0x90>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009ae:	4808      	ldr	r0, [pc, #32]	@ (80009d0 <MX_ADC1_Init+0x90>)
 80009b0:	f001 f866 	bl	8001a80 <HAL_ADC_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 80009ba:	f000 fa7d 	bl	8000eb8 <Error_Handler>
  }
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED); // ADC校准
 80009be:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80009c2:	2100      	movs	r1, #0
 80009c4:	4802      	ldr	r0, [pc, #8]	@ (80009d0 <MX_ADC1_Init+0x90>)
 80009c6:	f002 f8e1 	bl	8002b8c <HAL_ADCEx_Calibration_Start>
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	240001f8 	.word	0x240001f8
 80009d4:	40022000 	.word	0x40022000

080009d8 <MX_ADC1_result>:
 * @brief       获得ADC转换后的结果
 * @param       ch: 通道值 0~19，取值范围为：ADC_CHANNEL_0~ADC_CHANNEL_19
 * @retval      返回值:转换结果
 */
uint32_t MX_ADC1_result(uint32_t ch)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08a      	sub	sp, #40	@ 0x28
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009e0:	f107 030c 	add.w	r3, r7, #12
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
 80009f0:	615a      	str	r2, [r3, #20]
 80009f2:	619a      	str	r2, [r3, #24]
  /** Configure Regular Channel
  */
  sConfig.Channel = ch; // 通道
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	60fb      	str	r3, [r7, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1; // 序列
 80009f8:	2306      	movs	r3, #6
 80009fa:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5; // 采样时间
 80009fc:	2307      	movs	r3, #7
 80009fe:	617b      	str	r3, [r7, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED; // 单边采集
 8000a00:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000a04:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE; // 不使用偏移量的通道
 8000a06:	2304      	movs	r3, #4
 8000a08:	61fb      	str	r3, [r7, #28]
  sConfig.Offset = 0; // 偏移量为0
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	623b      	str	r3, [r7, #32]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	4619      	mov	r1, r3
 8000a1a:	480b      	ldr	r0, [pc, #44]	@ (8000a48 <MX_ADC1_result+0x70>)
 8000a1c:	f001 fb9e 	bl	800215c <HAL_ADC_ConfigChannel>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <MX_ADC1_result+0x52>
  {
    Error_Handler();
 8000a26:	f000 fa47 	bl	8000eb8 <Error_Handler>
  }
  HAL_ADC_Start(&hadc1);
 8000a2a:	4807      	ldr	r0, [pc, #28]	@ (8000a48 <MX_ADC1_result+0x70>)
 8000a2c:	f001 f9ca 	bl	8001dc4 <HAL_ADC_Start>
  HAL_ADC_PollForConversion(&hadc1, 10); // 轮询准换
 8000a30:	210a      	movs	r1, #10
 8000a32:	4805      	ldr	r0, [pc, #20]	@ (8000a48 <MX_ADC1_result+0x70>)
 8000a34:	f001 fa90 	bl	8001f58 <HAL_ADC_PollForConversion>
  return HAL_ADC_GetValue(&hadc1);
 8000a38:	4803      	ldr	r0, [pc, #12]	@ (8000a48 <MX_ADC1_result+0x70>)
 8000a3a:	f001 fb81 	bl	8002140 <HAL_ADC_GetValue>
 8000a3e:	4603      	mov	r3, r0
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3728      	adds	r7, #40	@ 0x28
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	240001f8 	.word	0x240001f8

08000a4c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08a      	sub	sp, #40	@ 0x28
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  if(adcHandle->Instance == ADC1)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a1c      	ldr	r2, [pc, #112]	@ (8000acc <HAL_ADC_MspInit+0x80>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d131      	bne.n	8000ac2 <HAL_ADC_MspInit+0x76>
  {
	GPIO_InitTypeDef GPIO_InitStruct;
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a5e:	4b1c      	ldr	r3, [pc, #112]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a60:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a64:	4a1a      	ldr	r2, [pc, #104]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a66:	f043 0320 	orr.w	r3, r3, #32
 8000a6a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000a6e:	4b18      	ldr	r3, [pc, #96]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a70:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000a74:	f003 0320 	and.w	r3, r3, #32
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a82:	4a13      	ldr	r2, [pc, #76]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8c:	4b10      	ldr	r3, [pc, #64]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_ADC_CONFIG(RCC_ADCCLKSOURCE_CLKP);
 8000a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a9e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000aa2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ad0 <HAL_ADC_MspInit+0x84>)
 8000aa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa8:	6593      	str	r3, [r2, #88]	@ 0x58
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_INP19
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000aaa:	2320      	movs	r3, #32
 8000aac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	4805      	ldr	r0, [pc, #20]	@ (8000ad4 <HAL_ADC_MspInit+0x88>)
 8000abe:	f003 f99f 	bl	8003e00 <HAL_GPIO_Init>
  }
}
 8000ac2:	bf00      	nop
 8000ac4:	3728      	adds	r7, #40	@ 0x28
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	40022000 	.word	0x40022000
 8000ad0:	58024400 	.word	0x58024400
 8000ad4:	58020000 	.word	0x58020000

08000ad8 <adc_get_result_average>:
 * @param       ch      : 通道号, 0~19
 * @param       times   : 获取次数
 * @retval      通道ch的times次转换结果平均值
 */
uint32_t adc_get_result_average(uint32_t ch, uint8_t times)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	70fb      	strb	r3, [r7, #3]
    uint32_t temp_val = 0;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	60fb      	str	r3, [r7, #12]
    uint8_t t;

    for (t = 0; t < times; t++) /* 获取times次数据 */
 8000ae8:	2300      	movs	r3, #0
 8000aea:	72fb      	strb	r3, [r7, #11]
 8000aec:	e00c      	b.n	8000b08 <adc_get_result_average+0x30>
    {
        temp_val += MX_ADC1_result(ch);
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f7ff ff72 	bl	80009d8 <MX_ADC1_result>
 8000af4:	4602      	mov	r2, r0
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	4413      	add	r3, r2
 8000afa:	60fb      	str	r3, [r7, #12]
        HAL_Delay(5);
 8000afc:	2005      	movs	r0, #5
 8000afe:	f000 fd53 	bl	80015a8 <HAL_Delay>
    for (t = 0; t < times; t++) /* 获取times次数据 */
 8000b02:	7afb      	ldrb	r3, [r7, #11]
 8000b04:	3301      	adds	r3, #1
 8000b06:	72fb      	strb	r3, [r7, #11]
 8000b08:	7afa      	ldrb	r2, [r7, #11]
 8000b0a:	78fb      	ldrb	r3, [r7, #3]
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d3ee      	bcc.n	8000aee <adc_get_result_average+0x16>
    }
    return temp_val / times;    /* 返回平均值 */
 8000b10:	78fb      	ldrb	r3, [r7, #3]
 8000b12:	68fa      	ldr	r2, [r7, #12]
 8000b14:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <MX_DAC1_Init>:
 *
 * @param       outx: 要初始化的通道. 1,通道1; 2,通道2
 * @retval      无
 */
void MX_DAC1_Init(uint8_t ch)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b092      	sub	sp, #72	@ 0x48
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	4603      	mov	r3, r0
 8000b28:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b2e:	2200      	movs	r2, #0
 8000b30:	601a      	str	r2, [r3, #0]
 8000b32:	605a      	str	r2, [r3, #4]
 8000b34:	609a      	str	r2, [r3, #8]
 8000b36:	60da      	str	r2, [r3, #12]
 8000b38:	611a      	str	r2, [r3, #16]
  DAC_ChannelConfTypeDef sConfig = {0};
 8000b3a:	f107 0310 	add.w	r3, r7, #16
 8000b3e:	2224      	movs	r2, #36	@ 0x24
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f009 fca4 	bl	800a490 <memset>
  __HAL_RCC_DAC12_CLK_ENABLE();
 8000b48:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b4e:	4a2a      	ldr	r2, [pc, #168]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b50:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b54:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b5a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000b5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6c:	4a22      	ldr	r2, [pc, #136]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b6e:	f043 0301 	orr.w	r3, r3, #1
 8000b72:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <MX_DAC1_Init+0xd8>)
 8000b78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b7c:	f003 0301 	and.w	r3, r3, #1
 8000b80:	60bb      	str	r3, [r7, #8]
 8000b82:	68bb      	ldr	r3, [r7, #8]
  GPIO_InitStruct.Pin = (ch == 1) ?GPIO_PIN_4 : GPIO_PIN_5;
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	2b01      	cmp	r3, #1
 8000b88:	d101      	bne.n	8000b8e <MX_DAC1_Init+0x6e>
 8000b8a:	2310      	movs	r3, #16
 8000b8c:	e000      	b.n	8000b90 <MX_DAC1_Init+0x70>
 8000b8e:	2320      	movs	r3, #32
 8000b90:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b92:	2303      	movs	r3, #3
 8000b94:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b96:	2300      	movs	r3, #0
 8000b98:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4816      	ldr	r0, [pc, #88]	@ (8000bfc <MX_DAC1_Init+0xdc>)
 8000ba2:	f003 f92d 	bl	8003e00 <HAL_GPIO_Init>
  hdac1.Instance = DAC1;
 8000ba6:	4b16      	ldr	r3, [pc, #88]	@ (8000c00 <MX_DAC1_Init+0xe0>)
 8000ba8:	4a16      	ldr	r2, [pc, #88]	@ (8000c04 <MX_DAC1_Init+0xe4>)
 8000baa:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000bac:	4814      	ldr	r0, [pc, #80]	@ (8000c00 <MX_DAC1_Init+0xe0>)
 8000bae:	f002 f9d9 	bl	8002f64 <HAL_DAC_Init>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d001      	beq.n	8000bbc <MX_DAC1_Init+0x9c>
  {
    Error_Handler();
 8000bb8:	f000 f97e 	bl	8000eb8 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE; // 不使用外部触发
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE; // 不使用输出缓冲
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000bc8:	2301      	movs	r3, #1
 8000bca:	61fb      	str	r3, [r7, #28]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	623b      	str	r3, [r7, #32]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000bd0:	f107 0310 	add.w	r3, r7, #16
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <MX_DAC1_Init+0xe0>)
 8000bda:	f002 fa67 	bl	80030ac <HAL_DAC_ConfigChannel>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_DAC1_Init+0xc8>
  {
    Error_Handler();
 8000be4:	f000 f968 	bl	8000eb8 <Error_Handler>
  }
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8000be8:	2100      	movs	r1, #0
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_DAC1_Init+0xe0>)
 8000bec:	f002 f9dc 	bl	8002fa8 <HAL_DAC_Start>
}
 8000bf0:	bf00      	nop
 8000bf2:	3748      	adds	r7, #72	@ 0x48
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	58020000 	.word	0x58020000
 8000c00:	2400025c 	.word	0x2400025c
 8000c04:	40007400 	.word	0x40007400

08000c08 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <main>:
void SystemClock_Config(void);
void PeriphCommonClock_Config(void);
static void MPU_Config(void);

int main(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af00      	add	r7, sp, #0
  uint32_t adc_value;
  uint16_t dac_value = 1000; // 初始DAC值（12位），约0.8V
 8000c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c26:	81fb      	strh	r3, [r7, #14]
  uint8_t key_value;
  MPU_Config();
 8000c28:	f000 f91a 	bl	8000e60 <MPU_Config>
  HAL_Init();
 8000c2c:	f000 fc2a 	bl	8001484 <HAL_Init>
  SystemClock_Config();
 8000c30:	f000 f878 	bl	8000d24 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000c34:	f000 f8f6 	bl	8000e24 <PeriphCommonClock_Config>
  bsp_init();
 8000c38:	f7ff fe76 	bl	8000928 <bsp_init>
  MX_ADC1_Init();
 8000c3c:	f7ff fe80 	bl	8000940 <MX_ADC1_Init>
  MX_DAC1_Init(1); // 初始化DAC1通道1
 8000c40:	2001      	movs	r0, #1
 8000c42:	f7ff ff6d 	bl	8000b20 <MX_DAC1_Init>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value); // 设置初始DAC值
 8000c46:	89fb      	ldrh	r3, [r7, #14]
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	482d      	ldr	r0, [pc, #180]	@ (8000d04 <main+0xe8>)
 8000c4e:	f002 fa02 	bl	8003056 <HAL_DAC_SetValue>
  printf("ADC&DAC Test\r\n");
 8000c52:	482d      	ldr	r0, [pc, #180]	@ (8000d08 <main+0xec>)
 8000c54:	f009 fb3c 	bl	800a2d0 <puts>
  while (1)
  {
    key_value = key_scan(0);
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f7ff fd9b 	bl	8000794 <key_scan>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	737b      	strb	r3, [r7, #13]
    if (key_value == KEY0_PRES) // 按键0增加电压
 8000c62:	7b7b      	ldrb	r3, [r7, #13]
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d114      	bne.n	8000c92 <main+0x76>
    {
      dac_value += 50;
 8000c68:	89fb      	ldrh	r3, [r7, #14]
 8000c6a:	3332      	adds	r3, #50	@ 0x32
 8000c6c:	81fb      	strh	r3, [r7, #14]
      if (dac_value > 4095) dac_value = 4095; // 限制最大值
 8000c6e:	89fb      	ldrh	r3, [r7, #14]
 8000c70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c74:	d302      	bcc.n	8000c7c <main+0x60>
 8000c76:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000c7a:	81fb      	strh	r3, [r7, #14]
      HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000c7c:	89fb      	ldrh	r3, [r7, #14]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	2100      	movs	r1, #0
 8000c82:	4820      	ldr	r0, [pc, #128]	@ (8000d04 <main+0xe8>)
 8000c84:	f002 f9e7 	bl	8003056 <HAL_DAC_SetValue>
      printf("DAC value increased to: %d\r\n", dac_value);
 8000c88:	89fb      	ldrh	r3, [r7, #14]
 8000c8a:	4619      	mov	r1, r3
 8000c8c:	481f      	ldr	r0, [pc, #124]	@ (8000d0c <main+0xf0>)
 8000c8e:	f009 fab7 	bl	800a200 <iprintf>
    }
    if (key_value == KEY1_PRES) // 按键1减小电压
 8000c92:	7b7b      	ldrb	r3, [r7, #13]
 8000c94:	2b02      	cmp	r3, #2
 8000c96:	d113      	bne.n	8000cc0 <main+0xa4>
    {
      if (dac_value >= 50)
 8000c98:	89fb      	ldrh	r3, [r7, #14]
 8000c9a:	2b31      	cmp	r3, #49	@ 0x31
 8000c9c:	d903      	bls.n	8000ca6 <main+0x8a>
        dac_value -= 50;
 8000c9e:	89fb      	ldrh	r3, [r7, #14]
 8000ca0:	3b32      	subs	r3, #50	@ 0x32
 8000ca2:	81fb      	strh	r3, [r7, #14]
 8000ca4:	e001      	b.n	8000caa <main+0x8e>
      else
        dac_value = 0; // 限制最小值
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	81fb      	strh	r3, [r7, #14]
      HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 8000caa:	89fb      	ldrh	r3, [r7, #14]
 8000cac:	2200      	movs	r2, #0
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4814      	ldr	r0, [pc, #80]	@ (8000d04 <main+0xe8>)
 8000cb2:	f002 f9d0 	bl	8003056 <HAL_DAC_SetValue>
      printf("DAC value decreased to: %d\r\n", dac_value);
 8000cb6:	89fb      	ldrh	r3, [r7, #14]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4815      	ldr	r0, [pc, #84]	@ (8000d10 <main+0xf4>)
 8000cbc:	f009 faa0 	bl	800a200 <iprintf>
    }
    adc_value = adc_get_result_average(ADC_CHANNEL_19, 10); // 读取ADC通道19
 8000cc0:	210a      	movs	r1, #10
 8000cc2:	4814      	ldr	r0, [pc, #80]	@ (8000d14 <main+0xf8>)
 8000cc4:	f7ff ff08 	bl	8000ad8 <adc_get_result_average>
 8000cc8:	60b8      	str	r0, [r7, #8]
    printf("ADC value: %lu\r\n", adc_value);
 8000cca:	68b9      	ldr	r1, [r7, #8]
 8000ccc:	4812      	ldr	r0, [pc, #72]	@ (8000d18 <main+0xfc>)
 8000cce:	f009 fa97 	bl	800a200 <iprintf>
    float voltage = (float)adc_value * (3.3f / 65536.0f); // 计算电压值（16位ADC）
 8000cd2:	68bb      	ldr	r3, [r7, #8]
 8000cd4:	ee07 3a90 	vmov	s15, r3
 8000cd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000cdc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8000d1c <main+0x100>
 8000ce0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ce4:	edc7 7a01 	vstr	s15, [r7, #4]
    printf("Voltage: %.3f V\r\n", voltage);
 8000ce8:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cec:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000cf0:	ec53 2b17 	vmov	r2, r3, d7
 8000cf4:	480a      	ldr	r0, [pc, #40]	@ (8000d20 <main+0x104>)
 8000cf6:	f009 fa83 	bl	800a200 <iprintf>
    HAL_Delay(200); // 延时200ms，避免打印过快
 8000cfa:	20c8      	movs	r0, #200	@ 0xc8
 8000cfc:	f000 fc54 	bl	80015a8 <HAL_Delay>
  {
 8000d00:	e7aa      	b.n	8000c58 <main+0x3c>
 8000d02:	bf00      	nop
 8000d04:	2400025c 	.word	0x2400025c
 8000d08:	0800c0e8 	.word	0x0800c0e8
 8000d0c:	0800c0f8 	.word	0x0800c0f8
 8000d10:	0800c118 	.word	0x0800c118
 8000d14:	4fb80000 	.word	0x4fb80000
 8000d18:	0800c138 	.word	0x0800c138
 8000d1c:	38533333 	.word	0x38533333
 8000d20:	0800c14c 	.word	0x0800c14c

08000d24 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b09c      	sub	sp, #112	@ 0x70
 8000d28:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2e:	224c      	movs	r2, #76	@ 0x4c
 8000d30:	2100      	movs	r1, #0
 8000d32:	4618      	mov	r0, r3
 8000d34:	f009 fbac 	bl	800a490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d38:	1d3b      	adds	r3, r7, #4
 8000d3a:	2220      	movs	r2, #32
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f009 fba6 	bl	800a490 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000d44:	2002      	movs	r0, #2
 8000d46:	f003 fa61 	bl	800420c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	603b      	str	r3, [r7, #0]
 8000d4e:	4b33      	ldr	r3, [pc, #204]	@ (8000e1c <SystemClock_Config+0xf8>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a32      	ldr	r2, [pc, #200]	@ (8000e1c <SystemClock_Config+0xf8>)
 8000d54:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b30      	ldr	r3, [pc, #192]	@ (8000e1c <SystemClock_Config+0xf8>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d62:	603b      	str	r3, [r7, #0]
 8000d64:	4b2e      	ldr	r3, [pc, #184]	@ (8000e20 <SystemClock_Config+0xfc>)
 8000d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d68:	4a2d      	ldr	r2, [pc, #180]	@ (8000e20 <SystemClock_Config+0xfc>)
 8000d6a:	f043 0301 	orr.w	r3, r3, #1
 8000d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000d70:	4b2b      	ldr	r3, [pc, #172]	@ (8000e20 <SystemClock_Config+0xfc>)
 8000d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	603b      	str	r3, [r7, #0]
 8000d7a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d7c:	bf00      	nop
 8000d7e:	4b27      	ldr	r3, [pc, #156]	@ (8000e1c <SystemClock_Config+0xf8>)
 8000d80:	699b      	ldr	r3, [r3, #24]
 8000d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d8a:	d1f8      	bne.n	8000d7e <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 8000d8c:	230b      	movs	r3, #11
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d90:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d94:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d96:	2301      	movs	r3, #1
 8000d98:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d9a:	2340      	movs	r3, #64	@ 0x40
 8000d9c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000da2:	2302      	movs	r3, #2
 8000da4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000da6:	2302      	movs	r3, #2
 8000da8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000daa:	2302      	movs	r3, #2
 8000dac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 240;
 8000dae:	23f0      	movs	r3, #240	@ 0xf0
 8000db0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000db2:	2302      	movs	r3, #2
 8000db4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000db6:	2302      	movs	r3, #2
 8000db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000dbe:	2308      	movs	r3, #8
 8000dc0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f003 fa56 	bl	8004280 <HAL_RCC_OscConfig>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000dda:	f000 f86d 	bl	8000eb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dde:	233f      	movs	r3, #63	@ 0x3f
 8000de0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000de2:	2303      	movs	r3, #3
 8000de4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000dea:	2308      	movs	r3, #8
 8000dec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000dee:	2340      	movs	r3, #64	@ 0x40
 8000df0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000df2:	2340      	movs	r3, #64	@ 0x40
 8000df4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000df6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000dfa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000dfc:	2340      	movs	r3, #64	@ 0x40
 8000dfe:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2104      	movs	r1, #4
 8000e04:	4618      	mov	r0, r3
 8000e06:	f003 fe95 	bl	8004b34 <HAL_RCC_ClockConfig>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8000e10:	f000 f852 	bl	8000eb8 <Error_Handler>
  }
}
 8000e14:	bf00      	nop
 8000e16:	3770      	adds	r7, #112	@ 0x70
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	58024800 	.word	0x58024800
 8000e20:	58000400 	.word	0x58000400

08000e24 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b0b0      	sub	sp, #192	@ 0xc0
 8000e28:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	22c0      	movs	r2, #192	@ 0xc0
 8000e2e:	2100      	movs	r1, #0
 8000e30:	4618      	mov	r0, r3
 8000e32:	f009 fb2d 	bl	800a490 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 8000e36:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000e3a:	f04f 0300 	mov.w	r3, #0
 8000e3e:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 8000e42:	2300      	movs	r3, #0
 8000e44:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e46:	463b      	mov	r3, r7
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f004 f9ff 	bl	800524c <HAL_RCCEx_PeriphCLKConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <PeriphCommonClock_Config+0x34>
  {
    Error_Handler();
 8000e54:	f000 f830 	bl	8000eb8 <Error_Handler>
  }
}
 8000e58:	bf00      	nop
 8000e5a:	37c0      	adds	r7, #192	@ 0xc0
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000e66:	463b      	mov	r3, r7
 8000e68:	2200      	movs	r2, #0
 8000e6a:	601a      	str	r2, [r3, #0]
 8000e6c:	605a      	str	r2, [r3, #4]
 8000e6e:	609a      	str	r2, [r3, #8]
 8000e70:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000e72:	f001 ffff 	bl	8002e74 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000e76:	2301      	movs	r3, #1
 8000e78:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000e82:	231f      	movs	r3, #31
 8000e84:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000e86:	2387      	movs	r3, #135	@ 0x87
 8000e88:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000e92:	2301      	movs	r3, #1
 8000e94:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000e96:	2301      	movs	r3, #1
 8000e98:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f002 f81d 	bl	8002ee4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000eaa:	2004      	movs	r0, #4
 8000eac:	f001 fffa 	bl	8002ea4 <HAL_MPU_Enable>

}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ebc:	b672      	cpsid	i
}
 8000ebe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ec0:	bf00      	nop
 8000ec2:	e7fd      	b.n	8000ec0 <Error_Handler+0x8>

08000ec4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ef4 <HAL_MspInit+0x30>)
 8000ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ed0:	4a08      	ldr	r2, [pc, #32]	@ (8000ef4 <HAL_MspInit+0x30>)
 8000ed2:	f043 0302 	orr.w	r3, r3, #2
 8000ed6:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000eda:	4b06      	ldr	r3, [pc, #24]	@ (8000ef4 <HAL_MspInit+0x30>)
 8000edc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000ee0:	f003 0302 	and.w	r3, r3, #2
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	370c      	adds	r7, #12
 8000eec:	46bd      	mov	sp, r7
 8000eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef2:	4770      	bx	lr
 8000ef4:	58024400 	.word	0x58024400

08000ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000efc:	bf00      	nop
 8000efe:	e7fd      	b.n	8000efc <NMI_Handler+0x4>

08000f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f04:	bf00      	nop
 8000f06:	e7fd      	b.n	8000f04 <HardFault_Handler+0x4>

08000f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f0c:	bf00      	nop
 8000f0e:	e7fd      	b.n	8000f0c <MemManage_Handler+0x4>

08000f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f10:	b480      	push	{r7}
 8000f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <BusFault_Handler+0x4>

08000f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f1c:	bf00      	nop
 8000f1e:	e7fd      	b.n	8000f1c <UsageFault_Handler+0x4>

08000f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f24:	bf00      	nop
 8000f26:	46bd      	mov	sp, r7
 8000f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2c:	4770      	bx	lr

08000f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f32:	bf00      	nop
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f40:	bf00      	nop
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f4e:	f000 fb0b 	bl	8001568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f52:	bf00      	nop
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <WWDG_IRQHandler>:

/**
  * @brief This function handles Window watchdog interrupt.
  */
void WWDG_IRQHandler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN WWDG_IRQn 0 */

  /* USER CODE END WWDG_IRQn 0 */
  HAL_WWDG_IRQHandler(&hwwdg1);
 8000f5c:	4802      	ldr	r0, [pc, #8]	@ (8000f68 <WWDG_IRQHandler+0x10>)
 8000f5e:	f008 fc2d 	bl	80097bc <HAL_WWDG_IRQHandler>
  /* USER CODE BEGIN WWDG_IRQn 1 */
  /* USER CODE END WWDG_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	24000308 	.word	0x24000308

08000f6c <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(EXTI_KEY1_Pin);
 8000f70:	2002      	movs	r0, #2
 8000f72:	f003 f926 	bl	80041c2 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000f76:	bf00      	nop
 8000f78:	bd80      	pop	{r7, pc}
	...

08000f7c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000f80:	4802      	ldr	r0, [pc, #8]	@ (8000f8c <USART1_IRQHandler+0x10>)
 8000f82:	f006 ff3f 	bl	8007e04 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000f86:	bf00      	nop
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	24000274 	.word	0x24000274

08000f90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  return 1;
 8000f94:	2301      	movs	r3, #1
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr

08000fa0 <_kill>:

int _kill(int pid, int sig)
{
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000faa:	f009 fac3 	bl	800a534 <__errno>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2216      	movs	r2, #22
 8000fb2:	601a      	str	r2, [r3, #0]
  return -1;
 8000fb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fb8:	4618      	mov	r0, r3
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <_exit>:

void _exit (int status)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ffe7 	bl	8000fa0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fd2:	bf00      	nop
 8000fd4:	e7fd      	b.n	8000fd2 <_exit+0x12>

08000fd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b086      	sub	sp, #24
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	60f8      	str	r0, [r7, #12]
 8000fde:	60b9      	str	r1, [r7, #8]
 8000fe0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	617b      	str	r3, [r7, #20]
 8000fe6:	e00a      	b.n	8000ffe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fe8:	f3af 8000 	nop.w
 8000fec:	4601      	mov	r1, r0
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	1c5a      	adds	r2, r3, #1
 8000ff2:	60ba      	str	r2, [r7, #8]
 8000ff4:	b2ca      	uxtb	r2, r1
 8000ff6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	697a      	ldr	r2, [r7, #20]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	429a      	cmp	r2, r3
 8001004:	dbf0      	blt.n	8000fe8 <_read+0x12>
  }

  return len;
 8001006:	687b      	ldr	r3, [r7, #4]
}
 8001008:	4618      	mov	r0, r3
 800100a:	3718      	adds	r7, #24
 800100c:	46bd      	mov	sp, r7
 800100e:	bd80      	pop	{r7, pc}

08001010 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e009      	b.n	8001036 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	1c5a      	adds	r2, r3, #1
 8001026:	60ba      	str	r2, [r7, #8]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	4618      	mov	r0, r3
 800102c:	f000 f9ec 	bl	8001408 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	3301      	adds	r3, #1
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	697a      	ldr	r2, [r7, #20]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	429a      	cmp	r2, r3
 800103c:	dbf1      	blt.n	8001022 <_write+0x12>
  }
  return len;
 800103e:	687b      	ldr	r3, [r7, #4]
}
 8001040:	4618      	mov	r0, r3
 8001042:	3718      	adds	r7, #24
 8001044:	46bd      	mov	sp, r7
 8001046:	bd80      	pop	{r7, pc}

08001048 <_close>:

int _close(int file)
{
 8001048:	b480      	push	{r7}
 800104a:	b083      	sub	sp, #12
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001050:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001054:	4618      	mov	r0, r3
 8001056:	370c      	adds	r7, #12
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr

08001060 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001070:	605a      	str	r2, [r3, #4]
  return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <_isatty>:

int _isatty(int file)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001088:	2301      	movs	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001096:	b480      	push	{r7}
 8001098:	b085      	sub	sp, #20
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010a2:	2300      	movs	r3, #0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010b8:	4a14      	ldr	r2, [pc, #80]	@ (800110c <_sbrk+0x5c>)
 80010ba:	4b15      	ldr	r3, [pc, #84]	@ (8001110 <_sbrk+0x60>)
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010c4:	4b13      	ldr	r3, [pc, #76]	@ (8001114 <_sbrk+0x64>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d102      	bne.n	80010d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010cc:	4b11      	ldr	r3, [pc, #68]	@ (8001114 <_sbrk+0x64>)
 80010ce:	4a12      	ldr	r2, [pc, #72]	@ (8001118 <_sbrk+0x68>)
 80010d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010d2:	4b10      	ldr	r3, [pc, #64]	@ (8001114 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4413      	add	r3, r2
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d207      	bcs.n	80010f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010e0:	f009 fa28 	bl	800a534 <__errno>
 80010e4:	4603      	mov	r3, r0
 80010e6:	220c      	movs	r2, #12
 80010e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010ea:	f04f 33ff 	mov.w	r3, #4294967295
 80010ee:	e009      	b.n	8001104 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010f0:	4b08      	ldr	r3, [pc, #32]	@ (8001114 <_sbrk+0x64>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010f6:	4b07      	ldr	r3, [pc, #28]	@ (8001114 <_sbrk+0x64>)
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	4413      	add	r3, r2
 80010fe:	4a05      	ldr	r2, [pc, #20]	@ (8001114 <_sbrk+0x64>)
 8001100:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001102:	68fb      	ldr	r3, [r7, #12]
}
 8001104:	4618      	mov	r0, r3
 8001106:	3718      	adds	r7, #24
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	24080000 	.word	0x24080000
 8001110:	00000400 	.word	0x00000400
 8001114:	24000270 	.word	0x24000270
 8001118:	24000470 	.word	0x24000470

0800111c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001120:	4b43      	ldr	r3, [pc, #268]	@ (8001230 <SystemInit+0x114>)
 8001122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001126:	4a42      	ldr	r2, [pc, #264]	@ (8001230 <SystemInit+0x114>)
 8001128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800112c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001130:	4b40      	ldr	r3, [pc, #256]	@ (8001234 <SystemInit+0x118>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 030f 	and.w	r3, r3, #15
 8001138:	2b06      	cmp	r3, #6
 800113a:	d807      	bhi.n	800114c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800113c:	4b3d      	ldr	r3, [pc, #244]	@ (8001234 <SystemInit+0x118>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f023 030f 	bic.w	r3, r3, #15
 8001144:	4a3b      	ldr	r2, [pc, #236]	@ (8001234 <SystemInit+0x118>)
 8001146:	f043 0307 	orr.w	r3, r3, #7
 800114a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800114c:	4b3a      	ldr	r3, [pc, #232]	@ (8001238 <SystemInit+0x11c>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a39      	ldr	r2, [pc, #228]	@ (8001238 <SystemInit+0x11c>)
 8001152:	f043 0301 	orr.w	r3, r3, #1
 8001156:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001158:	4b37      	ldr	r3, [pc, #220]	@ (8001238 <SystemInit+0x11c>)
 800115a:	2200      	movs	r2, #0
 800115c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800115e:	4b36      	ldr	r3, [pc, #216]	@ (8001238 <SystemInit+0x11c>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4935      	ldr	r1, [pc, #212]	@ (8001238 <SystemInit+0x11c>)
 8001164:	4b35      	ldr	r3, [pc, #212]	@ (800123c <SystemInit+0x120>)
 8001166:	4013      	ands	r3, r2
 8001168:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800116a:	4b32      	ldr	r3, [pc, #200]	@ (8001234 <SystemInit+0x118>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0308 	and.w	r3, r3, #8
 8001172:	2b00      	cmp	r3, #0
 8001174:	d007      	beq.n	8001186 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001176:	4b2f      	ldr	r3, [pc, #188]	@ (8001234 <SystemInit+0x118>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f023 030f 	bic.w	r3, r3, #15
 800117e:	4a2d      	ldr	r2, [pc, #180]	@ (8001234 <SystemInit+0x118>)
 8001180:	f043 0307 	orr.w	r3, r3, #7
 8001184:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8001186:	4b2c      	ldr	r3, [pc, #176]	@ (8001238 <SystemInit+0x11c>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800118c:	4b2a      	ldr	r3, [pc, #168]	@ (8001238 <SystemInit+0x11c>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001192:	4b29      	ldr	r3, [pc, #164]	@ (8001238 <SystemInit+0x11c>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001198:	4b27      	ldr	r3, [pc, #156]	@ (8001238 <SystemInit+0x11c>)
 800119a:	4a29      	ldr	r2, [pc, #164]	@ (8001240 <SystemInit+0x124>)
 800119c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800119e:	4b26      	ldr	r3, [pc, #152]	@ (8001238 <SystemInit+0x11c>)
 80011a0:	4a28      	ldr	r2, [pc, #160]	@ (8001244 <SystemInit+0x128>)
 80011a2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80011a4:	4b24      	ldr	r3, [pc, #144]	@ (8001238 <SystemInit+0x11c>)
 80011a6:	4a28      	ldr	r2, [pc, #160]	@ (8001248 <SystemInit+0x12c>)
 80011a8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80011aa:	4b23      	ldr	r3, [pc, #140]	@ (8001238 <SystemInit+0x11c>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80011b0:	4b21      	ldr	r3, [pc, #132]	@ (8001238 <SystemInit+0x11c>)
 80011b2:	4a25      	ldr	r2, [pc, #148]	@ (8001248 <SystemInit+0x12c>)
 80011b4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80011b6:	4b20      	ldr	r3, [pc, #128]	@ (8001238 <SystemInit+0x11c>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80011bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001238 <SystemInit+0x11c>)
 80011be:	4a22      	ldr	r2, [pc, #136]	@ (8001248 <SystemInit+0x12c>)
 80011c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80011c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001238 <SystemInit+0x11c>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001238 <SystemInit+0x11c>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1a      	ldr	r2, [pc, #104]	@ (8001238 <SystemInit+0x11c>)
 80011ce:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80011d2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80011d4:	4b18      	ldr	r3, [pc, #96]	@ (8001238 <SystemInit+0x11c>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80011da:	4b1c      	ldr	r3, [pc, #112]	@ (800124c <SystemInit+0x130>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <SystemInit+0x134>)
 80011e0:	4013      	ands	r3, r2
 80011e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80011e6:	d202      	bcs.n	80011ee <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80011e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <SystemInit+0x138>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80011ee:	4b12      	ldr	r3, [pc, #72]	@ (8001238 <SystemInit+0x11c>)
 80011f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80011f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d113      	bne.n	8001224 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80011fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001238 <SystemInit+0x11c>)
 80011fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001202:	4a0d      	ldr	r2, [pc, #52]	@ (8001238 <SystemInit+0x11c>)
 8001204:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001208:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800120c:	4b12      	ldr	r3, [pc, #72]	@ (8001258 <SystemInit+0x13c>)
 800120e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001212:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <SystemInit+0x11c>)
 8001216:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800121a:	4a07      	ldr	r2, [pc, #28]	@ (8001238 <SystemInit+0x11c>)
 800121c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001220:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	e000ed00 	.word	0xe000ed00
 8001234:	52002000 	.word	0x52002000
 8001238:	58024400 	.word	0x58024400
 800123c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001240:	02020200 	.word	0x02020200
 8001244:	01ff0000 	.word	0x01ff0000
 8001248:	01010280 	.word	0x01010280
 800124c:	5c001000 	.word	0x5c001000
 8001250:	ffff0000 	.word	0xffff0000
 8001254:	51008108 	.word	0x51008108
 8001258:	52004000 	.word	0x52004000

0800125c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	4a08      	ldr	r2, [pc, #32]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001266:	f043 0302 	orr.w	r3, r3, #2
 800126a:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 800126c:	bf00      	nop
 800126e:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <ExitRun0Mode+0x2c>)
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0f9      	beq.n	800126e <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800127a:	bf00      	nop
 800127c:	bf00      	nop
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	58024800 	.word	0x58024800

0800128c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001290:	4b22      	ldr	r3, [pc, #136]	@ (800131c <MX_USART1_UART_Init+0x90>)
 8001292:	4a23      	ldr	r2, [pc, #140]	@ (8001320 <MX_USART1_UART_Init+0x94>)
 8001294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001296:	4b21      	ldr	r3, [pc, #132]	@ (800131c <MX_USART1_UART_Init+0x90>)
 8001298:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800129c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800129e:	4b1f      	ldr	r3, [pc, #124]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012a0:	2200      	movs	r2, #0
 80012a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80012a4:	4b1d      	ldr	r3, [pc, #116]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80012aa:	4b1c      	ldr	r3, [pc, #112]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80012b0:	4b1a      	ldr	r3, [pc, #104]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012b2:	220c      	movs	r2, #12
 80012b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012b6:	4b19      	ldr	r3, [pc, #100]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80012bc:	4b17      	ldr	r3, [pc, #92]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012be:	2200      	movs	r2, #0
 80012c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012c2:	4b16      	ldr	r3, [pc, #88]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012c4:	2200      	movs	r2, #0
 80012c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012c8:	4b14      	ldr	r3, [pc, #80]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012ce:	4b13      	ldr	r3, [pc, #76]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80012d4:	4811      	ldr	r0, [pc, #68]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012d6:	f006 fcb7 	bl	8007c48 <HAL_UART_Init>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80012e0:	f7ff fdea 	bl	8000eb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012e4:	2100      	movs	r1, #0
 80012e6:	480d      	ldr	r0, [pc, #52]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012e8:	f008 f99e 	bl	8009628 <HAL_UARTEx_SetTxFifoThreshold>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80012f2:	f7ff fde1 	bl	8000eb8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f6:	2100      	movs	r1, #0
 80012f8:	4808      	ldr	r0, [pc, #32]	@ (800131c <MX_USART1_UART_Init+0x90>)
 80012fa:	f008 f9d3 	bl	80096a4 <HAL_UARTEx_SetRxFifoThreshold>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001304:	f7ff fdd8 	bl	8000eb8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001308:	4804      	ldr	r0, [pc, #16]	@ (800131c <MX_USART1_UART_Init+0x90>)
 800130a:	f008 f954 	bl	80095b6 <HAL_UARTEx_DisableFifoMode>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001314:	f7ff fdd0 	bl	8000eb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}
 800131c:	24000274 	.word	0x24000274
 8001320:	40011000 	.word	0x40011000

08001324 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b0ba      	sub	sp, #232	@ 0xe8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800132c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	22c0      	movs	r2, #192	@ 0xc0
 8001342:	2100      	movs	r1, #0
 8001344:	4618      	mov	r0, r3
 8001346:	f009 f8a3 	bl	800a490 <memset>
  if(uartHandle->Instance==USART1)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a2b      	ldr	r2, [pc, #172]	@ (80013fc <HAL_UART_MspInit+0xd8>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d14e      	bne.n	80013f2 <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001354:	f04f 0201 	mov.w	r2, #1
 8001358:	f04f 0300 	mov.w	r3, #0
 800135c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001360:	2300      	movs	r3, #0
 8001362:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4618      	mov	r0, r3
 800136c:	f003 ff6e 	bl	800524c <HAL_RCCEx_PeriphCLKConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8001376:	f7ff fd9f 	bl	8000eb8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800137a:	4b21      	ldr	r3, [pc, #132]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 800137c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001380:	4a1f      	ldr	r2, [pc, #124]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 8001382:	f043 0310 	orr.w	r3, r3, #16
 8001386:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800138a:	4b1d      	ldr	r3, [pc, #116]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 800138c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001390:	f003 0310 	and.w	r3, r3, #16
 8001394:	60fb      	str	r3, [r7, #12]
 8001396:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001398:	4b19      	ldr	r3, [pc, #100]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 800139a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800139e:	4a18      	ldr	r2, [pc, #96]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013a8:	4b15      	ldr	r3, [pc, #84]	@ (8001400 <HAL_UART_MspInit+0xdc>)
 80013aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	60bb      	str	r3, [r7, #8]
 80013b4:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80013b6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80013ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013be:	2302      	movs	r3, #2
 80013c0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013c4:	2301      	movs	r3, #1
 80013c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80013ca:	2302      	movs	r3, #2
 80013cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013d0:	2307      	movs	r3, #7
 80013d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013da:	4619      	mov	r1, r3
 80013dc:	4809      	ldr	r0, [pc, #36]	@ (8001404 <HAL_UART_MspInit+0xe0>)
 80013de:	f002 fd0f 	bl	8003e00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80013e2:	2200      	movs	r2, #0
 80013e4:	2100      	movs	r1, #0
 80013e6:	2025      	movs	r0, #37	@ 0x25
 80013e8:	f001 fd0f 	bl	8002e0a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80013ec:	2025      	movs	r0, #37	@ 0x25
 80013ee:	f001 fd26 	bl	8002e3e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80013f2:	bf00      	nop
 80013f4:	37e8      	adds	r7, #232	@ 0xe8
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40011000 	.word	0x40011000
 8001400:	58024400 	.word	0x58024400
 8001404:	58020000 	.word	0x58020000

08001408 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

/* printf重定向 */
PUTCHAR_PROTOTYPE
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8001410:	1d39      	adds	r1, r7, #4
 8001412:	f04f 33ff 	mov.w	r3, #4294967295
 8001416:	2201      	movs	r2, #1
 8001418:	4803      	ldr	r0, [pc, #12]	@ (8001428 <__io_putchar+0x20>)
 800141a:	f006 fc65 	bl	8007ce8 <HAL_UART_Transmit>
    return ch;
 800141e:	687b      	ldr	r3, [r7, #4]
}
 8001420:	4618      	mov	r0, r3
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	24000274 	.word	0x24000274

0800142c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800142c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001468 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001430:	f7ff ff14 	bl	800125c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001434:	f7ff fe72 	bl	800111c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001438:	480c      	ldr	r0, [pc, #48]	@ (800146c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800143a:	490d      	ldr	r1, [pc, #52]	@ (8001470 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800143c:	4a0d      	ldr	r2, [pc, #52]	@ (8001474 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800143e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001440:	e002      	b.n	8001448 <LoopCopyDataInit>

08001442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001446:	3304      	adds	r3, #4

08001448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800144a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800144c:	d3f9      	bcc.n	8001442 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144e:	4a0a      	ldr	r2, [pc, #40]	@ (8001478 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001450:	4c0a      	ldr	r4, [pc, #40]	@ (800147c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001454:	e001      	b.n	800145a <LoopFillZerobss>

08001456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001458:	3204      	adds	r2, #4

0800145a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800145a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800145c:	d3fb      	bcc.n	8001456 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800145e:	f009 f86f 	bl	800a540 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001462:	f7ff fbdb 	bl	8000c1c <main>
  bx  lr
 8001466:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001468:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800146c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001470:	240001dc 	.word	0x240001dc
  ldr r2, =_sidata
 8001474:	0800c51c 	.word	0x0800c51c
  ldr r2, =_sbss
 8001478:	240001dc 	.word	0x240001dc
  ldr r4, =_ebss
 800147c:	2400046c 	.word	0x2400046c

08001480 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC3_IRQHandler>
	...

08001484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800148a:	2003      	movs	r0, #3
 800148c:	f001 fcb2 	bl	8002df4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001490:	f003 fd06 	bl	8004ea0 <HAL_RCC_GetSysClockFreq>
 8001494:	4602      	mov	r2, r0
 8001496:	4b15      	ldr	r3, [pc, #84]	@ (80014ec <HAL_Init+0x68>)
 8001498:	699b      	ldr	r3, [r3, #24]
 800149a:	0a1b      	lsrs	r3, r3, #8
 800149c:	f003 030f 	and.w	r3, r3, #15
 80014a0:	4913      	ldr	r1, [pc, #76]	@ (80014f0 <HAL_Init+0x6c>)
 80014a2:	5ccb      	ldrb	r3, [r1, r3]
 80014a4:	f003 031f 	and.w	r3, r3, #31
 80014a8:	fa22 f303 	lsr.w	r3, r2, r3
 80014ac:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80014ae:	4b0f      	ldr	r3, [pc, #60]	@ (80014ec <HAL_Init+0x68>)
 80014b0:	699b      	ldr	r3, [r3, #24]
 80014b2:	f003 030f 	and.w	r3, r3, #15
 80014b6:	4a0e      	ldr	r2, [pc, #56]	@ (80014f0 <HAL_Init+0x6c>)
 80014b8:	5cd3      	ldrb	r3, [r2, r3]
 80014ba:	f003 031f 	and.w	r3, r3, #31
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	fa22 f303 	lsr.w	r3, r2, r3
 80014c4:	4a0b      	ldr	r2, [pc, #44]	@ (80014f4 <HAL_Init+0x70>)
 80014c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80014c8:	4a0b      	ldr	r2, [pc, #44]	@ (80014f8 <HAL_Init+0x74>)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014ce:	200f      	movs	r0, #15
 80014d0:	f000 f814 	bl	80014fc <HAL_InitTick>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	e002      	b.n	80014e4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80014de:	f7ff fcf1 	bl	8000ec4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014e2:	2300      	movs	r3, #0
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	58024400 	.word	0x58024400
 80014f0:	0800c160 	.word	0x0800c160
 80014f4:	24000008 	.word	0x24000008
 80014f8:	24000004 	.word	0x24000004

080014fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001504:	4b15      	ldr	r3, [pc, #84]	@ (800155c <HAL_InitTick+0x60>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d101      	bne.n	8001510 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800150c:	2301      	movs	r3, #1
 800150e:	e021      	b.n	8001554 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <HAL_InitTick+0x64>)
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	4b11      	ldr	r3, [pc, #68]	@ (800155c <HAL_InitTick+0x60>)
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	4619      	mov	r1, r3
 800151a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800151e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001522:	fbb2 f3f3 	udiv	r3, r2, r3
 8001526:	4618      	mov	r0, r3
 8001528:	f001 fc97 	bl	8002e5a <HAL_SYSTICK_Config>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e00e      	b.n	8001554 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b0f      	cmp	r3, #15
 800153a:	d80a      	bhi.n	8001552 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800153c:	2200      	movs	r2, #0
 800153e:	6879      	ldr	r1, [r7, #4]
 8001540:	f04f 30ff 	mov.w	r0, #4294967295
 8001544:	f001 fc61 	bl	8002e0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001548:	4a06      	ldr	r2, [pc, #24]	@ (8001564 <HAL_InitTick+0x68>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800154e:	2300      	movs	r3, #0
 8001550:	e000      	b.n	8001554 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001552:	2301      	movs	r3, #1
}
 8001554:	4618      	mov	r0, r3
 8001556:	3708      	adds	r7, #8
 8001558:	46bd      	mov	sp, r7
 800155a:	bd80      	pop	{r7, pc}
 800155c:	24000010 	.word	0x24000010
 8001560:	24000004 	.word	0x24000004
 8001564:	2400000c 	.word	0x2400000c

08001568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800156c:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_IncTick+0x20>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	4b06      	ldr	r3, [pc, #24]	@ (800158c <HAL_IncTick+0x24>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4a04      	ldr	r2, [pc, #16]	@ (800158c <HAL_IncTick+0x24>)
 800157a:	6013      	str	r3, [r2, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	24000010 	.word	0x24000010
 800158c:	2400031c 	.word	0x2400031c

08001590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return uwTick;
 8001594:	4b03      	ldr	r3, [pc, #12]	@ (80015a4 <HAL_GetTick+0x14>)
 8001596:	681b      	ldr	r3, [r3, #0]
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	2400031c 	.word	0x2400031c

080015a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b0:	f7ff ffee 	bl	8001590 <HAL_GetTick>
 80015b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d005      	beq.n	80015ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_Delay+0x44>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ce:	bf00      	nop
 80015d0:	f7ff ffde 	bl	8001590 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d8f7      	bhi.n	80015d0 <HAL_Delay+0x28>
  {
  }
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	24000010 	.word	0x24000010

080015f0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80015f4:	4b03      	ldr	r3, [pc, #12]	@ (8001604 <HAL_GetREVID+0x14>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	0c1b      	lsrs	r3, r3, #16
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	5c001000 	.word	0x5c001000

08001608 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	689b      	ldr	r3, [r3, #8]
 8001616:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	431a      	orrs	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	609a      	str	r2, [r3, #8]
}
 8001622:	bf00      	nop
 8001624:	370c      	adds	r7, #12
 8001626:	46bd      	mov	sp, r7
 8001628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162c:	4770      	bx	lr

0800162e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800162e:	b480      	push	{r7}
 8001630:	b083      	sub	sp, #12
 8001632:	af00      	add	r7, sp, #0
 8001634:	6078      	str	r0, [r7, #4]
 8001636:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	689b      	ldr	r3, [r3, #8]
 800163c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	431a      	orrs	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	609a      	str	r2, [r3, #8]
}
 8001648:	bf00      	nop
 800164a:	370c      	adds	r7, #12
 800164c:	46bd      	mov	sp, r7
 800164e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001652:	4770      	bx	lr

08001654 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	689b      	ldr	r3, [r3, #8]
 8001660:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001664:	4618      	mov	r0, r3
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr

08001670 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8001670:	b480      	push	{r7}
 8001672:	b087      	sub	sp, #28
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001680:	2b00      	cmp	r3, #0
 8001682:	d107      	bne.n	8001694 <LL_ADC_SetChannelPreselection+0x24>
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	0e9b      	lsrs	r3, r3, #26
 8001688:	f003 031f 	and.w	r3, r3, #31
 800168c:	2201      	movs	r2, #1
 800168e:	fa02 f303 	lsl.w	r3, r2, r3
 8001692:	e015      	b.n	80016c0 <LL_ADC_SetChannelPreselection+0x50>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	fa93 f3a3 	rbit	r3, r3
 800169e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80016a4:	697b      	ldr	r3, [r7, #20]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 80016aa:	2320      	movs	r3, #32
 80016ac:	e003      	b.n	80016b6 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 80016ae:	697b      	ldr	r3, [r7, #20]
 80016b0:	fab3 f383 	clz	r3, r3
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	2201      	movs	r2, #1
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	687a      	ldr	r2, [r7, #4]
 80016c2:	69d2      	ldr	r2, [r2, #28]
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80016ca:	bf00      	nop
 80016cc:	371c      	adds	r7, #28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b087      	sub	sp, #28
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
 80016e2:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	3360      	adds	r3, #96	@ 0x60
 80016e8:	461a      	mov	r2, r3
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	4413      	add	r3, r2
 80016f0:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	430b      	orrs	r3, r1
 8001704:	431a      	orrs	r2, r3
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 800170a:	bf00      	nop
 800170c:	371c      	adds	r7, #28
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8001716:	b480      	push	{r7}
 8001718:	b085      	sub	sp, #20
 800171a:	af00      	add	r7, sp, #0
 800171c:	60f8      	str	r0, [r7, #12]
 800171e:	60b9      	str	r1, [r7, #8]
 8001720:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 800172a:	68bb      	ldr	r3, [r7, #8]
 800172c:	f003 031f 	and.w	r3, r3, #31
 8001730:	6879      	ldr	r1, [r7, #4]
 8001732:	fa01 f303 	lsl.w	r3, r1, r3
 8001736:	431a      	orrs	r2, r3
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	611a      	str	r2, [r3, #16]
}
 800173c:	bf00      	nop
 800173e:	3714      	adds	r7, #20
 8001740:	46bd      	mov	sp, r7
 8001742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001746:	4770      	bx	lr

08001748 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8001748:	b480      	push	{r7}
 800174a:	b087      	sub	sp, #28
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	3360      	adds	r3, #96	@ 0x60
 8001758:	461a      	mov	r2, r3
 800175a:	68bb      	ldr	r3, [r7, #8]
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4413      	add	r3, r2
 8001760:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	431a      	orrs	r2, r3
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	601a      	str	r2, [r3, #0]
  }
}
 8001772:	bf00      	nop
 8001774:	371c      	adds	r7, #28
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800178e:	2b00      	cmp	r3, #0
 8001790:	d101      	bne.n	8001796 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001792:	2301      	movs	r3, #1
 8001794:	e000      	b.n	8001798 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b087      	sub	sp, #28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	3330      	adds	r3, #48	@ 0x30
 80017b4:	461a      	mov	r2, r3
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	0a1b      	lsrs	r3, r3, #8
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	f003 030c 	and.w	r3, r3, #12
 80017c0:	4413      	add	r3, r2
 80017c2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	68bb      	ldr	r3, [r7, #8]
 80017ca:	f003 031f 	and.w	r3, r3, #31
 80017ce:	211f      	movs	r1, #31
 80017d0:	fa01 f303 	lsl.w	r3, r1, r3
 80017d4:	43db      	mvns	r3, r3
 80017d6:	401a      	ands	r2, r3
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	0e9b      	lsrs	r3, r3, #26
 80017dc:	f003 011f 	and.w	r1, r3, #31
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	f003 031f 	and.w	r3, r3, #31
 80017e6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ea:	431a      	orrs	r2, r3
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017f0:	bf00      	nop
 80017f2:	371c      	adds	r7, #28
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017fc:	b480      	push	{r7}
 80017fe:	b087      	sub	sp, #28
 8001800:	af00      	add	r7, sp, #0
 8001802:	60f8      	str	r0, [r7, #12]
 8001804:	60b9      	str	r1, [r7, #8]
 8001806:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	3314      	adds	r3, #20
 800180c:	461a      	mov	r2, r3
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	0e5b      	lsrs	r3, r3, #25
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	4413      	add	r3, r2
 800181a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	0d1b      	lsrs	r3, r3, #20
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	2107      	movs	r1, #7
 800182a:	fa01 f303 	lsl.w	r3, r1, r3
 800182e:	43db      	mvns	r3, r3
 8001830:	401a      	ands	r2, r3
 8001832:	68bb      	ldr	r3, [r7, #8]
 8001834:	0d1b      	lsrs	r3, r3, #20
 8001836:	f003 031f 	and.w	r3, r3, #31
 800183a:	6879      	ldr	r1, [r7, #4]
 800183c:	fa01 f303 	lsl.w	r3, r1, r3
 8001840:	431a      	orrs	r2, r3
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001846:	bf00      	nop
 8001848:	371c      	adds	r7, #28
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
	...

08001854 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001854:	b480      	push	{r7}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	60f8      	str	r0, [r7, #12]
 800185c:	60b9      	str	r1, [r7, #8]
 800185e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800186c:	43db      	mvns	r3, r3
 800186e:	401a      	ands	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	f003 0318 	and.w	r3, r3, #24
 8001876:	4908      	ldr	r1, [pc, #32]	@ (8001898 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001878:	40d9      	lsrs	r1, r3
 800187a:	68bb      	ldr	r3, [r7, #8]
 800187c:	400b      	ands	r3, r1
 800187e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8001882:	431a      	orrs	r2, r3
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	000fffff 	.word	0x000fffff

0800189c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f003 031f 	and.w	r3, r3, #31
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	370c      	adds	r7, #12
 80018b0:	46bd      	mov	sp, r7
 80018b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b6:	4770      	bx	lr

080018b8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr

080018d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	689a      	ldr	r2, [r3, #8]
 80018e0:	4b04      	ldr	r3, [pc, #16]	@ (80018f4 <LL_ADC_DisableDeepPowerDown+0x20>)
 80018e2:	4013      	ands	r3, r2
 80018e4:	687a      	ldr	r2, [r7, #4]
 80018e6:	6093      	str	r3, [r2, #8]
}
 80018e8:	bf00      	nop
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	5fffffc0 	.word	0x5fffffc0

080018f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001908:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800190c:	d101      	bne.n	8001912 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800190e:	2301      	movs	r3, #1
 8001910:	e000      	b.n	8001914 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001912:	2300      	movs	r3, #0
}
 8001914:	4618      	mov	r0, r3
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191e:	4770      	bx	lr

08001920 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	689a      	ldr	r2, [r3, #8]
 800192c:	4b05      	ldr	r3, [pc, #20]	@ (8001944 <LL_ADC_EnableInternalRegulator+0x24>)
 800192e:	4013      	ands	r3, r2
 8001930:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001938:	bf00      	nop
 800193a:	370c      	adds	r7, #12
 800193c:	46bd      	mov	sp, r7
 800193e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001942:	4770      	bx	lr
 8001944:	6fffffc0 	.word	0x6fffffc0

08001948 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001958:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800195c:	d101      	bne.n	8001962 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800195e:	2301      	movs	r3, #1
 8001960:	e000      	b.n	8001964 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001962:	2300      	movs	r3, #0
}
 8001964:	4618      	mov	r0, r3
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	689a      	ldr	r2, [r3, #8]
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <LL_ADC_Enable+0x24>)
 800197e:	4013      	ands	r3, r2
 8001980:	f043 0201 	orr.w	r2, r3, #1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001988:	bf00      	nop
 800198a:	370c      	adds	r7, #12
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	7fffffc0 	.word	0x7fffffc0

08001998 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <LL_ADC_Disable+0x24>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	f043 0202 	orr.w	r2, r3, #2
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80019b0:	bf00      	nop
 80019b2:	370c      	adds	r7, #12
 80019b4:	46bd      	mov	sp, r7
 80019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ba:	4770      	bx	lr
 80019bc:	7fffffc0 	.word	0x7fffffc0

080019c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	f003 0301 	and.w	r3, r3, #1
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d101      	bne.n	80019d8 <LL_ADC_IsEnabled+0x18>
 80019d4:	2301      	movs	r3, #1
 80019d6:	e000      	b.n	80019da <LL_ADC_IsEnabled+0x1a>
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	370c      	adds	r7, #12
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr

080019e6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	689b      	ldr	r3, [r3, #8]
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b02      	cmp	r3, #2
 80019f8:	d101      	bne.n	80019fe <LL_ADC_IsDisableOngoing+0x18>
 80019fa:	2301      	movs	r3, #1
 80019fc:	e000      	b.n	8001a00 <LL_ADC_IsDisableOngoing+0x1a>
 80019fe:	2300      	movs	r3, #0
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	370c      	adds	r7, #12
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr

08001a0c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689a      	ldr	r2, [r3, #8]
 8001a18:	4b05      	ldr	r3, [pc, #20]	@ (8001a30 <LL_ADC_REG_StartConversion+0x24>)
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	f043 0204 	orr.w	r2, r3, #4
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001a24:	bf00      	nop
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr
 8001a30:	7fffffc0 	.word	0x7fffffc0

08001a34 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 0304 	and.w	r3, r3, #4
 8001a44:	2b04      	cmp	r3, #4
 8001a46:	d101      	bne.n	8001a4c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0308 	and.w	r3, r3, #8
 8001a6a:	2b08      	cmp	r3, #8
 8001a6c:	d101      	bne.n	8001a72 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b089      	sub	sp, #36	@ 0x24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d101      	bne.n	8001a9a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e18f      	b.n	8001dba <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	68db      	ldr	r3, [r3, #12]
 8001a9e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d109      	bne.n	8001abc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f7fe ffcf 	bl	8000a4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f7ff ff19 	bl	80018f8 <LL_ADC_IsDeepPowerDownEnabled>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d004      	beq.n	8001ad6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff feff 	bl	80018d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f7ff ff34 	bl	8001948 <LL_ADC_IsInternalRegulatorEnabled>
 8001ae0:	4603      	mov	r3, r0
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d114      	bne.n	8001b10 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7ff ff18 	bl	8001920 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001af0:	4b87      	ldr	r3, [pc, #540]	@ (8001d10 <HAL_ADC_Init+0x290>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	099b      	lsrs	r3, r3, #6
 8001af6:	4a87      	ldr	r2, [pc, #540]	@ (8001d14 <HAL_ADC_Init+0x294>)
 8001af8:	fba2 2303 	umull	r2, r3, r2, r3
 8001afc:	099b      	lsrs	r3, r3, #6
 8001afe:	3301      	adds	r3, #1
 8001b00:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b02:	e002      	b.n	8001b0a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1f9      	bne.n	8001b04 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4618      	mov	r0, r3
 8001b16:	f7ff ff17 	bl	8001948 <LL_ADC_IsInternalRegulatorEnabled>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d10d      	bne.n	8001b3c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b24:	f043 0210 	orr.w	r2, r3, #16
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b30:	f043 0201 	orr.w	r2, r3, #1
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4618      	mov	r0, r3
 8001b42:	f7ff ff77 	bl	8001a34 <LL_ADC_REG_IsConversionOngoing>
 8001b46:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b4c:	f003 0310 	and.w	r3, r3, #16
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	f040 8129 	bne.w	8001da8 <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	f040 8125 	bne.w	8001da8 <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b62:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b66:	f043 0202 	orr.w	r2, r3, #2
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7ff ff24 	bl	80019c0 <LL_ADC_IsEnabled>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d136      	bne.n	8001bec <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a65      	ldr	r2, [pc, #404]	@ (8001d18 <HAL_ADC_Init+0x298>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d004      	beq.n	8001b92 <HAL_ADC_Init+0x112>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a63      	ldr	r2, [pc, #396]	@ (8001d1c <HAL_ADC_Init+0x29c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d10e      	bne.n	8001bb0 <HAL_ADC_Init+0x130>
 8001b92:	4861      	ldr	r0, [pc, #388]	@ (8001d18 <HAL_ADC_Init+0x298>)
 8001b94:	f7ff ff14 	bl	80019c0 <LL_ADC_IsEnabled>
 8001b98:	4604      	mov	r4, r0
 8001b9a:	4860      	ldr	r0, [pc, #384]	@ (8001d1c <HAL_ADC_Init+0x29c>)
 8001b9c:	f7ff ff10 	bl	80019c0 <LL_ADC_IsEnabled>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	4323      	orrs	r3, r4
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	bf0c      	ite	eq
 8001ba8:	2301      	moveq	r3, #1
 8001baa:	2300      	movne	r3, #0
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	e008      	b.n	8001bc2 <HAL_ADC_Init+0x142>
 8001bb0:	485b      	ldr	r0, [pc, #364]	@ (8001d20 <HAL_ADC_Init+0x2a0>)
 8001bb2:	f7ff ff05 	bl	80019c0 <LL_ADC_IsEnabled>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	bf0c      	ite	eq
 8001bbc:	2301      	moveq	r3, #1
 8001bbe:	2300      	movne	r3, #0
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d012      	beq.n	8001bec <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a53      	ldr	r2, [pc, #332]	@ (8001d18 <HAL_ADC_Init+0x298>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d004      	beq.n	8001bda <HAL_ADC_Init+0x15a>
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a51      	ldr	r2, [pc, #324]	@ (8001d1c <HAL_ADC_Init+0x29c>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d101      	bne.n	8001bde <HAL_ADC_Init+0x15e>
 8001bda:	4a52      	ldr	r2, [pc, #328]	@ (8001d24 <HAL_ADC_Init+0x2a4>)
 8001bdc:	e000      	b.n	8001be0 <HAL_ADC_Init+0x160>
 8001bde:	4a52      	ldr	r2, [pc, #328]	@ (8001d28 <HAL_ADC_Init+0x2a8>)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	685b      	ldr	r3, [r3, #4]
 8001be4:	4619      	mov	r1, r3
 8001be6:	4610      	mov	r0, r2
 8001be8:	f7ff fd0e 	bl	8001608 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8001bec:	f7ff fd00 	bl	80015f0 <HAL_GetREVID>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001bf6:	4293      	cmp	r3, r2
 8001bf8:	d914      	bls.n	8001c24 <HAL_ADC_Init+0x1a4>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	689b      	ldr	r3, [r3, #8]
 8001bfe:	2b10      	cmp	r3, #16
 8001c00:	d110      	bne.n	8001c24 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	7d5b      	ldrb	r3, [r3, #21]
 8001c06:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c0c:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c12:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	7f1b      	ldrb	r3, [r3, #28]
 8001c18:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8001c1a:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c1c:	f043 030c 	orr.w	r3, r3, #12
 8001c20:	61bb      	str	r3, [r7, #24]
 8001c22:	e00d      	b.n	8001c40 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	7d5b      	ldrb	r3, [r3, #21]
 8001c28:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c2e:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8001c34:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	7f1b      	ldrb	r3, [r3, #28]
 8001c3a:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8001c3c:	4313      	orrs	r3, r2
 8001c3e:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	7f1b      	ldrb	r3, [r3, #28]
 8001c44:	2b01      	cmp	r3, #1
 8001c46:	d106      	bne.n	8001c56 <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6a1b      	ldr	r3, [r3, #32]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	045b      	lsls	r3, r3, #17
 8001c50:	69ba      	ldr	r2, [r7, #24]
 8001c52:	4313      	orrs	r3, r2
 8001c54:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d009      	beq.n	8001c72 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c62:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c6a:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c6c:	69ba      	ldr	r2, [r7, #24]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	4b2c      	ldr	r3, [pc, #176]	@ (8001d2c <HAL_ADC_Init+0x2ac>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	69b9      	ldr	r1, [r7, #24]
 8001c82:	430b      	orrs	r3, r1
 8001c84:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f7ff fed2 	bl	8001a34 <LL_ADC_REG_IsConversionOngoing>
 8001c90:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f7ff fedf 	bl	8001a5a <LL_ADC_INJ_IsConversionOngoing>
 8001c9c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d15f      	bne.n	8001d64 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d15c      	bne.n	8001d64 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	7d1b      	ldrb	r3, [r3, #20]
 8001cae:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      tmpCFGR = (
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	68da      	ldr	r2, [r3, #12]
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <HAL_ADC_Init+0x2b0>)
 8001cc0:	4013      	ands	r3, r2
 8001cc2:	687a      	ldr	r2, [r7, #4]
 8001cc4:	6812      	ldr	r2, [r2, #0]
 8001cc6:	69b9      	ldr	r1, [r7, #24]
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d130      	bne.n	8001d38 <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cda:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	691a      	ldr	r2, [r3, #16]
 8001ce2:	4b14      	ldr	r3, [pc, #80]	@ (8001d34 <HAL_ADC_Init+0x2b4>)
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001cea:	3a01      	subs	r2, #1
 8001cec:	0411      	lsls	r1, r2, #16
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001cf2:	4311      	orrs	r1, r2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001cf8:	4311      	orrs	r1, r2
 8001cfa:	687a      	ldr	r2, [r7, #4]
 8001cfc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	611a      	str	r2, [r3, #16]
 8001d0c:	e01c      	b.n	8001d48 <HAL_ADC_Init+0x2c8>
 8001d0e:	bf00      	nop
 8001d10:	24000004 	.word	0x24000004
 8001d14:	053e2d63 	.word	0x053e2d63
 8001d18:	40022000 	.word	0x40022000
 8001d1c:	40022100 	.word	0x40022100
 8001d20:	58026000 	.word	0x58026000
 8001d24:	40022300 	.word	0x40022300
 8001d28:	58026300 	.word	0x58026300
 8001d2c:	fff0c003 	.word	0xfff0c003
 8001d30:	ffffbffc 	.word	0xffffbffc
 8001d34:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	691a      	ldr	r2, [r3, #16]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f022 0201 	bic.w	r2, r2, #1
 8001d46:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	691b      	ldr	r3, [r3, #16]
 8001d4e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 fdd6 	bl	8002910 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	68db      	ldr	r3, [r3, #12]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d10c      	bne.n	8001d86 <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f023 010f 	bic.w	r1, r3, #15
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	1e5a      	subs	r2, r3, #1
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	631a      	str	r2, [r3, #48]	@ 0x30
 8001d84:	e007      	b.n	8001d96 <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f022 020f 	bic.w	r2, r2, #15
 8001d94:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d9a:	f023 0303 	bic.w	r3, r3, #3
 8001d9e:	f043 0201 	orr.w	r2, r3, #1
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	655a      	str	r2, [r3, #84]	@ 0x54
 8001da6:	e007      	b.n	8001db8 <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dac:	f043 0210 	orr.w	r2, r3, #16
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8001db4:	2301      	movs	r3, #1
 8001db6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001db8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3724      	adds	r7, #36	@ 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd90      	pop	{r4, r7, pc}
 8001dc2:	bf00      	nop

08001dc4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a5c      	ldr	r2, [pc, #368]	@ (8001f44 <HAL_ADC_Start+0x180>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d004      	beq.n	8001de0 <HAL_ADC_Start+0x1c>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a5b      	ldr	r2, [pc, #364]	@ (8001f48 <HAL_ADC_Start+0x184>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d101      	bne.n	8001de4 <HAL_ADC_Start+0x20>
 8001de0:	4b5a      	ldr	r3, [pc, #360]	@ (8001f4c <HAL_ADC_Start+0x188>)
 8001de2:	e000      	b.n	8001de6 <HAL_ADC_Start+0x22>
 8001de4:	4b5a      	ldr	r3, [pc, #360]	@ (8001f50 <HAL_ADC_Start+0x18c>)
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fd58 	bl	800189c <LL_ADC_GetMultimode>
 8001dec:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f7ff fe1e 	bl	8001a34 <LL_ADC_REG_IsConversionOngoing>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	f040 809a 	bne.w	8001f34 <HAL_ADC_Start+0x170>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d101      	bne.n	8001e0e <HAL_ADC_Start+0x4a>
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	e095      	b.n	8001f3a <HAL_ADC_Start+0x176>
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2201      	movs	r2, #1
 8001e12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001e16:	6878      	ldr	r0, [r7, #4]
 8001e18:	f000 fc90 	bl	800273c <ADC_Enable>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001e20:	7dfb      	ldrb	r3, [r7, #23]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f040 8081 	bne.w	8001f2a <HAL_ADC_Start+0x166>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8001e2c:	4b49      	ldr	r3, [pc, #292]	@ (8001f54 <HAL_ADC_Start+0x190>)
 8001e2e:	4013      	ands	r3, r2
 8001e30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a42      	ldr	r2, [pc, #264]	@ (8001f48 <HAL_ADC_Start+0x184>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d002      	beq.n	8001e48 <HAL_ADC_Start+0x84>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	e000      	b.n	8001e4a <HAL_ADC_Start+0x86>
 8001e48:	4b3e      	ldr	r3, [pc, #248]	@ (8001f44 <HAL_ADC_Start+0x180>)
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	6812      	ldr	r2, [r2, #0]
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d002      	beq.n	8001e58 <HAL_ADC_Start+0x94>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d105      	bne.n	8001e64 <HAL_ADC_Start+0xa0>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e6c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001e70:	d106      	bne.n	8001e80 <HAL_ADC_Start+0xbc>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e76:	f023 0206 	bic.w	r2, r3, #6
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e7e:	e002      	b.n	8001e86 <HAL_ADC_Start+0xc2>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	221c      	movs	r2, #28
 8001e8c:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* trigger event.                                                       */
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a2b      	ldr	r2, [pc, #172]	@ (8001f48 <HAL_ADC_Start+0x184>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d002      	beq.n	8001ea6 <HAL_ADC_Start+0xe2>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	e000      	b.n	8001ea8 <HAL_ADC_Start+0xe4>
 8001ea6:	4b27      	ldr	r3, [pc, #156]	@ (8001f44 <HAL_ADC_Start+0x180>)
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	6812      	ldr	r2, [r2, #0]
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d008      	beq.n	8001ec2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001eb0:	693b      	ldr	r3, [r7, #16]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d005      	beq.n	8001ec2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	2b05      	cmp	r3, #5
 8001eba:	d002      	beq.n	8001ec2 <HAL_ADC_Start+0xfe>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	2b09      	cmp	r3, #9
 8001ec0:	d114      	bne.n	8001eec <HAL_ADC_Start+0x128>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d007      	beq.n	8001ee0 <HAL_ADC_Start+0x11c>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ed4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ed8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff fd91 	bl	8001a0c <LL_ADC_REG_StartConversion>
 8001eea:	e025      	b.n	8001f38 <HAL_ADC_Start+0x174>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ef0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4a12      	ldr	r2, [pc, #72]	@ (8001f48 <HAL_ADC_Start+0x184>)
 8001efe:	4293      	cmp	r3, r2
 8001f00:	d002      	beq.n	8001f08 <HAL_ADC_Start+0x144>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	e000      	b.n	8001f0a <HAL_ADC_Start+0x146>
 8001f08:	4b0e      	ldr	r3, [pc, #56]	@ (8001f44 <HAL_ADC_Start+0x180>)
 8001f0a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d00f      	beq.n	8001f38 <HAL_ADC_Start+0x174>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f1c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f20:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	655a      	str	r2, [r3, #84]	@ 0x54
 8001f28:	e006      	b.n	8001f38 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8001f32:	e001      	b.n	8001f38 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f34:	2302      	movs	r3, #2
 8001f36:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3718      	adds	r7, #24
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40022000 	.word	0x40022000
 8001f48:	40022100 	.word	0x40022100
 8001f4c:	40022300 	.word	0x40022300
 8001f50:	58026300 	.word	0x58026300
 8001f54:	fffff0fe 	.word	0xfffff0fe

08001f58 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4a72      	ldr	r2, [pc, #456]	@ (8002130 <HAL_ADC_PollForConversion+0x1d8>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d004      	beq.n	8001f76 <HAL_ADC_PollForConversion+0x1e>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a70      	ldr	r2, [pc, #448]	@ (8002134 <HAL_ADC_PollForConversion+0x1dc>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d101      	bne.n	8001f7a <HAL_ADC_PollForConversion+0x22>
 8001f76:	4b70      	ldr	r3, [pc, #448]	@ (8002138 <HAL_ADC_PollForConversion+0x1e0>)
 8001f78:	e000      	b.n	8001f7c <HAL_ADC_PollForConversion+0x24>
 8001f7a:	4b70      	ldr	r3, [pc, #448]	@ (800213c <HAL_ADC_PollForConversion+0x1e4>)
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	f7ff fc8d 	bl	800189c <LL_ADC_GetMultimode>
 8001f82:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	691b      	ldr	r3, [r3, #16]
 8001f88:	2b08      	cmp	r3, #8
 8001f8a:	d102      	bne.n	8001f92 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001f8c:	2308      	movs	r3, #8
 8001f8e:	61fb      	str	r3, [r7, #28]
 8001f90:	e037      	b.n	8002002 <HAL_ADC_PollForConversion+0xaa>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001f92:	697b      	ldr	r3, [r7, #20]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d005      	beq.n	8001fa4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	2b05      	cmp	r3, #5
 8001f9c:	d002      	beq.n	8001fa4 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001f9e:	697b      	ldr	r3, [r7, #20]
 8001fa0:	2b09      	cmp	r3, #9
 8001fa2:	d111      	bne.n	8001fc8 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check DMNGT bit in handle ADC CFGR register */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	f003 0301 	and.w	r3, r3, #1
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d007      	beq.n	8001fc2 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fb6:	f043 0220 	orr.w	r2, r3, #32
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	e0b1      	b.n	8002126 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT_0) != 0UL)
 8001fc6:	e01c      	b.n	8002002 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a58      	ldr	r2, [pc, #352]	@ (8002130 <HAL_ADC_PollForConversion+0x1d8>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d004      	beq.n	8001fdc <HAL_ADC_PollForConversion+0x84>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a57      	ldr	r2, [pc, #348]	@ (8002134 <HAL_ADC_PollForConversion+0x1dc>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d101      	bne.n	8001fe0 <HAL_ADC_PollForConversion+0x88>
 8001fdc:	4b56      	ldr	r3, [pc, #344]	@ (8002138 <HAL_ADC_PollForConversion+0x1e0>)
 8001fde:	e000      	b.n	8001fe2 <HAL_ADC_PollForConversion+0x8a>
 8001fe0:	4b56      	ldr	r3, [pc, #344]	@ (800213c <HAL_ADC_PollForConversion+0x1e4>)
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f7ff fc68 	bl	80018b8 <LL_ADC_GetMultiDMATransfer>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d007      	beq.n	8001ffe <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ff2:	f043 0220 	orr.w	r2, r3, #32
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e093      	b.n	8002126 <HAL_ADC_PollForConversion+0x1ce>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001ffe:	2304      	movs	r3, #4
 8002000:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002002:	f7ff fac5 	bl	8001590 <HAL_GetTick>
 8002006:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002008:	e021      	b.n	800204e <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002010:	d01d      	beq.n	800204e <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002012:	f7ff fabd 	bl	8001590 <HAL_GetTick>
 8002016:	4602      	mov	r2, r0
 8002018:	693b      	ldr	r3, [r7, #16]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	683a      	ldr	r2, [r7, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	d302      	bcc.n	8002028 <HAL_ADC_PollForConversion+0xd0>
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d112      	bne.n	800204e <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	4013      	ands	r3, r2
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10b      	bne.n	800204e <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203a:	f043 0204 	orr.w	r2, r3, #4
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e06b      	b.n	8002126 <HAL_ADC_PollForConversion+0x1ce>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	4013      	ands	r3, r2
 8002058:	2b00      	cmp	r3, #0
 800205a:	d0d6      	beq.n	800200a <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002060:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f7ff fb86 	bl	800177e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d01c      	beq.n	80020b2 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	7d5b      	ldrb	r3, [r3, #21]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d118      	bne.n	80020b2 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f003 0308 	and.w	r3, r3, #8
 800208a:	2b08      	cmp	r3, #8
 800208c:	d111      	bne.n	80020b2 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002092:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800209e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d105      	bne.n	80020b2 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020aa:	f043 0201 	orr.w	r2, r3, #1
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a1f      	ldr	r2, [pc, #124]	@ (8002134 <HAL_ADC_PollForConversion+0x1dc>)
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d002      	beq.n	80020c2 <HAL_ADC_PollForConversion+0x16a>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	e000      	b.n	80020c4 <HAL_ADC_PollForConversion+0x16c>
 80020c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002130 <HAL_ADC_PollForConversion+0x1d8>)
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6812      	ldr	r2, [r2, #0]
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d008      	beq.n	80020de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d005      	beq.n	80020de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d002      	beq.n	80020de <HAL_ADC_PollForConversion+0x186>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	2b09      	cmp	r3, #9
 80020dc:	d104      	bne.n	80020e8 <HAL_ADC_PollForConversion+0x190>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	61bb      	str	r3, [r7, #24]
 80020e6:	e00c      	b.n	8002102 <HAL_ADC_PollForConversion+0x1aa>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a11      	ldr	r2, [pc, #68]	@ (8002134 <HAL_ADC_PollForConversion+0x1dc>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d002      	beq.n	80020f8 <HAL_ADC_PollForConversion+0x1a0>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	e000      	b.n	80020fa <HAL_ADC_PollForConversion+0x1a2>
 80020f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002130 <HAL_ADC_PollForConversion+0x1d8>)
 80020fa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	68db      	ldr	r3, [r3, #12]
 8002100:	61bb      	str	r3, [r7, #24]
  }

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	2b08      	cmp	r3, #8
 8002106:	d104      	bne.n	8002112 <HAL_ADC_PollForConversion+0x1ba>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2208      	movs	r2, #8
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	e008      	b.n	8002124 <HAL_ADC_PollForConversion+0x1cc>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002112:	69bb      	ldr	r3, [r7, #24]
 8002114:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d103      	bne.n	8002124 <HAL_ADC_PollForConversion+0x1cc>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	220c      	movs	r2, #12
 8002122:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3720      	adds	r7, #32
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40022000 	.word	0x40022000
 8002134:	40022100 	.word	0x40022100
 8002138:	40022300 	.word	0x40022300
 800213c:	58026300 	.word	0x58026300

08002140 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002140:	b480      	push	{r7}
 8002142:	b083      	sub	sp, #12
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800214e:	4618      	mov	r0, r3
 8002150:	370c      	adds	r7, #12
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
	...

0800215c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800215c:	b590      	push	{r4, r7, lr}
 800215e:	b08d      	sub	sp, #52	@ 0x34
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002166:	2300      	movs	r3, #0
 8002168:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	4a65      	ldr	r2, [pc, #404]	@ (800230c <HAL_ADC_ConfigChannel+0x1b0>)
 8002176:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800217e:	2b01      	cmp	r3, #1
 8002180:	d101      	bne.n	8002186 <HAL_ADC_ConfigChannel+0x2a>
 8002182:	2302      	movs	r3, #2
 8002184:	e2c7      	b.n	8002716 <HAL_ADC_ConfigChannel+0x5ba>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fc4e 	bl	8001a34 <LL_ADC_REG_IsConversionOngoing>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	f040 82ac 	bne.w	80026f8 <HAL_ADC_ConfigChannel+0x59c>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	db2c      	blt.n	8002202 <HAL_ADC_ConfigChannel+0xa6>
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
      }
#else
      /* ADC channels preselection */
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d108      	bne.n	80021c6 <HAL_ADC_ConfigChannel+0x6a>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	0e9b      	lsrs	r3, r3, #26
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	2201      	movs	r2, #1
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	e016      	b.n	80021f4 <HAL_ADC_ConfigChannel+0x98>
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	fa93 f3a3 	rbit	r3, r3
 80021d2:	613b      	str	r3, [r7, #16]
  return result;
 80021d4:	693b      	ldr	r3, [r7, #16]
 80021d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80021d8:	69bb      	ldr	r3, [r7, #24]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d101      	bne.n	80021e2 <HAL_ADC_ConfigChannel+0x86>
    return 32U;
 80021de:	2320      	movs	r3, #32
 80021e0:	e003      	b.n	80021ea <HAL_ADC_ConfigChannel+0x8e>
  return __builtin_clz(value);
 80021e2:	69bb      	ldr	r3, [r7, #24]
 80021e4:	fab3 f383 	clz	r3, r3
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	f003 031f 	and.w	r3, r3, #31
 80021ee:	2201      	movs	r2, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	6812      	ldr	r2, [r2, #0]
 80021f8:	69d1      	ldr	r1, [r2, #28]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	6812      	ldr	r2, [r2, #0]
 80021fe:	430b      	orrs	r3, r1
 8002200:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6818      	ldr	r0, [r3, #0]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	6859      	ldr	r1, [r3, #4]
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	461a      	mov	r2, r3
 8002210:	f7ff fac8 	bl	80017a4 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7ff fc0b 	bl	8001a34 <LL_ADC_REG_IsConversionOngoing>
 800221e:	62b8      	str	r0, [r7, #40]	@ 0x28
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fc18 	bl	8001a5a <LL_ADC_INJ_IsConversionOngoing>
 800222a:	6278      	str	r0, [r7, #36]	@ 0x24
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800222c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800222e:	2b00      	cmp	r3, #0
 8002230:	f040 80b8 	bne.w	80023a4 <HAL_ADC_ConfigChannel+0x248>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002236:	2b00      	cmp	r3, #0
 8002238:	f040 80b4 	bne.w	80023a4 <HAL_ADC_ConfigChannel+0x248>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6818      	ldr	r0, [r3, #0]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	6819      	ldr	r1, [r3, #0]
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	461a      	mov	r2, r3
 800224a:	f7ff fad7 	bl	80017fc <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800224e:	4b30      	ldr	r3, [pc, #192]	@ (8002310 <HAL_ADC_ConfigChannel+0x1b4>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002256:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800225a:	d10b      	bne.n	8002274 <HAL_ADC_ConfigChannel+0x118>
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	695a      	ldr	r2, [r3, #20]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	089b      	lsrs	r3, r3, #2
 8002268:	f003 0307 	and.w	r3, r3, #7
 800226c:	005b      	lsls	r3, r3, #1
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	e01d      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x154>
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	f003 0310 	and.w	r3, r3, #16
 800227e:	2b00      	cmp	r3, #0
 8002280:	d10b      	bne.n	800229a <HAL_ADC_ConfigChannel+0x13e>
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	695a      	ldr	r2, [r3, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	089b      	lsrs	r3, r3, #2
 800228e:	f003 0307 	and.w	r3, r3, #7
 8002292:	005b      	lsls	r3, r3, #1
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	e00a      	b.n	80022b0 <HAL_ADC_ConfigChannel+0x154>
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	695a      	ldr	r2, [r3, #20]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	089b      	lsrs	r3, r3, #2
 80022a6:	f003 0304 	and.w	r3, r3, #4
 80022aa:	005b      	lsls	r3, r3, #1
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	623b      	str	r3, [r7, #32]
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	2b04      	cmp	r3, #4
 80022b8:	d02c      	beq.n	8002314 <HAL_ADC_ConfigChannel+0x1b8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	6919      	ldr	r1, [r3, #16]
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	f7ff fa05 	bl	80016d6 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6818      	ldr	r0, [r3, #0]
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	6919      	ldr	r1, [r3, #16]
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	7e5b      	ldrb	r3, [r3, #25]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d102      	bne.n	80022e2 <HAL_ADC_ConfigChannel+0x186>
 80022dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80022e0:	e000      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x188>
 80022e2:	2300      	movs	r3, #0
 80022e4:	461a      	mov	r2, r3
 80022e6:	f7ff fa2f 	bl	8001748 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6818      	ldr	r0, [r3, #0]
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	6919      	ldr	r1, [r3, #16]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	7e1b      	ldrb	r3, [r3, #24]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d102      	bne.n	8002300 <HAL_ADC_ConfigChannel+0x1a4>
 80022fa:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80022fe:	e000      	b.n	8002302 <HAL_ADC_ConfigChannel+0x1a6>
 8002300:	2300      	movs	r3, #0
 8002302:	461a      	mov	r2, r3
 8002304:	f7ff fa07 	bl	8001716 <LL_ADC_SetDataRightShift>
 8002308:	e04c      	b.n	80023a4 <HAL_ADC_ConfigChannel+0x248>
 800230a:	bf00      	nop
 800230c:	47ff0000 	.word	0x47ff0000
 8002310:	5c001000 	.word	0x5c001000
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800231a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	069b      	lsls	r3, r3, #26
 8002324:	429a      	cmp	r2, r3
 8002326:	d107      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x1dc>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002336:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800233e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	069b      	lsls	r3, r3, #26
 8002348:	429a      	cmp	r2, r3
 800234a:	d107      	bne.n	800235c <HAL_ADC_ConfigChannel+0x200>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800235a:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002362:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	069b      	lsls	r3, r3, #26
 800236c:	429a      	cmp	r2, r3
 800236e:	d107      	bne.n	8002380 <HAL_ADC_ConfigChannel+0x224>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800237e:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002386:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	069b      	lsls	r3, r3, #26
 8002390:	429a      	cmp	r2, r3
 8002392:	d107      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x248>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80023a2:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f7ff fb09 	bl	80019c0 <LL_ADC_IsEnabled>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	f040 81aa 	bne.w	800270a <HAL_ADC_ConfigChannel+0x5ae>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6818      	ldr	r0, [r3, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	6819      	ldr	r1, [r3, #0]
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	461a      	mov	r2, r3
 80023c4:	f7ff fa46 	bl	8001854 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	68db      	ldr	r3, [r3, #12]
 80023cc:	4a87      	ldr	r2, [pc, #540]	@ (80025ec <HAL_ADC_ConfigChannel+0x490>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	f040 809a 	bne.w	8002508 <HAL_ADC_ConfigChannel+0x3ac>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4984      	ldr	r1, [pc, #528]	@ (80025f0 <HAL_ADC_ConfigChannel+0x494>)
 80023de:	428b      	cmp	r3, r1
 80023e0:	d147      	bne.n	8002472 <HAL_ADC_ConfigChannel+0x316>
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4983      	ldr	r1, [pc, #524]	@ (80025f4 <HAL_ADC_ConfigChannel+0x498>)
 80023e8:	428b      	cmp	r3, r1
 80023ea:	d040      	beq.n	800246e <HAL_ADC_ConfigChannel+0x312>
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4981      	ldr	r1, [pc, #516]	@ (80025f8 <HAL_ADC_ConfigChannel+0x49c>)
 80023f2:	428b      	cmp	r3, r1
 80023f4:	d039      	beq.n	800246a <HAL_ADC_ConfigChannel+0x30e>
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4980      	ldr	r1, [pc, #512]	@ (80025fc <HAL_ADC_ConfigChannel+0x4a0>)
 80023fc:	428b      	cmp	r3, r1
 80023fe:	d032      	beq.n	8002466 <HAL_ADC_ConfigChannel+0x30a>
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	497e      	ldr	r1, [pc, #504]	@ (8002600 <HAL_ADC_ConfigChannel+0x4a4>)
 8002406:	428b      	cmp	r3, r1
 8002408:	d02b      	beq.n	8002462 <HAL_ADC_ConfigChannel+0x306>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	497d      	ldr	r1, [pc, #500]	@ (8002604 <HAL_ADC_ConfigChannel+0x4a8>)
 8002410:	428b      	cmp	r3, r1
 8002412:	d024      	beq.n	800245e <HAL_ADC_ConfigChannel+0x302>
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	497b      	ldr	r1, [pc, #492]	@ (8002608 <HAL_ADC_ConfigChannel+0x4ac>)
 800241a:	428b      	cmp	r3, r1
 800241c:	d01d      	beq.n	800245a <HAL_ADC_ConfigChannel+0x2fe>
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	497a      	ldr	r1, [pc, #488]	@ (800260c <HAL_ADC_ConfigChannel+0x4b0>)
 8002424:	428b      	cmp	r3, r1
 8002426:	d016      	beq.n	8002456 <HAL_ADC_ConfigChannel+0x2fa>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4978      	ldr	r1, [pc, #480]	@ (8002610 <HAL_ADC_ConfigChannel+0x4b4>)
 800242e:	428b      	cmp	r3, r1
 8002430:	d00f      	beq.n	8002452 <HAL_ADC_ConfigChannel+0x2f6>
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4977      	ldr	r1, [pc, #476]	@ (8002614 <HAL_ADC_ConfigChannel+0x4b8>)
 8002438:	428b      	cmp	r3, r1
 800243a:	d008      	beq.n	800244e <HAL_ADC_ConfigChannel+0x2f2>
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4975      	ldr	r1, [pc, #468]	@ (8002618 <HAL_ADC_ConfigChannel+0x4bc>)
 8002442:	428b      	cmp	r3, r1
 8002444:	d101      	bne.n	800244a <HAL_ADC_ConfigChannel+0x2ee>
 8002446:	4b75      	ldr	r3, [pc, #468]	@ (800261c <HAL_ADC_ConfigChannel+0x4c0>)
 8002448:	e05a      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800244a:	2300      	movs	r3, #0
 800244c:	e058      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800244e:	4b74      	ldr	r3, [pc, #464]	@ (8002620 <HAL_ADC_ConfigChannel+0x4c4>)
 8002450:	e056      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 8002452:	4b74      	ldr	r3, [pc, #464]	@ (8002624 <HAL_ADC_ConfigChannel+0x4c8>)
 8002454:	e054      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 8002456:	4b6e      	ldr	r3, [pc, #440]	@ (8002610 <HAL_ADC_ConfigChannel+0x4b4>)
 8002458:	e052      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800245a:	4b6c      	ldr	r3, [pc, #432]	@ (800260c <HAL_ADC_ConfigChannel+0x4b0>)
 800245c:	e050      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800245e:	4b72      	ldr	r3, [pc, #456]	@ (8002628 <HAL_ADC_ConfigChannel+0x4cc>)
 8002460:	e04e      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 8002462:	4b72      	ldr	r3, [pc, #456]	@ (800262c <HAL_ADC_ConfigChannel+0x4d0>)
 8002464:	e04c      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 8002466:	4b72      	ldr	r3, [pc, #456]	@ (8002630 <HAL_ADC_ConfigChannel+0x4d4>)
 8002468:	e04a      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800246a:	4b72      	ldr	r3, [pc, #456]	@ (8002634 <HAL_ADC_ConfigChannel+0x4d8>)
 800246c:	e048      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 800246e:	2301      	movs	r3, #1
 8002470:	e046      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4970      	ldr	r1, [pc, #448]	@ (8002638 <HAL_ADC_ConfigChannel+0x4dc>)
 8002478:	428b      	cmp	r3, r1
 800247a:	d140      	bne.n	80024fe <HAL_ADC_ConfigChannel+0x3a2>
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	495c      	ldr	r1, [pc, #368]	@ (80025f4 <HAL_ADC_ConfigChannel+0x498>)
 8002482:	428b      	cmp	r3, r1
 8002484:	d039      	beq.n	80024fa <HAL_ADC_ConfigChannel+0x39e>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	495b      	ldr	r1, [pc, #364]	@ (80025f8 <HAL_ADC_ConfigChannel+0x49c>)
 800248c:	428b      	cmp	r3, r1
 800248e:	d032      	beq.n	80024f6 <HAL_ADC_ConfigChannel+0x39a>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4959      	ldr	r1, [pc, #356]	@ (80025fc <HAL_ADC_ConfigChannel+0x4a0>)
 8002496:	428b      	cmp	r3, r1
 8002498:	d02b      	beq.n	80024f2 <HAL_ADC_ConfigChannel+0x396>
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	4958      	ldr	r1, [pc, #352]	@ (8002600 <HAL_ADC_ConfigChannel+0x4a4>)
 80024a0:	428b      	cmp	r3, r1
 80024a2:	d024      	beq.n	80024ee <HAL_ADC_ConfigChannel+0x392>
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4956      	ldr	r1, [pc, #344]	@ (8002604 <HAL_ADC_ConfigChannel+0x4a8>)
 80024aa:	428b      	cmp	r3, r1
 80024ac:	d01d      	beq.n	80024ea <HAL_ADC_ConfigChannel+0x38e>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4955      	ldr	r1, [pc, #340]	@ (8002608 <HAL_ADC_ConfigChannel+0x4ac>)
 80024b4:	428b      	cmp	r3, r1
 80024b6:	d016      	beq.n	80024e6 <HAL_ADC_ConfigChannel+0x38a>
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4953      	ldr	r1, [pc, #332]	@ (800260c <HAL_ADC_ConfigChannel+0x4b0>)
 80024be:	428b      	cmp	r3, r1
 80024c0:	d00f      	beq.n	80024e2 <HAL_ADC_ConfigChannel+0x386>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4952      	ldr	r1, [pc, #328]	@ (8002610 <HAL_ADC_ConfigChannel+0x4b4>)
 80024c8:	428b      	cmp	r3, r1
 80024ca:	d008      	beq.n	80024de <HAL_ADC_ConfigChannel+0x382>
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4951      	ldr	r1, [pc, #324]	@ (8002618 <HAL_ADC_ConfigChannel+0x4bc>)
 80024d2:	428b      	cmp	r3, r1
 80024d4:	d101      	bne.n	80024da <HAL_ADC_ConfigChannel+0x37e>
 80024d6:	4b51      	ldr	r3, [pc, #324]	@ (800261c <HAL_ADC_ConfigChannel+0x4c0>)
 80024d8:	e012      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024da:	2300      	movs	r3, #0
 80024dc:	e010      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024de:	4b51      	ldr	r3, [pc, #324]	@ (8002624 <HAL_ADC_ConfigChannel+0x4c8>)
 80024e0:	e00e      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024e2:	4b4b      	ldr	r3, [pc, #300]	@ (8002610 <HAL_ADC_ConfigChannel+0x4b4>)
 80024e4:	e00c      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024e6:	4b49      	ldr	r3, [pc, #292]	@ (800260c <HAL_ADC_ConfigChannel+0x4b0>)
 80024e8:	e00a      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002628 <HAL_ADC_ConfigChannel+0x4cc>)
 80024ec:	e008      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024ee:	4b4f      	ldr	r3, [pc, #316]	@ (800262c <HAL_ADC_ConfigChannel+0x4d0>)
 80024f0:	e006      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024f2:	4b4f      	ldr	r3, [pc, #316]	@ (8002630 <HAL_ADC_ConfigChannel+0x4d4>)
 80024f4:	e004      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024f6:	4b4f      	ldr	r3, [pc, #316]	@ (8002634 <HAL_ADC_ConfigChannel+0x4d8>)
 80024f8:	e002      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024fa:	2301      	movs	r3, #1
 80024fc:	e000      	b.n	8002500 <HAL_ADC_ConfigChannel+0x3a4>
 80024fe:	2300      	movs	r3, #0
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f7ff f8b4 	bl	8001670 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2b00      	cmp	r3, #0
 800250e:	f280 80fc 	bge.w	800270a <HAL_ADC_ConfigChannel+0x5ae>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4a36      	ldr	r2, [pc, #216]	@ (80025f0 <HAL_ADC_ConfigChannel+0x494>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d004      	beq.n	8002526 <HAL_ADC_ConfigChannel+0x3ca>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a45      	ldr	r2, [pc, #276]	@ (8002638 <HAL_ADC_ConfigChannel+0x4dc>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d101      	bne.n	800252a <HAL_ADC_ConfigChannel+0x3ce>
 8002526:	4b45      	ldr	r3, [pc, #276]	@ (800263c <HAL_ADC_ConfigChannel+0x4e0>)
 8002528:	e000      	b.n	800252c <HAL_ADC_ConfigChannel+0x3d0>
 800252a:	4b45      	ldr	r3, [pc, #276]	@ (8002640 <HAL_ADC_ConfigChannel+0x4e4>)
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff f891 	bl	8001654 <LL_ADC_GetCommonPathInternalCh>
 8002532:	61f8      	str	r0, [r7, #28]

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a2d      	ldr	r2, [pc, #180]	@ (80025f0 <HAL_ADC_ConfigChannel+0x494>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d004      	beq.n	8002548 <HAL_ADC_ConfigChannel+0x3ec>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a3d      	ldr	r2, [pc, #244]	@ (8002638 <HAL_ADC_ConfigChannel+0x4dc>)
 8002544:	4293      	cmp	r3, r2
 8002546:	d10e      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x40a>
 8002548:	4829      	ldr	r0, [pc, #164]	@ (80025f0 <HAL_ADC_ConfigChannel+0x494>)
 800254a:	f7ff fa39 	bl	80019c0 <LL_ADC_IsEnabled>
 800254e:	4604      	mov	r4, r0
 8002550:	4839      	ldr	r0, [pc, #228]	@ (8002638 <HAL_ADC_ConfigChannel+0x4dc>)
 8002552:	f7ff fa35 	bl	80019c0 <LL_ADC_IsEnabled>
 8002556:	4603      	mov	r3, r0
 8002558:	4323      	orrs	r3, r4
 800255a:	2b00      	cmp	r3, #0
 800255c:	bf0c      	ite	eq
 800255e:	2301      	moveq	r3, #1
 8002560:	2300      	movne	r3, #0
 8002562:	b2db      	uxtb	r3, r3
 8002564:	e008      	b.n	8002578 <HAL_ADC_ConfigChannel+0x41c>
 8002566:	4837      	ldr	r0, [pc, #220]	@ (8002644 <HAL_ADC_ConfigChannel+0x4e8>)
 8002568:	f7ff fa2a 	bl	80019c0 <LL_ADC_IsEnabled>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	bf0c      	ite	eq
 8002572:	2301      	moveq	r3, #1
 8002574:	2300      	movne	r3, #0
 8002576:	b2db      	uxtb	r3, r3
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80b3 	beq.w	80026e4 <HAL_ADC_ConfigChannel+0x588>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4a31      	ldr	r2, [pc, #196]	@ (8002648 <HAL_ADC_ConfigChannel+0x4ec>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d165      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x4f8>
 8002588:	69fb      	ldr	r3, [r7, #28]
 800258a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800258e:	2b00      	cmp	r3, #0
 8002590:	d160      	bne.n	8002654 <HAL_ADC_ConfigChannel+0x4f8>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a2b      	ldr	r2, [pc, #172]	@ (8002644 <HAL_ADC_ConfigChannel+0x4e8>)
 8002598:	4293      	cmp	r3, r2
 800259a:	f040 80b6 	bne.w	800270a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a13      	ldr	r2, [pc, #76]	@ (80025f0 <HAL_ADC_ConfigChannel+0x494>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d004      	beq.n	80025b2 <HAL_ADC_ConfigChannel+0x456>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a22      	ldr	r2, [pc, #136]	@ (8002638 <HAL_ADC_ConfigChannel+0x4dc>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d101      	bne.n	80025b6 <HAL_ADC_ConfigChannel+0x45a>
 80025b2:	4a22      	ldr	r2, [pc, #136]	@ (800263c <HAL_ADC_ConfigChannel+0x4e0>)
 80025b4:	e000      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x45c>
 80025b6:	4a22      	ldr	r2, [pc, #136]	@ (8002640 <HAL_ADC_ConfigChannel+0x4e4>)
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80025be:	4619      	mov	r1, r3
 80025c0:	4610      	mov	r0, r2
 80025c2:	f7ff f834 	bl	800162e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025c6:	4b21      	ldr	r3, [pc, #132]	@ (800264c <HAL_ADC_ConfigChannel+0x4f0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	099b      	lsrs	r3, r3, #6
 80025cc:	4a20      	ldr	r2, [pc, #128]	@ (8002650 <HAL_ADC_ConfigChannel+0x4f4>)
 80025ce:	fba2 2303 	umull	r2, r3, r2, r3
 80025d2:	099b      	lsrs	r3, r3, #6
 80025d4:	3301      	adds	r3, #1
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80025da:	e002      	b.n	80025e2 <HAL_ADC_ConfigChannel+0x486>
              {
                wait_loop_index--;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3b01      	subs	r3, #1
 80025e0:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d1f9      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x480>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80025e8:	e08f      	b.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
 80025ea:	bf00      	nop
 80025ec:	47ff0000 	.word	0x47ff0000
 80025f0:	40022000 	.word	0x40022000
 80025f4:	04300002 	.word	0x04300002
 80025f8:	08600004 	.word	0x08600004
 80025fc:	0c900008 	.word	0x0c900008
 8002600:	10c00010 	.word	0x10c00010
 8002604:	14f00020 	.word	0x14f00020
 8002608:	2a000400 	.word	0x2a000400
 800260c:	2e300800 	.word	0x2e300800
 8002610:	32601000 	.word	0x32601000
 8002614:	43210000 	.word	0x43210000
 8002618:	4b840000 	.word	0x4b840000
 800261c:	4fb80000 	.word	0x4fb80000
 8002620:	47520000 	.word	0x47520000
 8002624:	36902000 	.word	0x36902000
 8002628:	25b00200 	.word	0x25b00200
 800262c:	21800100 	.word	0x21800100
 8002630:	1d500080 	.word	0x1d500080
 8002634:	19200040 	.word	0x19200040
 8002638:	40022100 	.word	0x40022100
 800263c:	40022300 	.word	0x40022300
 8002640:	58026300 	.word	0x58026300
 8002644:	58026000 	.word	0x58026000
 8002648:	cb840000 	.word	0xcb840000
 800264c:	24000004 	.word	0x24000004
 8002650:	053e2d63 	.word	0x053e2d63
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4a31      	ldr	r2, [pc, #196]	@ (8002720 <HAL_ADC_ConfigChannel+0x5c4>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d11e      	bne.n	800269c <HAL_ADC_ConfigChannel+0x540>
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d119      	bne.n	800269c <HAL_ADC_ConfigChannel+0x540>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a2d      	ldr	r2, [pc, #180]	@ (8002724 <HAL_ADC_ConfigChannel+0x5c8>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d14b      	bne.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a2c      	ldr	r2, [pc, #176]	@ (8002728 <HAL_ADC_ConfigChannel+0x5cc>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d004      	beq.n	8002686 <HAL_ADC_ConfigChannel+0x52a>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a2a      	ldr	r2, [pc, #168]	@ (800272c <HAL_ADC_ConfigChannel+0x5d0>)
 8002682:	4293      	cmp	r3, r2
 8002684:	d101      	bne.n	800268a <HAL_ADC_ConfigChannel+0x52e>
 8002686:	4a2a      	ldr	r2, [pc, #168]	@ (8002730 <HAL_ADC_ConfigChannel+0x5d4>)
 8002688:	e000      	b.n	800268c <HAL_ADC_ConfigChannel+0x530>
 800268a:	4a2a      	ldr	r2, [pc, #168]	@ (8002734 <HAL_ADC_ConfigChannel+0x5d8>)
 800268c:	69fb      	ldr	r3, [r7, #28]
 800268e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002692:	4619      	mov	r1, r3
 8002694:	4610      	mov	r0, r2
 8002696:	f7fe ffca 	bl	800162e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800269a:	e036      	b.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a25      	ldr	r2, [pc, #148]	@ (8002738 <HAL_ADC_ConfigChannel+0x5dc>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d131      	bne.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d12c      	bne.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002724 <HAL_ADC_ConfigChannel+0x5c8>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d127      	bne.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a1a      	ldr	r2, [pc, #104]	@ (8002728 <HAL_ADC_ConfigChannel+0x5cc>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d004      	beq.n	80026ce <HAL_ADC_ConfigChannel+0x572>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a18      	ldr	r2, [pc, #96]	@ (800272c <HAL_ADC_ConfigChannel+0x5d0>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d101      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x576>
 80026ce:	4a18      	ldr	r2, [pc, #96]	@ (8002730 <HAL_ADC_ConfigChannel+0x5d4>)
 80026d0:	e000      	b.n	80026d4 <HAL_ADC_ConfigChannel+0x578>
 80026d2:	4a18      	ldr	r2, [pc, #96]	@ (8002734 <HAL_ADC_ConfigChannel+0x5d8>)
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026da:	4619      	mov	r1, r3
 80026dc:	4610      	mov	r0, r2
 80026de:	f7fe ffa6 	bl	800162e <LL_ADC_SetCommonPathInternalCh>
 80026e2:	e012      	b.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e8:	f043 0220 	orr.w	r2, r3, #32
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80026f0:	2301      	movs	r3, #1
 80026f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80026f6:	e008      	b.n	800270a <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026fc:	f043 0220 	orr.w	r2, r3, #32
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002712:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002716:	4618      	mov	r0, r3
 8002718:	3734      	adds	r7, #52	@ 0x34
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}
 800271e:	bf00      	nop
 8002720:	c7520000 	.word	0xc7520000
 8002724:	58026000 	.word	0x58026000
 8002728:	40022000 	.word	0x40022000
 800272c:	40022100 	.word	0x40022100
 8002730:	40022300 	.word	0x40022300
 8002734:	58026300 	.word	0x58026300
 8002738:	cfb80000 	.word	0xcfb80000

0800273c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff f939 	bl	80019c0 <LL_ADC_IsEnabled>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d16e      	bne.n	8002832 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	4b38      	ldr	r3, [pc, #224]	@ (800283c <ADC_Enable+0x100>)
 800275c:	4013      	ands	r3, r2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d00d      	beq.n	800277e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002766:	f043 0210 	orr.w	r2, r3, #16
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002772:	f043 0201 	orr.w	r2, r3, #1
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e05a      	b.n	8002834 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7ff f8f4 	bl	8001970 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002788:	f7fe ff02 	bl	8001590 <HAL_GetTick>
 800278c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a2b      	ldr	r2, [pc, #172]	@ (8002840 <ADC_Enable+0x104>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d004      	beq.n	80027a2 <ADC_Enable+0x66>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a29      	ldr	r2, [pc, #164]	@ (8002844 <ADC_Enable+0x108>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d101      	bne.n	80027a6 <ADC_Enable+0x6a>
 80027a2:	4b29      	ldr	r3, [pc, #164]	@ (8002848 <ADC_Enable+0x10c>)
 80027a4:	e000      	b.n	80027a8 <ADC_Enable+0x6c>
 80027a6:	4b29      	ldr	r3, [pc, #164]	@ (800284c <ADC_Enable+0x110>)
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff f877 	bl	800189c <LL_ADC_GetMultimode>
 80027ae:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a23      	ldr	r2, [pc, #140]	@ (8002844 <ADC_Enable+0x108>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d002      	beq.n	80027c0 <ADC_Enable+0x84>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	e000      	b.n	80027c2 <ADC_Enable+0x86>
 80027c0:	4b1f      	ldr	r3, [pc, #124]	@ (8002840 <ADC_Enable+0x104>)
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	6812      	ldr	r2, [r2, #0]
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d02c      	beq.n	8002824 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d130      	bne.n	8002832 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027d0:	e028      	b.n	8002824 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff f8f2 	bl	80019c0 <LL_ADC_IsEnabled>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d104      	bne.n	80027ec <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7ff f8c2 	bl	8001970 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80027ec:	f7fe fed0 	bl	8001590 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d914      	bls.n	8002824 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b01      	cmp	r3, #1
 8002806:	d00d      	beq.n	8002824 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800280c:	f043 0210 	orr.w	r2, r3, #16
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002818:	f043 0201 	orr.w	r2, r3, #1
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	659a      	str	r2, [r3, #88]	@ 0x58

            return HAL_ERROR;
 8002820:	2301      	movs	r3, #1
 8002822:	e007      	b.n	8002834 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f003 0301 	and.w	r3, r3, #1
 800282e:	2b01      	cmp	r3, #1
 8002830:	d1cf      	bne.n	80027d2 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	8000003f 	.word	0x8000003f
 8002840:	40022000 	.word	0x40022000
 8002844:	40022100 	.word	0x40022100
 8002848:	40022300 	.word	0x40022300
 800284c:	58026300 	.word	0x58026300

08002850 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4618      	mov	r0, r3
 800285e:	f7ff f8c2 	bl	80019e6 <LL_ADC_IsDisableOngoing>
 8002862:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff f8a9 	bl	80019c0 <LL_ADC_IsEnabled>
 800286e:	4603      	mov	r3, r0
 8002870:	2b00      	cmp	r3, #0
 8002872:	d047      	beq.n	8002904 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d144      	bne.n	8002904 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	f003 030d 	and.w	r3, r3, #13
 8002884:	2b01      	cmp	r3, #1
 8002886:	d10c      	bne.n	80028a2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4618      	mov	r0, r3
 800288e:	f7ff f883 	bl	8001998 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2203      	movs	r2, #3
 8002898:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800289a:	f7fe fe79 	bl	8001590 <HAL_GetTick>
 800289e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028a0:	e029      	b.n	80028f6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028a6:	f043 0210 	orr.w	r2, r3, #16
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028b2:	f043 0201 	orr.w	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e023      	b.n	8002906 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028be:	f7fe fe67 	bl	8001590 <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	2b02      	cmp	r3, #2
 80028ca:	d914      	bls.n	80028f6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00d      	beq.n	80028f6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028de:	f043 0210 	orr.w	r2, r3, #16
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ea:	f043 0201 	orr.w	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e007      	b.n	8002906 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	f003 0301 	and.w	r3, r3, #1
 8002900:	2b00      	cmp	r3, #0
 8002902:	d1dc      	bne.n	80028be <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
	...

08002910 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b084      	sub	sp, #16
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a7a      	ldr	r2, [pc, #488]	@ (8002b08 <ADC_ConfigureBoostMode+0x1f8>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d004      	beq.n	800292c <ADC_ConfigureBoostMode+0x1c>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a79      	ldr	r2, [pc, #484]	@ (8002b0c <ADC_ConfigureBoostMode+0x1fc>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d109      	bne.n	8002940 <ADC_ConfigureBoostMode+0x30>
 800292c:	4b78      	ldr	r3, [pc, #480]	@ (8002b10 <ADC_ConfigureBoostMode+0x200>)
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	e008      	b.n	8002952 <ADC_ConfigureBoostMode+0x42>
 8002940:	4b74      	ldr	r3, [pc, #464]	@ (8002b14 <ADC_ConfigureBoostMode+0x204>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	b2db      	uxtb	r3, r3
 8002952:	2b00      	cmp	r3, #0
 8002954:	d01c      	beq.n	8002990 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8002956:	f002 fc1d 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 800295a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002964:	d010      	beq.n	8002988 <ADC_ConfigureBoostMode+0x78>
 8002966:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800296a:	d873      	bhi.n	8002a54 <ADC_ConfigureBoostMode+0x144>
 800296c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002970:	d002      	beq.n	8002978 <ADC_ConfigureBoostMode+0x68>
 8002972:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002976:	d16d      	bne.n	8002a54 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	0c1b      	lsrs	r3, r3, #16
 800297e:	68fa      	ldr	r2, [r7, #12]
 8002980:	fbb2 f3f3 	udiv	r3, r2, r3
 8002984:	60fb      	str	r3, [r7, #12]
        break;
 8002986:	e068      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	089b      	lsrs	r3, r3, #2
 800298c:	60fb      	str	r3, [r7, #12]
        break;
 800298e:	e064      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8002990:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002994:	f04f 0100 	mov.w	r1, #0
 8002998:	f003 fe62 	bl	8006660 <HAL_RCCEx_GetPeriphCLKFreq>
 800299c:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80029a6:	d051      	beq.n	8002a4c <ADC_ConfigureBoostMode+0x13c>
 80029a8:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 80029ac:	d854      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029ae:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029b2:	d047      	beq.n	8002a44 <ADC_ConfigureBoostMode+0x134>
 80029b4:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 80029b8:	d84e      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029ba:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029be:	d03d      	beq.n	8002a3c <ADC_ConfigureBoostMode+0x12c>
 80029c0:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 80029c4:	d848      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029ca:	d033      	beq.n	8002a34 <ADC_ConfigureBoostMode+0x124>
 80029cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80029d0:	d842      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029d2:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029d6:	d029      	beq.n	8002a2c <ADC_ConfigureBoostMode+0x11c>
 80029d8:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80029dc:	d83c      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029de:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029e2:	d01a      	beq.n	8002a1a <ADC_ConfigureBoostMode+0x10a>
 80029e4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80029e8:	d836      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029ea:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80029ee:	d014      	beq.n	8002a1a <ADC_ConfigureBoostMode+0x10a>
 80029f0:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80029f4:	d830      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 80029f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80029fa:	d00e      	beq.n	8002a1a <ADC_ConfigureBoostMode+0x10a>
 80029fc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a00:	d82a      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 8002a02:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a06:	d008      	beq.n	8002a1a <ADC_ConfigureBoostMode+0x10a>
 8002a08:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002a0c:	d824      	bhi.n	8002a58 <ADC_ConfigureBoostMode+0x148>
 8002a0e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002a12:	d002      	beq.n	8002a1a <ADC_ConfigureBoostMode+0x10a>
 8002a14:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002a18:	d11e      	bne.n	8002a58 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	0c9b      	lsrs	r3, r3, #18
 8002a20:	005b      	lsls	r3, r3, #1
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a28:	60fb      	str	r3, [r7, #12]
        break;
 8002a2a:	e016      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	091b      	lsrs	r3, r3, #4
 8002a30:	60fb      	str	r3, [r7, #12]
        break;
 8002a32:	e012      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	095b      	lsrs	r3, r3, #5
 8002a38:	60fb      	str	r3, [r7, #12]
        break;
 8002a3a:	e00e      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	099b      	lsrs	r3, r3, #6
 8002a40:	60fb      	str	r3, [r7, #12]
        break;
 8002a42:	e00a      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	09db      	lsrs	r3, r3, #7
 8002a48:	60fb      	str	r3, [r7, #12]
        break;
 8002a4a:	e006      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	0a1b      	lsrs	r3, r3, #8
 8002a50:	60fb      	str	r3, [r7, #12]
        break;
 8002a52:	e002      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
        break;
 8002a54:	bf00      	nop
 8002a56:	e000      	b.n	8002a5a <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8002a58:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8002a5a:	f7fe fdc9 	bl	80015f0 <HAL_GetREVID>
 8002a5e:	4603      	mov	r3, r0
 8002a60:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d815      	bhi.n	8002a94 <ADC_ConfigureBoostMode+0x184>
  {
    if (freq > 20000000UL)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	4a2b      	ldr	r2, [pc, #172]	@ (8002b18 <ADC_ConfigureBoostMode+0x208>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d908      	bls.n	8002a82 <ADC_ConfigureBoostMode+0x172>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a7e:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8002a80:	e03e      	b.n	8002b00 <ADC_ConfigureBoostMode+0x1f0>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	689a      	ldr	r2, [r3, #8]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a90:	609a      	str	r2, [r3, #8]
}
 8002a92:	e035      	b.n	8002b00 <ADC_ConfigureBoostMode+0x1f0>
    freq /= 2U; /* divider by 2 for Rev.V */
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	085b      	lsrs	r3, r3, #1
 8002a98:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4a1f      	ldr	r2, [pc, #124]	@ (8002b1c <ADC_ConfigureBoostMode+0x20c>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d808      	bhi.n	8002ab4 <ADC_ConfigureBoostMode+0x1a4>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	689a      	ldr	r2, [r3, #8]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8002ab0:	609a      	str	r2, [r3, #8]
}
 8002ab2:	e025      	b.n	8002b00 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 12500000UL)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b20 <ADC_ConfigureBoostMode+0x210>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d80a      	bhi.n	8002ad2 <ADC_ConfigureBoostMode+0x1c2>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ace:	609a      	str	r2, [r3, #8]
}
 8002ad0:	e016      	b.n	8002b00 <ADC_ConfigureBoostMode+0x1f0>
    else if (freq <= 25000000UL)
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	4a13      	ldr	r2, [pc, #76]	@ (8002b24 <ADC_ConfigureBoostMode+0x214>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d80a      	bhi.n	8002af0 <ADC_ConfigureBoostMode+0x1e0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002aec:	609a      	str	r2, [r3, #8]
}
 8002aee:	e007      	b.n	8002b00 <ADC_ConfigureBoostMode+0x1f0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	689a      	ldr	r2, [r3, #8]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8002afe:	609a      	str	r2, [r3, #8]
}
 8002b00:	bf00      	nop
 8002b02:	3710      	adds	r7, #16
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	40022000 	.word	0x40022000
 8002b0c:	40022100 	.word	0x40022100
 8002b10:	40022300 	.word	0x40022300
 8002b14:	58026300 	.word	0x58026300
 8002b18:	01312d00 	.word	0x01312d00
 8002b1c:	005f5e10 	.word	0x005f5e10
 8002b20:	00bebc20 	.word	0x00bebc20
 8002b24:	017d7840 	.word	0x017d7840

08002b28 <LL_ADC_StartCalibration>:
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b085      	sub	sp, #20
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	689a      	ldr	r2, [r3, #8]
 8002b38:	4b09      	ldr	r3, [pc, #36]	@ (8002b60 <LL_ADC_StartCalibration+0x38>)
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	f402 3180 	and.w	r1, r2, #65536	@ 0x10000
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002b48:	430a      	orrs	r2, r1
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	609a      	str	r2, [r3, #8]
}
 8002b54:	bf00      	nop
 8002b56:	3714      	adds	r7, #20
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	3ffeffc0 	.word	0x3ffeffc0

08002b64 <LL_ADC_IsCalibrationOnGoing>:
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b78:	d101      	bne.n	8002b7e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	e000      	b.n	8002b80 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002b7e:	2300      	movs	r3, #0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr

08002b8c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ba2:	2b01      	cmp	r3, #1
 8002ba4:	d101      	bne.n	8002baa <HAL_ADCEx_Calibration_Start+0x1e>
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	e04c      	b.n	8002c44 <HAL_ADCEx_Calibration_Start+0xb8>
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2201      	movs	r2, #1
 8002bae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002bb2:	68f8      	ldr	r0, [r7, #12]
 8002bb4:	f7ff fe4c 	bl	8002850 <ADC_Disable>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002bbc:	7dfb      	ldrb	r3, [r7, #23]
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d135      	bne.n	8002c2e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002bc6:	4b21      	ldr	r3, [pc, #132]	@ (8002c4c <HAL_ADCEx_Calibration_Start+0xc0>)
 8002bc8:	4013      	ands	r3, r2
 8002bca:	f043 0202 	orr.w	r2, r3, #2
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff ffa4 	bl	8002b28 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002be0:	e014      	b.n	8002c0c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002be2:	693b      	ldr	r3, [r7, #16]
 8002be4:	3301      	adds	r3, #1
 8002be6:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	4a19      	ldr	r2, [pc, #100]	@ (8002c50 <HAL_ADCEx_Calibration_Start+0xc4>)
 8002bec:	4293      	cmp	r3, r2
 8002bee:	d30d      	bcc.n	8002c0c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bf4:	f023 0312 	bic.w	r3, r3, #18
 8002bf8:	f043 0210 	orr.w	r2, r3, #16
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e01b      	b.n	8002c44 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff ffa7 	bl	8002b64 <LL_ADC_IsCalibrationOnGoing>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1e2      	bne.n	8002be2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c20:	f023 0303 	bic.w	r3, r3, #3
 8002c24:	f043 0201 	orr.w	r2, r3, #1
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c2c:	e005      	b.n	8002c3a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c32:	f043 0210 	orr.w	r2, r3, #16
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	ffffeefd 	.word	0xffffeefd
 8002c50:	25c3f800 	.word	0x25c3f800

08002c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c64:	4b0b      	ldr	r3, [pc, #44]	@ (8002c94 <__NVIC_SetPriorityGrouping+0x40>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c70:	4013      	ands	r3, r2
 8002c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002c7c:	4b06      	ldr	r3, [pc, #24]	@ (8002c98 <__NVIC_SetPriorityGrouping+0x44>)
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c82:	4a04      	ldr	r2, [pc, #16]	@ (8002c94 <__NVIC_SetPriorityGrouping+0x40>)
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	60d3      	str	r3, [r2, #12]
}
 8002c88:	bf00      	nop
 8002c8a:	3714      	adds	r7, #20
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr
 8002c94:	e000ed00 	.word	0xe000ed00
 8002c98:	05fa0000 	.word	0x05fa0000

08002c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca0:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	0a1b      	lsrs	r3, r3, #8
 8002ca6:	f003 0307 	and.w	r3, r3, #7
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	e000ed00 	.word	0xe000ed00

08002cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002cc2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	db0b      	blt.n	8002ce2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	f003 021f 	and.w	r2, r3, #31
 8002cd0:	4907      	ldr	r1, [pc, #28]	@ (8002cf0 <__NVIC_EnableIRQ+0x38>)
 8002cd2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002cd6:	095b      	lsrs	r3, r3, #5
 8002cd8:	2001      	movs	r0, #1
 8002cda:	fa00 f202 	lsl.w	r2, r0, r2
 8002cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000e100 	.word	0xe000e100

08002cf4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	6039      	str	r1, [r7, #0]
 8002cfe:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002d00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	db0a      	blt.n	8002d1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	b2da      	uxtb	r2, r3
 8002d0c:	490c      	ldr	r1, [pc, #48]	@ (8002d40 <__NVIC_SetPriority+0x4c>)
 8002d0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002d12:	0112      	lsls	r2, r2, #4
 8002d14:	b2d2      	uxtb	r2, r2
 8002d16:	440b      	add	r3, r1
 8002d18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d1c:	e00a      	b.n	8002d34 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	b2da      	uxtb	r2, r3
 8002d22:	4908      	ldr	r1, [pc, #32]	@ (8002d44 <__NVIC_SetPriority+0x50>)
 8002d24:	88fb      	ldrh	r3, [r7, #6]
 8002d26:	f003 030f 	and.w	r3, r3, #15
 8002d2a:	3b04      	subs	r3, #4
 8002d2c:	0112      	lsls	r2, r2, #4
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	440b      	add	r3, r1
 8002d32:	761a      	strb	r2, [r3, #24]
}
 8002d34:	bf00      	nop
 8002d36:	370c      	adds	r7, #12
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3e:	4770      	bx	lr
 8002d40:	e000e100 	.word	0xe000e100
 8002d44:	e000ed00 	.word	0xe000ed00

08002d48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b089      	sub	sp, #36	@ 0x24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	60f8      	str	r0, [r7, #12]
 8002d50:	60b9      	str	r1, [r7, #8]
 8002d52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	f1c3 0307 	rsb	r3, r3, #7
 8002d62:	2b04      	cmp	r3, #4
 8002d64:	bf28      	it	cs
 8002d66:	2304      	movcs	r3, #4
 8002d68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	3304      	adds	r3, #4
 8002d6e:	2b06      	cmp	r3, #6
 8002d70:	d902      	bls.n	8002d78 <NVIC_EncodePriority+0x30>
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	3b03      	subs	r3, #3
 8002d76:	e000      	b.n	8002d7a <NVIC_EncodePriority+0x32>
 8002d78:	2300      	movs	r3, #0
 8002d7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d7c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	fa02 f303 	lsl.w	r3, r2, r3
 8002d86:	43da      	mvns	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	401a      	ands	r2, r3
 8002d8c:	697b      	ldr	r3, [r7, #20]
 8002d8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d90:	f04f 31ff 	mov.w	r1, #4294967295
 8002d94:	697b      	ldr	r3, [r7, #20]
 8002d96:	fa01 f303 	lsl.w	r3, r1, r3
 8002d9a:	43d9      	mvns	r1, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002da0:	4313      	orrs	r3, r2
         );
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3724      	adds	r7, #36	@ 0x24
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr
	...

08002db0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3b01      	subs	r3, #1
 8002dbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc0:	d301      	bcc.n	8002dc6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e00f      	b.n	8002de6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002df0 <SysTick_Config+0x40>)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	3b01      	subs	r3, #1
 8002dcc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002dce:	210f      	movs	r1, #15
 8002dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8002dd4:	f7ff ff8e 	bl	8002cf4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002dd8:	4b05      	ldr	r3, [pc, #20]	@ (8002df0 <SysTick_Config+0x40>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002dde:	4b04      	ldr	r3, [pc, #16]	@ (8002df0 <SysTick_Config+0x40>)
 8002de0:	2207      	movs	r2, #7
 8002de2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002de4:	2300      	movs	r3, #0
}
 8002de6:	4618      	mov	r0, r3
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	e000e010 	.word	0xe000e010

08002df4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f7ff ff29 	bl	8002c54 <__NVIC_SetPriorityGrouping>
}
 8002e02:	bf00      	nop
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b086      	sub	sp, #24
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	4603      	mov	r3, r0
 8002e12:	60b9      	str	r1, [r7, #8]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002e18:	f7ff ff40 	bl	8002c9c <__NVIC_GetPriorityGrouping>
 8002e1c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	68b9      	ldr	r1, [r7, #8]
 8002e22:	6978      	ldr	r0, [r7, #20]
 8002e24:	f7ff ff90 	bl	8002d48 <NVIC_EncodePriority>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002e2e:	4611      	mov	r1, r2
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff ff5f 	bl	8002cf4 <__NVIC_SetPriority>
}
 8002e36:	bf00      	nop
 8002e38:	3718      	adds	r7, #24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}

08002e3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e3e:	b580      	push	{r7, lr}
 8002e40:	b082      	sub	sp, #8
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	4603      	mov	r3, r0
 8002e46:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e48:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff ff33 	bl	8002cb8 <__NVIC_EnableIRQ>
}
 8002e52:	bf00      	nop
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	f7ff ffa4 	bl	8002db0 <SysTick_Config>
 8002e68:	4603      	mov	r3, r0
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	3708      	adds	r7, #8
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bd80      	pop	{r7, pc}
	...

08002e74 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002e78:	f3bf 8f5f 	dmb	sy
}
 8002e7c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8002e7e:	4b07      	ldr	r3, [pc, #28]	@ (8002e9c <HAL_MPU_Disable+0x28>)
 8002e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e82:	4a06      	ldr	r2, [pc, #24]	@ (8002e9c <HAL_MPU_Disable+0x28>)
 8002e84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e88:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8002e8a:	4b05      	ldr	r3, [pc, #20]	@ (8002ea0 <HAL_MPU_Disable+0x2c>)
 8002e8c:	2200      	movs	r2, #0
 8002e8e:	605a      	str	r2, [r3, #4]
}
 8002e90:	bf00      	nop
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	e000ed00 	.word	0xe000ed00
 8002ea0:	e000ed90 	.word	0xe000ed90

08002ea4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8002eac:	4a0b      	ldr	r2, [pc, #44]	@ (8002edc <HAL_MPU_Enable+0x38>)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	f043 0301 	orr.w	r3, r3, #1
 8002eb4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8002eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee0 <HAL_MPU_Enable+0x3c>)
 8002eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eba:	4a09      	ldr	r2, [pc, #36]	@ (8002ee0 <HAL_MPU_Enable+0x3c>)
 8002ebc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ec0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8002ec2:	f3bf 8f4f 	dsb	sy
}
 8002ec6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002ec8:	f3bf 8f6f 	isb	sy
}
 8002ecc:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000ed90 	.word	0xe000ed90
 8002ee0:	e000ed00 	.word	0xe000ed00

08002ee4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	785a      	ldrb	r2, [r3, #1]
 8002ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f60 <HAL_MPU_ConfigRegion+0x7c>)
 8002ef2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8002ef4:	4b1a      	ldr	r3, [pc, #104]	@ (8002f60 <HAL_MPU_ConfigRegion+0x7c>)
 8002ef6:	691b      	ldr	r3, [r3, #16]
 8002ef8:	4a19      	ldr	r2, [pc, #100]	@ (8002f60 <HAL_MPU_ConfigRegion+0x7c>)
 8002efa:	f023 0301 	bic.w	r3, r3, #1
 8002efe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002f00:	4a17      	ldr	r2, [pc, #92]	@ (8002f60 <HAL_MPU_ConfigRegion+0x7c>)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	7b1b      	ldrb	r3, [r3, #12]
 8002f0c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	7adb      	ldrb	r3, [r3, #11]
 8002f12:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f14:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	7a9b      	ldrb	r3, [r3, #10]
 8002f1a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8002f1c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	7b5b      	ldrb	r3, [r3, #13]
 8002f22:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002f24:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	7b9b      	ldrb	r3, [r3, #14]
 8002f2a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8002f2c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	7bdb      	ldrb	r3, [r3, #15]
 8002f32:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002f34:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	7a5b      	ldrb	r3, [r3, #9]
 8002f3a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8002f3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	7a1b      	ldrb	r3, [r3, #8]
 8002f42:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002f44:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	7812      	ldrb	r2, [r2, #0]
 8002f4a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f4c:	4a04      	ldr	r2, [pc, #16]	@ (8002f60 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8002f4e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002f50:	6113      	str	r3, [r2, #16]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	e000ed90 	.word	0xe000ed90

08002f64 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e014      	b.n	8002fa0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	791b      	ldrb	r3, [r3, #4]
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d105      	bne.n	8002f8c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2200      	movs	r2, #0
 8002f84:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7fd fe3e 	bl	8000c08 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2202      	movs	r2, #2
 8002f90:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002f9e:	2300      	movs	r3, #0
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e046      	b.n	800304a <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	795b      	ldrb	r3, [r3, #5]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d101      	bne.n	8002fc8 <HAL_DAC_Start+0x20>
 8002fc4:	2302      	movs	r3, #2
 8002fc6:	e040      	b.n	800304a <HAL_DAC_Start+0xa2>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2202      	movs	r2, #2
 8002fd2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	6819      	ldr	r1, [r3, #0]
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	f003 0310 	and.w	r3, r3, #16
 8002fe0:	2201      	movs	r2, #1
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	430a      	orrs	r2, r1
 8002fea:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d10f      	bne.n	8003012 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d11d      	bne.n	800303c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	685a      	ldr	r2, [r3, #4]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f042 0201 	orr.w	r2, r2, #1
 800300e:	605a      	str	r2, [r3, #4]
 8003010:	e014      	b.n	800303c <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	f003 0310 	and.w	r3, r3, #16
 8003022:	2102      	movs	r1, #2
 8003024:	fa01 f303 	lsl.w	r3, r1, r3
 8003028:	429a      	cmp	r2, r3
 800302a:	d107      	bne.n	800303c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	685a      	ldr	r2, [r3, #4]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	f042 0202 	orr.w	r2, r2, #2
 800303a:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003056:	b480      	push	{r7}
 8003058:	b087      	sub	sp, #28
 800305a:	af00      	add	r7, sp, #0
 800305c:	60f8      	str	r0, [r7, #12]
 800305e:	60b9      	str	r1, [r7, #8]
 8003060:	607a      	str	r2, [r7, #4]
 8003062:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d101      	bne.n	8003072 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e015      	b.n	800309e <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d105      	bne.n	800308a <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 800307e:	697a      	ldr	r2, [r7, #20]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4413      	add	r3, r2
 8003084:	3308      	adds	r3, #8
 8003086:	617b      	str	r3, [r7, #20]
 8003088:	e004      	b.n	8003094 <HAL_DAC_SetValue+0x3e>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800308a:	697a      	ldr	r2, [r7, #20]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	4413      	add	r3, r2
 8003090:	3314      	adds	r3, #20
 8003092:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	461a      	mov	r2, r3
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800309c:	2300      	movs	r3, #0
}
 800309e:	4618      	mov	r0, r3
 80030a0:	371c      	adds	r7, #28
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
	...

080030ac <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b08a      	sub	sp, #40	@ 0x28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tmpreg2;
  uint32_t tickstart;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d002      	beq.n	80030ca <HAL_DAC_ConfigChannel+0x1e>
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d101      	bne.n	80030ce <HAL_DAC_ConfigChannel+0x22>
  {
    return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e12d      	b.n	800332a <HAL_DAC_ConfigChannel+0x27e>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	2b04      	cmp	r3, #4
    }
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	795b      	ldrb	r3, [r3, #5]
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_DAC_ConfigChannel+0x34>
 80030dc:	2302      	movs	r3, #2
 80030de:	e124      	b.n	800332a <HAL_DAC_ConfigChannel+0x27e>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2201      	movs	r2, #1
 80030e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2202      	movs	r2, #2
 80030ea:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	2b04      	cmp	r3, #4
 80030f2:	d17a      	bne.n	80031ea <HAL_DAC_ConfigChannel+0x13e>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80030f4:	f7fe fa4c 	bl	8001590 <HAL_GetTick>
 80030f8:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d13d      	bne.n	800317c <HAL_DAC_ConfigChannel+0xd0>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003100:	e018      	b.n	8003134 <HAL_DAC_ConfigChannel+0x88>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003102:	f7fe fa45 	bl	8001590 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	69fb      	ldr	r3, [r7, #28]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	2b01      	cmp	r3, #1
 800310e:	d911      	bls.n	8003134 <HAL_DAC_ConfigChannel+0x88>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003116:	4b87      	ldr	r3, [pc, #540]	@ (8003334 <HAL_DAC_ConfigChannel+0x288>)
 8003118:	4013      	ands	r3, r2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00a      	beq.n	8003134 <HAL_DAC_ConfigChannel+0x88>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	f043 0208 	orr.w	r2, r3, #8
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2203      	movs	r2, #3
 800312e:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e0fa      	b.n	800332a <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800313a:	4b7e      	ldr	r3, [pc, #504]	@ (8003334 <HAL_DAC_ConfigChannel+0x288>)
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1df      	bne.n	8003102 <HAL_DAC_ConfigChannel+0x56>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68ba      	ldr	r2, [r7, #8]
 8003148:	6992      	ldr	r2, [r2, #24]
 800314a:	641a      	str	r2, [r3, #64]	@ 0x40
 800314c:	e020      	b.n	8003190 <HAL_DAC_ConfigChannel+0xe4>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800314e:	f7fe fa1f 	bl	8001590 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	d90f      	bls.n	800317c <HAL_DAC_ConfigChannel+0xd0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003162:	2b00      	cmp	r3, #0
 8003164:	da0a      	bge.n	800317c <HAL_DAC_ConfigChannel+0xd0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	691b      	ldr	r3, [r3, #16]
 800316a:	f043 0208 	orr.w	r2, r3, #8
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2203      	movs	r2, #3
 8003176:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8003178:	2303      	movs	r3, #3
 800317a:	e0d6      	b.n	800332a <HAL_DAC_ConfigChannel+0x27e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003182:	2b00      	cmp	r3, #0
 8003184:	dbe3      	blt.n	800314e <HAL_DAC_ConfigChannel+0xa2>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	68ba      	ldr	r2, [r7, #8]
 800318c:	6992      	ldr	r2, [r2, #24]
 800318e:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f003 0310 	and.w	r3, r3, #16
 800319c:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80031a0:	fa01 f303 	lsl.w	r3, r1, r3
 80031a4:	43db      	mvns	r3, r3
 80031a6:	ea02 0103 	and.w	r1, r2, r3
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	69da      	ldr	r2, [r3, #28]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	409a      	lsls	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	f003 0310 	and.w	r3, r3, #16
 80031ca:	21ff      	movs	r1, #255	@ 0xff
 80031cc:	fa01 f303 	lsl.w	r3, r1, r3
 80031d0:	43db      	mvns	r3, r3
 80031d2:	ea02 0103 	and.w	r1, r2, r3
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	6a1a      	ldr	r2, [r3, #32]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f003 0310 	and.w	r3, r3, #16
 80031e0:	409a      	lsls	r2, r3
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	430a      	orrs	r2, r1
 80031e8:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	691b      	ldr	r3, [r3, #16]
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d11d      	bne.n	800322e <HAL_DAC_ConfigChannel+0x182>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031f8:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f003 0310 	and.w	r3, r3, #16
 8003200:	221f      	movs	r2, #31
 8003202:	fa02 f303 	lsl.w	r3, r2, r3
 8003206:	43db      	mvns	r3, r3
 8003208:	69ba      	ldr	r2, [r7, #24]
 800320a:	4013      	ands	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f003 0310 	and.w	r3, r3, #16
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	69ba      	ldr	r2, [r7, #24]
 8003222:	4313      	orrs	r3, r2
 8003224:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	69ba      	ldr	r2, [r7, #24]
 800322c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003234:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f003 0310 	and.w	r3, r3, #16
 800323c:	2207      	movs	r2, #7
 800323e:	fa02 f303 	lsl.w	r3, r2, r3
 8003242:	43db      	mvns	r3, r3
 8003244:	69ba      	ldr	r2, [r7, #24]
 8003246:	4013      	ands	r3, r2
 8003248:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800324a:	68bb      	ldr	r3, [r7, #8]
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	2b01      	cmp	r3, #1
 8003250:	d102      	bne.n	8003258 <HAL_DAC_ConfigChannel+0x1ac>
  {
    connectOnChip = 0x00000000UL;
 8003252:	2300      	movs	r3, #0
 8003254:	627b      	str	r3, [r7, #36]	@ 0x24
 8003256:	e00f      	b.n	8003278 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	2b02      	cmp	r3, #2
 800325e:	d102      	bne.n	8003266 <HAL_DAC_ConfigChannel+0x1ba>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8003260:	2301      	movs	r3, #1
 8003262:	627b      	str	r3, [r7, #36]	@ 0x24
 8003264:	e008      	b.n	8003278 <HAL_DAC_ConfigChannel+0x1cc>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d102      	bne.n	8003274 <HAL_DAC_ConfigChannel+0x1c8>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800326e:	2301      	movs	r3, #1
 8003270:	627b      	str	r3, [r7, #36]	@ 0x24
 8003272:	e001      	b.n	8003278 <HAL_DAC_ConfigChannel+0x1cc>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003274:	2300      	movs	r3, #0
 8003276:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	4313      	orrs	r3, r2
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	4313      	orrs	r3, r2
 8003286:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f003 0310 	and.w	r3, r3, #16
 800328e:	697a      	ldr	r2, [r7, #20]
 8003290:	fa02 f303 	lsl.w	r3, r2, r3
 8003294:	69ba      	ldr	r2, [r7, #24]
 8003296:	4313      	orrs	r3, r2
 8003298:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	6819      	ldr	r1, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	f003 0310 	and.w	r3, r3, #16
 80032ae:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80032b2:	fa02 f303 	lsl.w	r3, r2, r3
 80032b6:	43da      	mvns	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	400a      	ands	r2, r1
 80032be:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f003 0310 	and.w	r3, r3, #16
 80032ce:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f003 0310 	and.w	r3, r3, #16
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	fa02 f303 	lsl.w	r3, r2, r3
 80032f0:	69ba      	ldr	r2, [r7, #24]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	69ba      	ldr	r2, [r7, #24]
 80032fc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	6819      	ldr	r1, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	f003 0310 	and.w	r3, r3, #16
 800330a:	22c0      	movs	r2, #192	@ 0xc0
 800330c:	fa02 f303 	lsl.w	r3, r2, r3
 8003310:	43da      	mvns	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	400a      	ands	r2, r1
 8003318:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2201      	movs	r2, #1
 800331e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8003326:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800332a:	4618      	mov	r0, r3
 800332c:	3728      	adds	r7, #40	@ 0x28
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	20008000 	.word	0x20008000

08003338 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8003340:	f7fe f926 	bl	8001590 <HAL_GetTick>
 8003344:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d101      	bne.n	8003350 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e2dc      	b.n	800390a <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b02      	cmp	r3, #2
 800335a:	d008      	beq.n	800336e <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2280      	movs	r2, #128	@ 0x80
 8003360:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	2200      	movs	r2, #0
 8003366:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e2cd      	b.n	800390a <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a76      	ldr	r2, [pc, #472]	@ (800354c <HAL_DMA_Abort+0x214>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d04a      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a74      	ldr	r2, [pc, #464]	@ (8003550 <HAL_DMA_Abort+0x218>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d045      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a73      	ldr	r2, [pc, #460]	@ (8003554 <HAL_DMA_Abort+0x21c>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d040      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4a71      	ldr	r2, [pc, #452]	@ (8003558 <HAL_DMA_Abort+0x220>)
 8003392:	4293      	cmp	r3, r2
 8003394:	d03b      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a70      	ldr	r2, [pc, #448]	@ (800355c <HAL_DMA_Abort+0x224>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d036      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4a6e      	ldr	r2, [pc, #440]	@ (8003560 <HAL_DMA_Abort+0x228>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d031      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a6d      	ldr	r2, [pc, #436]	@ (8003564 <HAL_DMA_Abort+0x22c>)
 80033b0:	4293      	cmp	r3, r2
 80033b2:	d02c      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a6b      	ldr	r2, [pc, #428]	@ (8003568 <HAL_DMA_Abort+0x230>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d027      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	4a6a      	ldr	r2, [pc, #424]	@ (800356c <HAL_DMA_Abort+0x234>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d022      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	4a68      	ldr	r2, [pc, #416]	@ (8003570 <HAL_DMA_Abort+0x238>)
 80033ce:	4293      	cmp	r3, r2
 80033d0:	d01d      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	4a67      	ldr	r2, [pc, #412]	@ (8003574 <HAL_DMA_Abort+0x23c>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d018      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4a65      	ldr	r2, [pc, #404]	@ (8003578 <HAL_DMA_Abort+0x240>)
 80033e2:	4293      	cmp	r3, r2
 80033e4:	d013      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4a64      	ldr	r2, [pc, #400]	@ (800357c <HAL_DMA_Abort+0x244>)
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d00e      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a62      	ldr	r2, [pc, #392]	@ (8003580 <HAL_DMA_Abort+0x248>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d009      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a61      	ldr	r2, [pc, #388]	@ (8003584 <HAL_DMA_Abort+0x24c>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d004      	beq.n	800340e <HAL_DMA_Abort+0xd6>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a5f      	ldr	r2, [pc, #380]	@ (8003588 <HAL_DMA_Abort+0x250>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d101      	bne.n	8003412 <HAL_DMA_Abort+0xda>
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <HAL_DMA_Abort+0xdc>
 8003412:	2300      	movs	r3, #0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d013      	beq.n	8003440 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681a      	ldr	r2, [r3, #0]
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f022 021e 	bic.w	r2, r2, #30
 8003426:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	695a      	ldr	r2, [r3, #20]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003436:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	617b      	str	r3, [r7, #20]
 800343e:	e00a      	b.n	8003456 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f022 020e 	bic.w	r2, r2, #14
 800344e:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a3c      	ldr	r2, [pc, #240]	@ (800354c <HAL_DMA_Abort+0x214>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d072      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a3a      	ldr	r2, [pc, #232]	@ (8003550 <HAL_DMA_Abort+0x218>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d06d      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a39      	ldr	r2, [pc, #228]	@ (8003554 <HAL_DMA_Abort+0x21c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d068      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a37      	ldr	r2, [pc, #220]	@ (8003558 <HAL_DMA_Abort+0x220>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d063      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4a36      	ldr	r2, [pc, #216]	@ (800355c <HAL_DMA_Abort+0x224>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d05e      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a34      	ldr	r2, [pc, #208]	@ (8003560 <HAL_DMA_Abort+0x228>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d059      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4a33      	ldr	r2, [pc, #204]	@ (8003564 <HAL_DMA_Abort+0x22c>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d054      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a31      	ldr	r2, [pc, #196]	@ (8003568 <HAL_DMA_Abort+0x230>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d04f      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a30      	ldr	r2, [pc, #192]	@ (800356c <HAL_DMA_Abort+0x234>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d04a      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4a2e      	ldr	r2, [pc, #184]	@ (8003570 <HAL_DMA_Abort+0x238>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d045      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a2d      	ldr	r2, [pc, #180]	@ (8003574 <HAL_DMA_Abort+0x23c>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d040      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a2b      	ldr	r2, [pc, #172]	@ (8003578 <HAL_DMA_Abort+0x240>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d03b      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a2a      	ldr	r2, [pc, #168]	@ (800357c <HAL_DMA_Abort+0x244>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d036      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a28      	ldr	r2, [pc, #160]	@ (8003580 <HAL_DMA_Abort+0x248>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d031      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a27      	ldr	r2, [pc, #156]	@ (8003584 <HAL_DMA_Abort+0x24c>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d02c      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a25      	ldr	r2, [pc, #148]	@ (8003588 <HAL_DMA_Abort+0x250>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d027      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a24      	ldr	r2, [pc, #144]	@ (800358c <HAL_DMA_Abort+0x254>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d022      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a22      	ldr	r2, [pc, #136]	@ (8003590 <HAL_DMA_Abort+0x258>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d01d      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a21      	ldr	r2, [pc, #132]	@ (8003594 <HAL_DMA_Abort+0x25c>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d018      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a1f      	ldr	r2, [pc, #124]	@ (8003598 <HAL_DMA_Abort+0x260>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d013      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a1e      	ldr	r2, [pc, #120]	@ (800359c <HAL_DMA_Abort+0x264>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00e      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a1c      	ldr	r2, [pc, #112]	@ (80035a0 <HAL_DMA_Abort+0x268>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d009      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4a1b      	ldr	r2, [pc, #108]	@ (80035a4 <HAL_DMA_Abort+0x26c>)
 8003538:	4293      	cmp	r3, r2
 800353a:	d004      	beq.n	8003546 <HAL_DMA_Abort+0x20e>
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4a19      	ldr	r2, [pc, #100]	@ (80035a8 <HAL_DMA_Abort+0x270>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d132      	bne.n	80035ac <HAL_DMA_Abort+0x274>
 8003546:	2301      	movs	r3, #1
 8003548:	e031      	b.n	80035ae <HAL_DMA_Abort+0x276>
 800354a:	bf00      	nop
 800354c:	40020010 	.word	0x40020010
 8003550:	40020028 	.word	0x40020028
 8003554:	40020040 	.word	0x40020040
 8003558:	40020058 	.word	0x40020058
 800355c:	40020070 	.word	0x40020070
 8003560:	40020088 	.word	0x40020088
 8003564:	400200a0 	.word	0x400200a0
 8003568:	400200b8 	.word	0x400200b8
 800356c:	40020410 	.word	0x40020410
 8003570:	40020428 	.word	0x40020428
 8003574:	40020440 	.word	0x40020440
 8003578:	40020458 	.word	0x40020458
 800357c:	40020470 	.word	0x40020470
 8003580:	40020488 	.word	0x40020488
 8003584:	400204a0 	.word	0x400204a0
 8003588:	400204b8 	.word	0x400204b8
 800358c:	58025408 	.word	0x58025408
 8003590:	5802541c 	.word	0x5802541c
 8003594:	58025430 	.word	0x58025430
 8003598:	58025444 	.word	0x58025444
 800359c:	58025458 	.word	0x58025458
 80035a0:	5802546c 	.word	0x5802546c
 80035a4:	58025480 	.word	0x58025480
 80035a8:	58025494 	.word	0x58025494
 80035ac:	2300      	movs	r3, #0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d007      	beq.n	80035c2 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80035c0:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a6d      	ldr	r2, [pc, #436]	@ (800377c <HAL_DMA_Abort+0x444>)
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d04a      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003780 <HAL_DMA_Abort+0x448>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d045      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a6a      	ldr	r2, [pc, #424]	@ (8003784 <HAL_DMA_Abort+0x44c>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d040      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a68      	ldr	r2, [pc, #416]	@ (8003788 <HAL_DMA_Abort+0x450>)
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d03b      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a67      	ldr	r2, [pc, #412]	@ (800378c <HAL_DMA_Abort+0x454>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d036      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a65      	ldr	r2, [pc, #404]	@ (8003790 <HAL_DMA_Abort+0x458>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d031      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a64      	ldr	r2, [pc, #400]	@ (8003794 <HAL_DMA_Abort+0x45c>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d02c      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a62      	ldr	r2, [pc, #392]	@ (8003798 <HAL_DMA_Abort+0x460>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d027      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4a61      	ldr	r2, [pc, #388]	@ (800379c <HAL_DMA_Abort+0x464>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d022      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a5f      	ldr	r2, [pc, #380]	@ (80037a0 <HAL_DMA_Abort+0x468>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d01d      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a5e      	ldr	r2, [pc, #376]	@ (80037a4 <HAL_DMA_Abort+0x46c>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d018      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a5c      	ldr	r2, [pc, #368]	@ (80037a8 <HAL_DMA_Abort+0x470>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a5b      	ldr	r2, [pc, #364]	@ (80037ac <HAL_DMA_Abort+0x474>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00e      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a59      	ldr	r2, [pc, #356]	@ (80037b0 <HAL_DMA_Abort+0x478>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d009      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a58      	ldr	r2, [pc, #352]	@ (80037b4 <HAL_DMA_Abort+0x47c>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d004      	beq.n	8003662 <HAL_DMA_Abort+0x32a>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a56      	ldr	r2, [pc, #344]	@ (80037b8 <HAL_DMA_Abort+0x480>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d108      	bne.n	8003674 <HAL_DMA_Abort+0x33c>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0201 	bic.w	r2, r2, #1
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	e007      	b.n	8003684 <HAL_DMA_Abort+0x34c>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0201 	bic.w	r2, r2, #1
 8003682:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8003684:	e013      	b.n	80036ae <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003686:	f7fd ff83 	bl	8001590 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b05      	cmp	r3, #5
 8003692:	d90c      	bls.n	80036ae <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2220      	movs	r2, #32
 8003698:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	2203      	movs	r2, #3
 800369e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	2200      	movs	r2, #0
 80036a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e12d      	b.n	800390a <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d1e5      	bne.n	8003686 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4a2f      	ldr	r2, [pc, #188]	@ (800377c <HAL_DMA_Abort+0x444>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d04a      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a2d      	ldr	r2, [pc, #180]	@ (8003780 <HAL_DMA_Abort+0x448>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d045      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4a2c      	ldr	r2, [pc, #176]	@ (8003784 <HAL_DMA_Abort+0x44c>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d040      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a2a      	ldr	r2, [pc, #168]	@ (8003788 <HAL_DMA_Abort+0x450>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d03b      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a29      	ldr	r2, [pc, #164]	@ (800378c <HAL_DMA_Abort+0x454>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d036      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	4a27      	ldr	r2, [pc, #156]	@ (8003790 <HAL_DMA_Abort+0x458>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d031      	beq.n	800375a <HAL_DMA_Abort+0x422>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4a26      	ldr	r2, [pc, #152]	@ (8003794 <HAL_DMA_Abort+0x45c>)
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d02c      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a24      	ldr	r2, [pc, #144]	@ (8003798 <HAL_DMA_Abort+0x460>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d027      	beq.n	800375a <HAL_DMA_Abort+0x422>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	4a23      	ldr	r2, [pc, #140]	@ (800379c <HAL_DMA_Abort+0x464>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d022      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a21      	ldr	r2, [pc, #132]	@ (80037a0 <HAL_DMA_Abort+0x468>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d01d      	beq.n	800375a <HAL_DMA_Abort+0x422>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a20      	ldr	r2, [pc, #128]	@ (80037a4 <HAL_DMA_Abort+0x46c>)
 8003724:	4293      	cmp	r3, r2
 8003726:	d018      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a1e      	ldr	r2, [pc, #120]	@ (80037a8 <HAL_DMA_Abort+0x470>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d013      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4a1d      	ldr	r2, [pc, #116]	@ (80037ac <HAL_DMA_Abort+0x474>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d00e      	beq.n	800375a <HAL_DMA_Abort+0x422>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a1b      	ldr	r2, [pc, #108]	@ (80037b0 <HAL_DMA_Abort+0x478>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d009      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a1a      	ldr	r2, [pc, #104]	@ (80037b4 <HAL_DMA_Abort+0x47c>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d004      	beq.n	800375a <HAL_DMA_Abort+0x422>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a18      	ldr	r2, [pc, #96]	@ (80037b8 <HAL_DMA_Abort+0x480>)
 8003756:	4293      	cmp	r3, r2
 8003758:	d101      	bne.n	800375e <HAL_DMA_Abort+0x426>
 800375a:	2301      	movs	r3, #1
 800375c:	e000      	b.n	8003760 <HAL_DMA_Abort+0x428>
 800375e:	2300      	movs	r3, #0
 8003760:	2b00      	cmp	r3, #0
 8003762:	d02b      	beq.n	80037bc <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003768:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800376e:	f003 031f 	and.w	r3, r3, #31
 8003772:	223f      	movs	r2, #63	@ 0x3f
 8003774:	409a      	lsls	r2, r3
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	609a      	str	r2, [r3, #8]
 800377a:	e02a      	b.n	80037d2 <HAL_DMA_Abort+0x49a>
 800377c:	40020010 	.word	0x40020010
 8003780:	40020028 	.word	0x40020028
 8003784:	40020040 	.word	0x40020040
 8003788:	40020058 	.word	0x40020058
 800378c:	40020070 	.word	0x40020070
 8003790:	40020088 	.word	0x40020088
 8003794:	400200a0 	.word	0x400200a0
 8003798:	400200b8 	.word	0x400200b8
 800379c:	40020410 	.word	0x40020410
 80037a0:	40020428 	.word	0x40020428
 80037a4:	40020440 	.word	0x40020440
 80037a8:	40020458 	.word	0x40020458
 80037ac:	40020470 	.word	0x40020470
 80037b0:	40020488 	.word	0x40020488
 80037b4:	400204a0 	.word	0x400204a0
 80037b8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c0:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c6:	f003 031f 	and.w	r3, r3, #31
 80037ca:	2201      	movs	r2, #1
 80037cc:	409a      	lsls	r2, r3
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a4f      	ldr	r2, [pc, #316]	@ (8003914 <HAL_DMA_Abort+0x5dc>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d072      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a4d      	ldr	r2, [pc, #308]	@ (8003918 <HAL_DMA_Abort+0x5e0>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d06d      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a4c      	ldr	r2, [pc, #304]	@ (800391c <HAL_DMA_Abort+0x5e4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d068      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a4a      	ldr	r2, [pc, #296]	@ (8003920 <HAL_DMA_Abort+0x5e8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d063      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a49      	ldr	r2, [pc, #292]	@ (8003924 <HAL_DMA_Abort+0x5ec>)
 8003800:	4293      	cmp	r3, r2
 8003802:	d05e      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4a47      	ldr	r2, [pc, #284]	@ (8003928 <HAL_DMA_Abort+0x5f0>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d059      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	4a46      	ldr	r2, [pc, #280]	@ (800392c <HAL_DMA_Abort+0x5f4>)
 8003814:	4293      	cmp	r3, r2
 8003816:	d054      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a44      	ldr	r2, [pc, #272]	@ (8003930 <HAL_DMA_Abort+0x5f8>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d04f      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a43      	ldr	r2, [pc, #268]	@ (8003934 <HAL_DMA_Abort+0x5fc>)
 8003828:	4293      	cmp	r3, r2
 800382a:	d04a      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4a41      	ldr	r2, [pc, #260]	@ (8003938 <HAL_DMA_Abort+0x600>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d045      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	4a40      	ldr	r2, [pc, #256]	@ (800393c <HAL_DMA_Abort+0x604>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d040      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a3e      	ldr	r2, [pc, #248]	@ (8003940 <HAL_DMA_Abort+0x608>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d03b      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4a3d      	ldr	r2, [pc, #244]	@ (8003944 <HAL_DMA_Abort+0x60c>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d036      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a3b      	ldr	r2, [pc, #236]	@ (8003948 <HAL_DMA_Abort+0x610>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d031      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	4a3a      	ldr	r2, [pc, #232]	@ (800394c <HAL_DMA_Abort+0x614>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d02c      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a38      	ldr	r2, [pc, #224]	@ (8003950 <HAL_DMA_Abort+0x618>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d027      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	4a37      	ldr	r2, [pc, #220]	@ (8003954 <HAL_DMA_Abort+0x61c>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d022      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a35      	ldr	r2, [pc, #212]	@ (8003958 <HAL_DMA_Abort+0x620>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d01d      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a34      	ldr	r2, [pc, #208]	@ (800395c <HAL_DMA_Abort+0x624>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d018      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a32      	ldr	r2, [pc, #200]	@ (8003960 <HAL_DMA_Abort+0x628>)
 8003896:	4293      	cmp	r3, r2
 8003898:	d013      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a31      	ldr	r2, [pc, #196]	@ (8003964 <HAL_DMA_Abort+0x62c>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d00e      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	4a2f      	ldr	r2, [pc, #188]	@ (8003968 <HAL_DMA_Abort+0x630>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d009      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	4a2e      	ldr	r2, [pc, #184]	@ (800396c <HAL_DMA_Abort+0x634>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d004      	beq.n	80038c2 <HAL_DMA_Abort+0x58a>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003970 <HAL_DMA_Abort+0x638>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d101      	bne.n	80038c6 <HAL_DMA_Abort+0x58e>
 80038c2:	2301      	movs	r3, #1
 80038c4:	e000      	b.n	80038c8 <HAL_DMA_Abort+0x590>
 80038c6:	2300      	movs	r3, #0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d015      	beq.n	80038f8 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80038d4:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d00c      	beq.n	80038f8 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80038e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80038ec:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80038f6:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2200      	movs	r2, #0
 8003904:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	3718      	adds	r7, #24
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	40020010 	.word	0x40020010
 8003918:	40020028 	.word	0x40020028
 800391c:	40020040 	.word	0x40020040
 8003920:	40020058 	.word	0x40020058
 8003924:	40020070 	.word	0x40020070
 8003928:	40020088 	.word	0x40020088
 800392c:	400200a0 	.word	0x400200a0
 8003930:	400200b8 	.word	0x400200b8
 8003934:	40020410 	.word	0x40020410
 8003938:	40020428 	.word	0x40020428
 800393c:	40020440 	.word	0x40020440
 8003940:	40020458 	.word	0x40020458
 8003944:	40020470 	.word	0x40020470
 8003948:	40020488 	.word	0x40020488
 800394c:	400204a0 	.word	0x400204a0
 8003950:	400204b8 	.word	0x400204b8
 8003954:	58025408 	.word	0x58025408
 8003958:	5802541c 	.word	0x5802541c
 800395c:	58025430 	.word	0x58025430
 8003960:	58025444 	.word	0x58025444
 8003964:	58025458 	.word	0x58025458
 8003968:	5802546c 	.word	0x5802546c
 800396c:	58025480 	.word	0x58025480
 8003970:	58025494 	.word	0x58025494

08003974 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d101      	bne.n	8003986 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	e237      	b.n	8003df6 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d004      	beq.n	800399c <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2280      	movs	r2, #128	@ 0x80
 8003996:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e22c      	b.n	8003df6 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a5c      	ldr	r2, [pc, #368]	@ (8003b14 <HAL_DMA_Abort_IT+0x1a0>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d04a      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a5b      	ldr	r2, [pc, #364]	@ (8003b18 <HAL_DMA_Abort_IT+0x1a4>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d045      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a59      	ldr	r2, [pc, #356]	@ (8003b1c <HAL_DMA_Abort_IT+0x1a8>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d040      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a58      	ldr	r2, [pc, #352]	@ (8003b20 <HAL_DMA_Abort_IT+0x1ac>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d03b      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a56      	ldr	r2, [pc, #344]	@ (8003b24 <HAL_DMA_Abort_IT+0x1b0>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d036      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a55      	ldr	r2, [pc, #340]	@ (8003b28 <HAL_DMA_Abort_IT+0x1b4>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d031      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a53      	ldr	r2, [pc, #332]	@ (8003b2c <HAL_DMA_Abort_IT+0x1b8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d02c      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a52      	ldr	r2, [pc, #328]	@ (8003b30 <HAL_DMA_Abort_IT+0x1bc>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d027      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a50      	ldr	r2, [pc, #320]	@ (8003b34 <HAL_DMA_Abort_IT+0x1c0>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d022      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a4f      	ldr	r2, [pc, #316]	@ (8003b38 <HAL_DMA_Abort_IT+0x1c4>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d01d      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a4d      	ldr	r2, [pc, #308]	@ (8003b3c <HAL_DMA_Abort_IT+0x1c8>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d018      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a4c      	ldr	r2, [pc, #304]	@ (8003b40 <HAL_DMA_Abort_IT+0x1cc>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a4a      	ldr	r2, [pc, #296]	@ (8003b44 <HAL_DMA_Abort_IT+0x1d0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d00e      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a49      	ldr	r2, [pc, #292]	@ (8003b48 <HAL_DMA_Abort_IT+0x1d4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d009      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a47      	ldr	r2, [pc, #284]	@ (8003b4c <HAL_DMA_Abort_IT+0x1d8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d004      	beq.n	8003a3c <HAL_DMA_Abort_IT+0xc8>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a46      	ldr	r2, [pc, #280]	@ (8003b50 <HAL_DMA_Abort_IT+0x1dc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <HAL_DMA_Abort_IT+0xcc>
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e000      	b.n	8003a42 <HAL_DMA_Abort_IT+0xce>
 8003a40:	2300      	movs	r3, #0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f000 8086 	beq.w	8003b54 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2204      	movs	r2, #4
 8003a4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a2f      	ldr	r2, [pc, #188]	@ (8003b14 <HAL_DMA_Abort_IT+0x1a0>)
 8003a56:	4293      	cmp	r3, r2
 8003a58:	d04a      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	4a2e      	ldr	r2, [pc, #184]	@ (8003b18 <HAL_DMA_Abort_IT+0x1a4>)
 8003a60:	4293      	cmp	r3, r2
 8003a62:	d045      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4a2c      	ldr	r2, [pc, #176]	@ (8003b1c <HAL_DMA_Abort_IT+0x1a8>)
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d040      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4a2b      	ldr	r2, [pc, #172]	@ (8003b20 <HAL_DMA_Abort_IT+0x1ac>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d03b      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a29      	ldr	r2, [pc, #164]	@ (8003b24 <HAL_DMA_Abort_IT+0x1b0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d036      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a28      	ldr	r2, [pc, #160]	@ (8003b28 <HAL_DMA_Abort_IT+0x1b4>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d031      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a26      	ldr	r2, [pc, #152]	@ (8003b2c <HAL_DMA_Abort_IT+0x1b8>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d02c      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a25      	ldr	r2, [pc, #148]	@ (8003b30 <HAL_DMA_Abort_IT+0x1bc>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d027      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a23      	ldr	r2, [pc, #140]	@ (8003b34 <HAL_DMA_Abort_IT+0x1c0>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d022      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a22      	ldr	r2, [pc, #136]	@ (8003b38 <HAL_DMA_Abort_IT+0x1c4>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d01d      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a20      	ldr	r2, [pc, #128]	@ (8003b3c <HAL_DMA_Abort_IT+0x1c8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d018      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a1f      	ldr	r2, [pc, #124]	@ (8003b40 <HAL_DMA_Abort_IT+0x1cc>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d013      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a1d      	ldr	r2, [pc, #116]	@ (8003b44 <HAL_DMA_Abort_IT+0x1d0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d00e      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8003b48 <HAL_DMA_Abort_IT+0x1d4>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d009      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8003b4c <HAL_DMA_Abort_IT+0x1d8>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d004      	beq.n	8003af0 <HAL_DMA_Abort_IT+0x17c>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a19      	ldr	r2, [pc, #100]	@ (8003b50 <HAL_DMA_Abort_IT+0x1dc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d108      	bne.n	8003b02 <HAL_DMA_Abort_IT+0x18e>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f022 0201 	bic.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	e178      	b.n	8003df4 <HAL_DMA_Abort_IT+0x480>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0201 	bic.w	r2, r2, #1
 8003b10:	601a      	str	r2, [r3, #0]
 8003b12:	e16f      	b.n	8003df4 <HAL_DMA_Abort_IT+0x480>
 8003b14:	40020010 	.word	0x40020010
 8003b18:	40020028 	.word	0x40020028
 8003b1c:	40020040 	.word	0x40020040
 8003b20:	40020058 	.word	0x40020058
 8003b24:	40020070 	.word	0x40020070
 8003b28:	40020088 	.word	0x40020088
 8003b2c:	400200a0 	.word	0x400200a0
 8003b30:	400200b8 	.word	0x400200b8
 8003b34:	40020410 	.word	0x40020410
 8003b38:	40020428 	.word	0x40020428
 8003b3c:	40020440 	.word	0x40020440
 8003b40:	40020458 	.word	0x40020458
 8003b44:	40020470 	.word	0x40020470
 8003b48:	40020488 	.word	0x40020488
 8003b4c:	400204a0 	.word	0x400204a0
 8003b50:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 020e 	bic.w	r2, r2, #14
 8003b62:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a6c      	ldr	r2, [pc, #432]	@ (8003d1c <HAL_DMA_Abort_IT+0x3a8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d04a      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a6b      	ldr	r2, [pc, #428]	@ (8003d20 <HAL_DMA_Abort_IT+0x3ac>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d045      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a69      	ldr	r2, [pc, #420]	@ (8003d24 <HAL_DMA_Abort_IT+0x3b0>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d040      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a68      	ldr	r2, [pc, #416]	@ (8003d28 <HAL_DMA_Abort_IT+0x3b4>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d03b      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a66      	ldr	r2, [pc, #408]	@ (8003d2c <HAL_DMA_Abort_IT+0x3b8>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d036      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a65      	ldr	r2, [pc, #404]	@ (8003d30 <HAL_DMA_Abort_IT+0x3bc>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d031      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a63      	ldr	r2, [pc, #396]	@ (8003d34 <HAL_DMA_Abort_IT+0x3c0>)
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d02c      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a62      	ldr	r2, [pc, #392]	@ (8003d38 <HAL_DMA_Abort_IT+0x3c4>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d027      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a60      	ldr	r2, [pc, #384]	@ (8003d3c <HAL_DMA_Abort_IT+0x3c8>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d022      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a5f      	ldr	r2, [pc, #380]	@ (8003d40 <HAL_DMA_Abort_IT+0x3cc>)
 8003bc4:	4293      	cmp	r3, r2
 8003bc6:	d01d      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a5d      	ldr	r2, [pc, #372]	@ (8003d44 <HAL_DMA_Abort_IT+0x3d0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d018      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a5c      	ldr	r2, [pc, #368]	@ (8003d48 <HAL_DMA_Abort_IT+0x3d4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d013      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a5a      	ldr	r2, [pc, #360]	@ (8003d4c <HAL_DMA_Abort_IT+0x3d8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d00e      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a59      	ldr	r2, [pc, #356]	@ (8003d50 <HAL_DMA_Abort_IT+0x3dc>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a57      	ldr	r2, [pc, #348]	@ (8003d54 <HAL_DMA_Abort_IT+0x3e0>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_DMA_Abort_IT+0x290>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a56      	ldr	r2, [pc, #344]	@ (8003d58 <HAL_DMA_Abort_IT+0x3e4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d108      	bne.n	8003c16 <HAL_DMA_Abort_IT+0x2a2>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 0201 	bic.w	r2, r2, #1
 8003c12:	601a      	str	r2, [r3, #0]
 8003c14:	e007      	b.n	8003c26 <HAL_DMA_Abort_IT+0x2b2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681a      	ldr	r2, [r3, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f022 0201 	bic.w	r2, r2, #1
 8003c24:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a3c      	ldr	r2, [pc, #240]	@ (8003d1c <HAL_DMA_Abort_IT+0x3a8>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d072      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a3a      	ldr	r2, [pc, #232]	@ (8003d20 <HAL_DMA_Abort_IT+0x3ac>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d06d      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a39      	ldr	r2, [pc, #228]	@ (8003d24 <HAL_DMA_Abort_IT+0x3b0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d068      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a37      	ldr	r2, [pc, #220]	@ (8003d28 <HAL_DMA_Abort_IT+0x3b4>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d063      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a36      	ldr	r2, [pc, #216]	@ (8003d2c <HAL_DMA_Abort_IT+0x3b8>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d05e      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a34      	ldr	r2, [pc, #208]	@ (8003d30 <HAL_DMA_Abort_IT+0x3bc>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d059      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a33      	ldr	r2, [pc, #204]	@ (8003d34 <HAL_DMA_Abort_IT+0x3c0>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d054      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a31      	ldr	r2, [pc, #196]	@ (8003d38 <HAL_DMA_Abort_IT+0x3c4>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d04f      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a30      	ldr	r2, [pc, #192]	@ (8003d3c <HAL_DMA_Abort_IT+0x3c8>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d04a      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a2e      	ldr	r2, [pc, #184]	@ (8003d40 <HAL_DMA_Abort_IT+0x3cc>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d045      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a2d      	ldr	r2, [pc, #180]	@ (8003d44 <HAL_DMA_Abort_IT+0x3d0>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d040      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a2b      	ldr	r2, [pc, #172]	@ (8003d48 <HAL_DMA_Abort_IT+0x3d4>)
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	d03b      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8003d4c <HAL_DMA_Abort_IT+0x3d8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d036      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a28      	ldr	r2, [pc, #160]	@ (8003d50 <HAL_DMA_Abort_IT+0x3dc>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d031      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a27      	ldr	r2, [pc, #156]	@ (8003d54 <HAL_DMA_Abort_IT+0x3e0>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d02c      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a25      	ldr	r2, [pc, #148]	@ (8003d58 <HAL_DMA_Abort_IT+0x3e4>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d027      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a24      	ldr	r2, [pc, #144]	@ (8003d5c <HAL_DMA_Abort_IT+0x3e8>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d022      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a22      	ldr	r2, [pc, #136]	@ (8003d60 <HAL_DMA_Abort_IT+0x3ec>)
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d01d      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	4a21      	ldr	r2, [pc, #132]	@ (8003d64 <HAL_DMA_Abort_IT+0x3f0>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d018      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8003d68 <HAL_DMA_Abort_IT+0x3f4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d013      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a1e      	ldr	r2, [pc, #120]	@ (8003d6c <HAL_DMA_Abort_IT+0x3f8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d00e      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d70 <HAL_DMA_Abort_IT+0x3fc>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d009      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a1b      	ldr	r2, [pc, #108]	@ (8003d74 <HAL_DMA_Abort_IT+0x400>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d004      	beq.n	8003d16 <HAL_DMA_Abort_IT+0x3a2>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a19      	ldr	r2, [pc, #100]	@ (8003d78 <HAL_DMA_Abort_IT+0x404>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d132      	bne.n	8003d7c <HAL_DMA_Abort_IT+0x408>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e031      	b.n	8003d7e <HAL_DMA_Abort_IT+0x40a>
 8003d1a:	bf00      	nop
 8003d1c:	40020010 	.word	0x40020010
 8003d20:	40020028 	.word	0x40020028
 8003d24:	40020040 	.word	0x40020040
 8003d28:	40020058 	.word	0x40020058
 8003d2c:	40020070 	.word	0x40020070
 8003d30:	40020088 	.word	0x40020088
 8003d34:	400200a0 	.word	0x400200a0
 8003d38:	400200b8 	.word	0x400200b8
 8003d3c:	40020410 	.word	0x40020410
 8003d40:	40020428 	.word	0x40020428
 8003d44:	40020440 	.word	0x40020440
 8003d48:	40020458 	.word	0x40020458
 8003d4c:	40020470 	.word	0x40020470
 8003d50:	40020488 	.word	0x40020488
 8003d54:	400204a0 	.word	0x400204a0
 8003d58:	400204b8 	.word	0x400204b8
 8003d5c:	58025408 	.word	0x58025408
 8003d60:	5802541c 	.word	0x5802541c
 8003d64:	58025430 	.word	0x58025430
 8003d68:	58025444 	.word	0x58025444
 8003d6c:	58025458 	.word	0x58025458
 8003d70:	5802546c 	.word	0x5802546c
 8003d74:	58025480 	.word	0x58025480
 8003d78:	58025494 	.word	0x58025494
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d028      	beq.n	8003dd4 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d8c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003d90:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d96:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d9c:	f003 031f 	and.w	r3, r3, #31
 8003da0:	2201      	movs	r2, #1
 8003da2:	409a      	lsls	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003db0:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00c      	beq.n	8003dd4 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003dc4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003dc8:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003dd2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d003      	beq.n	8003df4 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3710      	adds	r7, #16
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}
 8003dfe:	bf00      	nop

08003e00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8003e0e:	4b89      	ldr	r3, [pc, #548]	@ (8004034 <HAL_GPIO_Init+0x234>)
 8003e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003e12:	e194      	b.n	800413e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	681a      	ldr	r2, [r3, #0]
 8003e18:	2101      	movs	r1, #1
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e20:	4013      	ands	r3, r2
 8003e22:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	f000 8186 	beq.w	8004138 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d005      	beq.n	8003e44 <HAL_GPIO_Init+0x44>
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	f003 0303 	and.w	r3, r3, #3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d130      	bne.n	8003ea6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	005b      	lsls	r3, r3, #1
 8003e4e:	2203      	movs	r2, #3
 8003e50:	fa02 f303 	lsl.w	r3, r2, r3
 8003e54:	43db      	mvns	r3, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4013      	ands	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	68da      	ldr	r2, [r3, #12]
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003e7a:	2201      	movs	r2, #1
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e82:	43db      	mvns	r3, r3
 8003e84:	69ba      	ldr	r2, [r7, #24]
 8003e86:	4013      	ands	r3, r2
 8003e88:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	091b      	lsrs	r3, r3, #4
 8003e90:	f003 0201 	and.w	r2, r3, #1
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9a:	69ba      	ldr	r2, [r7, #24]
 8003e9c:	4313      	orrs	r3, r2
 8003e9e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	69ba      	ldr	r2, [r7, #24]
 8003ea4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	f003 0303 	and.w	r3, r3, #3
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d017      	beq.n	8003ee2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	68db      	ldr	r3, [r3, #12]
 8003eb6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	2203      	movs	r2, #3
 8003ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec2:	43db      	mvns	r3, r3
 8003ec4:	69ba      	ldr	r2, [r7, #24]
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	689a      	ldr	r2, [r3, #8]
 8003ece:	69fb      	ldr	r3, [r7, #28]
 8003ed0:	005b      	lsls	r3, r3, #1
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	69ba      	ldr	r2, [r7, #24]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f003 0303 	and.w	r3, r3, #3
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d123      	bne.n	8003f36 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	08da      	lsrs	r2, r3, #3
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3208      	adds	r2, #8
 8003ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003efa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	220f      	movs	r2, #15
 8003f06:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	691a      	ldr	r2, [r3, #16]
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f22:	69ba      	ldr	r2, [r7, #24]
 8003f24:	4313      	orrs	r3, r2
 8003f26:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	08da      	lsrs	r2, r3, #3
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	3208      	adds	r2, #8
 8003f30:	69b9      	ldr	r1, [r7, #24]
 8003f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	005b      	lsls	r3, r3, #1
 8003f40:	2203      	movs	r2, #3
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	43db      	mvns	r3, r3
 8003f48:	69ba      	ldr	r2, [r7, #24]
 8003f4a:	4013      	ands	r3, r2
 8003f4c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	f003 0203 	and.w	r2, r3, #3
 8003f56:	69fb      	ldr	r3, [r7, #28]
 8003f58:	005b      	lsls	r3, r3, #1
 8003f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5e:	69ba      	ldr	r2, [r7, #24]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	f000 80e0 	beq.w	8004138 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f78:	4b2f      	ldr	r3, [pc, #188]	@ (8004038 <HAL_GPIO_Init+0x238>)
 8003f7a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8004038 <HAL_GPIO_Init+0x238>)
 8003f80:	f043 0302 	orr.w	r3, r3, #2
 8003f84:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8003f88:	4b2b      	ldr	r3, [pc, #172]	@ (8004038 <HAL_GPIO_Init+0x238>)
 8003f8a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f8e:	f003 0302 	and.w	r3, r3, #2
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f96:	4a29      	ldr	r2, [pc, #164]	@ (800403c <HAL_GPIO_Init+0x23c>)
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	089b      	lsrs	r3, r3, #2
 8003f9c:	3302      	adds	r3, #2
 8003f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	220f      	movs	r2, #15
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a20      	ldr	r2, [pc, #128]	@ (8004040 <HAL_GPIO_Init+0x240>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d052      	beq.n	8004068 <HAL_GPIO_Init+0x268>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8004044 <HAL_GPIO_Init+0x244>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d031      	beq.n	800402e <HAL_GPIO_Init+0x22e>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a1e      	ldr	r2, [pc, #120]	@ (8004048 <HAL_GPIO_Init+0x248>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d02b      	beq.n	800402a <HAL_GPIO_Init+0x22a>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a1d      	ldr	r2, [pc, #116]	@ (800404c <HAL_GPIO_Init+0x24c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d025      	beq.n	8004026 <HAL_GPIO_Init+0x226>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8004050 <HAL_GPIO_Init+0x250>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d01f      	beq.n	8004022 <HAL_GPIO_Init+0x222>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a1b      	ldr	r2, [pc, #108]	@ (8004054 <HAL_GPIO_Init+0x254>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d019      	beq.n	800401e <HAL_GPIO_Init+0x21e>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a1a      	ldr	r2, [pc, #104]	@ (8004058 <HAL_GPIO_Init+0x258>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d013      	beq.n	800401a <HAL_GPIO_Init+0x21a>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a19      	ldr	r2, [pc, #100]	@ (800405c <HAL_GPIO_Init+0x25c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d00d      	beq.n	8004016 <HAL_GPIO_Init+0x216>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a18      	ldr	r2, [pc, #96]	@ (8004060 <HAL_GPIO_Init+0x260>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d007      	beq.n	8004012 <HAL_GPIO_Init+0x212>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a17      	ldr	r2, [pc, #92]	@ (8004064 <HAL_GPIO_Init+0x264>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d101      	bne.n	800400e <HAL_GPIO_Init+0x20e>
 800400a:	2309      	movs	r3, #9
 800400c:	e02d      	b.n	800406a <HAL_GPIO_Init+0x26a>
 800400e:	230a      	movs	r3, #10
 8004010:	e02b      	b.n	800406a <HAL_GPIO_Init+0x26a>
 8004012:	2308      	movs	r3, #8
 8004014:	e029      	b.n	800406a <HAL_GPIO_Init+0x26a>
 8004016:	2307      	movs	r3, #7
 8004018:	e027      	b.n	800406a <HAL_GPIO_Init+0x26a>
 800401a:	2306      	movs	r3, #6
 800401c:	e025      	b.n	800406a <HAL_GPIO_Init+0x26a>
 800401e:	2305      	movs	r3, #5
 8004020:	e023      	b.n	800406a <HAL_GPIO_Init+0x26a>
 8004022:	2304      	movs	r3, #4
 8004024:	e021      	b.n	800406a <HAL_GPIO_Init+0x26a>
 8004026:	2303      	movs	r3, #3
 8004028:	e01f      	b.n	800406a <HAL_GPIO_Init+0x26a>
 800402a:	2302      	movs	r3, #2
 800402c:	e01d      	b.n	800406a <HAL_GPIO_Init+0x26a>
 800402e:	2301      	movs	r3, #1
 8004030:	e01b      	b.n	800406a <HAL_GPIO_Init+0x26a>
 8004032:	bf00      	nop
 8004034:	58000080 	.word	0x58000080
 8004038:	58024400 	.word	0x58024400
 800403c:	58000400 	.word	0x58000400
 8004040:	58020000 	.word	0x58020000
 8004044:	58020400 	.word	0x58020400
 8004048:	58020800 	.word	0x58020800
 800404c:	58020c00 	.word	0x58020c00
 8004050:	58021000 	.word	0x58021000
 8004054:	58021400 	.word	0x58021400
 8004058:	58021800 	.word	0x58021800
 800405c:	58021c00 	.word	0x58021c00
 8004060:	58022000 	.word	0x58022000
 8004064:	58022400 	.word	0x58022400
 8004068:	2300      	movs	r3, #0
 800406a:	69fa      	ldr	r2, [r7, #28]
 800406c:	f002 0203 	and.w	r2, r2, #3
 8004070:	0092      	lsls	r2, r2, #2
 8004072:	4093      	lsls	r3, r2
 8004074:	69ba      	ldr	r2, [r7, #24]
 8004076:	4313      	orrs	r3, r2
 8004078:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800407a:	4938      	ldr	r1, [pc, #224]	@ (800415c <HAL_GPIO_Init+0x35c>)
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	089b      	lsrs	r3, r3, #2
 8004080:	3302      	adds	r3, #2
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004088:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	43db      	mvns	r3, r3
 8004094:	69ba      	ldr	r2, [r7, #24]
 8004096:	4013      	ands	r3, r2
 8004098:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d003      	beq.n	80040ae <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80040ae:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80040b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	43db      	mvns	r3, r3
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	4013      	ands	r3, r2
 80040c6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	4313      	orrs	r3, r2
 80040da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80040dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	43db      	mvns	r3, r3
 80040ee:	69ba      	ldr	r2, [r7, #24]
 80040f0:	4013      	ands	r3, r2
 80040f2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d003      	beq.n	8004108 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004100:	69ba      	ldr	r2, [r7, #24]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	4313      	orrs	r3, r2
 8004106:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	69ba      	ldr	r2, [r7, #24]
 800410c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800410e:	697b      	ldr	r3, [r7, #20]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	43db      	mvns	r3, r3
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	4013      	ands	r3, r2
 800411c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d003      	beq.n	8004132 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	4313      	orrs	r3, r2
 8004130:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	3301      	adds	r3, #1
 800413c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	69fb      	ldr	r3, [r7, #28]
 8004144:	fa22 f303 	lsr.w	r3, r2, r3
 8004148:	2b00      	cmp	r3, #0
 800414a:	f47f ae63 	bne.w	8003e14 <HAL_GPIO_Init+0x14>
  }
}
 800414e:	bf00      	nop
 8004150:	bf00      	nop
 8004152:	3724      	adds	r7, #36	@ 0x24
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	58000400 	.word	0x58000400

08004160 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	691a      	ldr	r2, [r3, #16]
 8004170:	887b      	ldrh	r3, [r7, #2]
 8004172:	4013      	ands	r3, r2
 8004174:	2b00      	cmp	r3, #0
 8004176:	d002      	beq.n	800417e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004178:	2301      	movs	r3, #1
 800417a:	73fb      	strb	r3, [r7, #15]
 800417c:	e001      	b.n	8004182 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800417e:	2300      	movs	r3, #0
 8004180:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004182:	7bfb      	ldrb	r3, [r7, #15]
}
 8004184:	4618      	mov	r0, r3
 8004186:	3714      	adds	r7, #20
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	460b      	mov	r3, r1
 800419a:	807b      	strh	r3, [r7, #2]
 800419c:	4613      	mov	r3, r2
 800419e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80041a0:	787b      	ldrb	r3, [r7, #1]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80041a6:	887a      	ldrh	r2, [r7, #2]
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80041ac:	e003      	b.n	80041b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80041ae:	887b      	ldrh	r3, [r7, #2]
 80041b0:	041a      	lsls	r2, r3, #16
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	619a      	str	r2, [r3, #24]
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr

080041c2 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b082      	sub	sp, #8
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	4603      	mov	r3, r0
 80041ca:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 80041cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80041d0:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80041d4:	88fb      	ldrh	r3, [r7, #6]
 80041d6:	4013      	ands	r3, r2
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041dc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80041e0:	88fb      	ldrh	r3, [r7, #6]
 80041e2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041e6:	88fb      	ldrh	r3, [r7, #6]
 80041e8:	4618      	mov	r0, r3
 80041ea:	f000 f804 	bl	80041f6 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 80041ee:	bf00      	nop
 80041f0:	3708      	adds	r7, #8
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041f6:	b480      	push	{r7}
 80041f8:	b083      	sub	sp, #12
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	4603      	mov	r3, r0
 80041fe:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004200:	bf00      	nop
 8004202:	370c      	adds	r7, #12
 8004204:	46bd      	mov	sp, r7
 8004206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420a:	4770      	bx	lr

0800420c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800420c:	b580      	push	{r7, lr}
 800420e:	b084      	sub	sp, #16
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8004214:	4b19      	ldr	r3, [pc, #100]	@ (800427c <HAL_PWREx_ConfigSupply+0x70>)
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	f003 0304 	and.w	r3, r3, #4
 800421c:	2b04      	cmp	r3, #4
 800421e:	d00a      	beq.n	8004236 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004220:	4b16      	ldr	r3, [pc, #88]	@ (800427c <HAL_PWREx_ConfigSupply+0x70>)
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	687a      	ldr	r2, [r7, #4]
 800422a:	429a      	cmp	r2, r3
 800422c:	d001      	beq.n	8004232 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e01f      	b.n	8004272 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	e01d      	b.n	8004272 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004236:	4b11      	ldr	r3, [pc, #68]	@ (800427c <HAL_PWREx_ConfigSupply+0x70>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f023 0207 	bic.w	r2, r3, #7
 800423e:	490f      	ldr	r1, [pc, #60]	@ (800427c <HAL_PWREx_ConfigSupply+0x70>)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4313      	orrs	r3, r2
 8004244:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8004246:	f7fd f9a3 	bl	8001590 <HAL_GetTick>
 800424a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800424c:	e009      	b.n	8004262 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800424e:	f7fd f99f 	bl	8001590 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	1ad3      	subs	r3, r2, r3
 8004258:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800425c:	d901      	bls.n	8004262 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e007      	b.n	8004272 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8004262:	4b06      	ldr	r3, [pc, #24]	@ (800427c <HAL_PWREx_ConfigSupply+0x70>)
 8004264:	685b      	ldr	r3, [r3, #4]
 8004266:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800426a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800426e:	d1ee      	bne.n	800424e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
 800427a:	bf00      	nop
 800427c:	58024800 	.word	0x58024800

08004280 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b08c      	sub	sp, #48	@ 0x30
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d102      	bne.n	8004294 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	f000 bc48 	b.w	8004b24 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f003 0301 	and.w	r3, r3, #1
 800429c:	2b00      	cmp	r3, #0
 800429e:	f000 8088 	beq.w	80043b2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042a2:	4b99      	ldr	r3, [pc, #612]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80042a4:	691b      	ldr	r3, [r3, #16]
 80042a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80042ac:	4b96      	ldr	r3, [pc, #600]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80042ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80042b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042b4:	2b10      	cmp	r3, #16
 80042b6:	d007      	beq.n	80042c8 <HAL_RCC_OscConfig+0x48>
 80042b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ba:	2b18      	cmp	r3, #24
 80042bc:	d111      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62>
 80042be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c0:	f003 0303 	and.w	r3, r3, #3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d10c      	bne.n	80042e2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c8:	4b8f      	ldr	r3, [pc, #572]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d06d      	beq.n	80043b0 <HAL_RCC_OscConfig+0x130>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d169      	bne.n	80043b0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	f000 bc21 	b.w	8004b24 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ea:	d106      	bne.n	80042fa <HAL_RCC_OscConfig+0x7a>
 80042ec:	4b86      	ldr	r3, [pc, #536]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a85      	ldr	r2, [pc, #532]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80042f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042f6:	6013      	str	r3, [r2, #0]
 80042f8:	e02e      	b.n	8004358 <HAL_RCC_OscConfig+0xd8>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10c      	bne.n	800431c <HAL_RCC_OscConfig+0x9c>
 8004302:	4b81      	ldr	r3, [pc, #516]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a80      	ldr	r2, [pc, #512]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004308:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b7e      	ldr	r3, [pc, #504]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a7d      	ldr	r2, [pc, #500]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004314:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	e01d      	b.n	8004358 <HAL_RCC_OscConfig+0xd8>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004324:	d10c      	bne.n	8004340 <HAL_RCC_OscConfig+0xc0>
 8004326:	4b78      	ldr	r3, [pc, #480]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	4a77      	ldr	r2, [pc, #476]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800432c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004330:	6013      	str	r3, [r2, #0]
 8004332:	4b75      	ldr	r3, [pc, #468]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a74      	ldr	r2, [pc, #464]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	e00b      	b.n	8004358 <HAL_RCC_OscConfig+0xd8>
 8004340:	4b71      	ldr	r3, [pc, #452]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a70      	ldr	r2, [pc, #448]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004346:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	4b6e      	ldr	r3, [pc, #440]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a6d      	ldr	r2, [pc, #436]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004352:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004356:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d013      	beq.n	8004388 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004360:	f7fd f916 	bl	8001590 <HAL_GetTick>
 8004364:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004368:	f7fd f912 	bl	8001590 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b64      	cmp	r3, #100	@ 0x64
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e3d4      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800437a:	4b63      	ldr	r3, [pc, #396]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0xe8>
 8004386:	e014      	b.n	80043b2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004388:	f7fd f902 	bl	8001590 <HAL_GetTick>
 800438c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800438e:	e008      	b.n	80043a2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004390:	f7fd f8fe 	bl	8001590 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	2b64      	cmp	r3, #100	@ 0x64
 800439c:	d901      	bls.n	80043a2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800439e:	2303      	movs	r3, #3
 80043a0:	e3c0      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80043a2:	4b59      	ldr	r3, [pc, #356]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1f0      	bne.n	8004390 <HAL_RCC_OscConfig+0x110>
 80043ae:	e000      	b.n	80043b2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 80ca 	beq.w	8004554 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043c0:	4b51      	ldr	r3, [pc, #324]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043c8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043ca:	4b4f      	ldr	r3, [pc, #316]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80043cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ce:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80043d0:	6a3b      	ldr	r3, [r7, #32]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d007      	beq.n	80043e6 <HAL_RCC_OscConfig+0x166>
 80043d6:	6a3b      	ldr	r3, [r7, #32]
 80043d8:	2b18      	cmp	r3, #24
 80043da:	d156      	bne.n	800448a <HAL_RCC_OscConfig+0x20a>
 80043dc:	69fb      	ldr	r3, [r7, #28]
 80043de:	f003 0303 	and.w	r3, r3, #3
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d151      	bne.n	800448a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043e6:	4b48      	ldr	r3, [pc, #288]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0304 	and.w	r3, r3, #4
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d005      	beq.n	80043fe <HAL_RCC_OscConfig+0x17e>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d101      	bne.n	80043fe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e392      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80043fe:	4b42      	ldr	r3, [pc, #264]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f023 0219 	bic.w	r2, r3, #25
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	493f      	ldr	r1, [pc, #252]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800440c:	4313      	orrs	r3, r2
 800440e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004410:	f7fd f8be 	bl	8001590 <HAL_GetTick>
 8004414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004418:	f7fd f8ba 	bl	8001590 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e37c      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800442a:	4b37      	ldr	r3, [pc, #220]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 0304 	and.w	r3, r3, #4
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004436:	f7fd f8db 	bl	80015f0 <HAL_GetREVID>
 800443a:	4603      	mov	r3, r0
 800443c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004440:	4293      	cmp	r3, r2
 8004442:	d817      	bhi.n	8004474 <HAL_RCC_OscConfig+0x1f4>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	691b      	ldr	r3, [r3, #16]
 8004448:	2b40      	cmp	r3, #64	@ 0x40
 800444a:	d108      	bne.n	800445e <HAL_RCC_OscConfig+0x1de>
 800444c:	4b2e      	ldr	r3, [pc, #184]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8004454:	4a2c      	ldr	r2, [pc, #176]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004456:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800445a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800445c:	e07a      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445e:	4b2a      	ldr	r3, [pc, #168]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	031b      	lsls	r3, r3, #12
 800446c:	4926      	ldr	r1, [pc, #152]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 800446e:	4313      	orrs	r3, r2
 8004470:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004472:	e06f      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004474:	4b24      	ldr	r3, [pc, #144]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	061b      	lsls	r3, r3, #24
 8004482:	4921      	ldr	r1, [pc, #132]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004484:	4313      	orrs	r3, r2
 8004486:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004488:	e064      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	68db      	ldr	r3, [r3, #12]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d047      	beq.n	8004522 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004492:	4b1d      	ldr	r3, [pc, #116]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f023 0219 	bic.w	r2, r3, #25
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	68db      	ldr	r3, [r3, #12]
 800449e:	491a      	ldr	r1, [pc, #104]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044a4:	f7fd f874 	bl	8001590 <HAL_GetTick>
 80044a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044aa:	e008      	b.n	80044be <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044ac:	f7fd f870 	bl	8001590 <HAL_GetTick>
 80044b0:	4602      	mov	r2, r0
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	1ad3      	subs	r3, r2, r3
 80044b6:	2b02      	cmp	r3, #2
 80044b8:	d901      	bls.n	80044be <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e332      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80044be:	4b12      	ldr	r3, [pc, #72]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d0f0      	beq.n	80044ac <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044ca:	f7fd f891 	bl	80015f0 <HAL_GetREVID>
 80044ce:	4603      	mov	r3, r0
 80044d0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d819      	bhi.n	800450c <HAL_RCC_OscConfig+0x28c>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	691b      	ldr	r3, [r3, #16]
 80044dc:	2b40      	cmp	r3, #64	@ 0x40
 80044de:	d108      	bne.n	80044f2 <HAL_RCC_OscConfig+0x272>
 80044e0:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80044e8:	4a07      	ldr	r2, [pc, #28]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80044ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044ee:	6053      	str	r3, [r2, #4]
 80044f0:	e030      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
 80044f2:	4b05      	ldr	r3, [pc, #20]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	691b      	ldr	r3, [r3, #16]
 80044fe:	031b      	lsls	r3, r3, #12
 8004500:	4901      	ldr	r1, [pc, #4]	@ (8004508 <HAL_RCC_OscConfig+0x288>)
 8004502:	4313      	orrs	r3, r2
 8004504:	604b      	str	r3, [r1, #4]
 8004506:	e025      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
 8004508:	58024400 	.word	0x58024400
 800450c:	4b9a      	ldr	r3, [pc, #616]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800450e:	685b      	ldr	r3, [r3, #4]
 8004510:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	061b      	lsls	r3, r3, #24
 800451a:	4997      	ldr	r1, [pc, #604]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800451c:	4313      	orrs	r3, r2
 800451e:	604b      	str	r3, [r1, #4]
 8004520:	e018      	b.n	8004554 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004522:	4b95      	ldr	r3, [pc, #596]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a94      	ldr	r2, [pc, #592]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004528:	f023 0301 	bic.w	r3, r3, #1
 800452c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800452e:	f7fd f82f 	bl	8001590 <HAL_GetTick>
 8004532:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004536:	f7fd f82b 	bl	8001590 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e2ed      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004548:	4b8b      	ldr	r3, [pc, #556]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0304 	and.w	r3, r3, #4
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1f0      	bne.n	8004536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0310 	and.w	r3, r3, #16
 800455c:	2b00      	cmp	r3, #0
 800455e:	f000 80a9 	beq.w	80046b4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004562:	4b85      	ldr	r3, [pc, #532]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004564:	691b      	ldr	r3, [r3, #16]
 8004566:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800456a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800456c:	4b82      	ldr	r3, [pc, #520]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800456e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004570:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	2b08      	cmp	r3, #8
 8004576:	d007      	beq.n	8004588 <HAL_RCC_OscConfig+0x308>
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	2b18      	cmp	r3, #24
 800457c:	d13a      	bne.n	80045f4 <HAL_RCC_OscConfig+0x374>
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f003 0303 	and.w	r3, r3, #3
 8004584:	2b01      	cmp	r3, #1
 8004586:	d135      	bne.n	80045f4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004588:	4b7b      	ldr	r3, [pc, #492]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004590:	2b00      	cmp	r3, #0
 8004592:	d005      	beq.n	80045a0 <HAL_RCC_OscConfig+0x320>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	69db      	ldr	r3, [r3, #28]
 8004598:	2b80      	cmp	r3, #128	@ 0x80
 800459a:	d001      	beq.n	80045a0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e2c1      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045a0:	f7fd f826 	bl	80015f0 <HAL_GetREVID>
 80045a4:	4603      	mov	r3, r0
 80045a6:	f241 0203 	movw	r2, #4099	@ 0x1003
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d817      	bhi.n	80045de <HAL_RCC_OscConfig+0x35e>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	d108      	bne.n	80045c8 <HAL_RCC_OscConfig+0x348>
 80045b6:	4b70      	ldr	r3, [pc, #448]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80045be:	4a6e      	ldr	r2, [pc, #440]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045c4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045c6:	e075      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045c8:	4b6b      	ldr	r3, [pc, #428]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	069b      	lsls	r3, r3, #26
 80045d6:	4968      	ldr	r1, [pc, #416]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045dc:	e06a      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80045de:	4b66      	ldr	r3, [pc, #408]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6a1b      	ldr	r3, [r3, #32]
 80045ea:	061b      	lsls	r3, r3, #24
 80045ec:	4962      	ldr	r1, [pc, #392]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80045f2:	e05f      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	69db      	ldr	r3, [r3, #28]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d042      	beq.n	8004682 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80045fc:	4b5e      	ldr	r3, [pc, #376]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a5d      	ldr	r2, [pc, #372]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004608:	f7fc ffc2 	bl	8001590 <HAL_GetTick>
 800460c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800460e:	e008      	b.n	8004622 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004610:	f7fc ffbe 	bl	8001590 <HAL_GetTick>
 8004614:	4602      	mov	r2, r0
 8004616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	2b02      	cmp	r3, #2
 800461c:	d901      	bls.n	8004622 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	e280      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004622:	4b55      	ldr	r3, [pc, #340]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f0      	beq.n	8004610 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800462e:	f7fc ffdf 	bl	80015f0 <HAL_GetREVID>
 8004632:	4603      	mov	r3, r0
 8004634:	f241 0203 	movw	r2, #4099	@ 0x1003
 8004638:	4293      	cmp	r3, r2
 800463a:	d817      	bhi.n	800466c <HAL_RCC_OscConfig+0x3ec>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	2b20      	cmp	r3, #32
 8004642:	d108      	bne.n	8004656 <HAL_RCC_OscConfig+0x3d6>
 8004644:	4b4c      	ldr	r3, [pc, #304]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800464c:	4a4a      	ldr	r2, [pc, #296]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800464e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004652:	6053      	str	r3, [r2, #4]
 8004654:	e02e      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
 8004656:	4b48      	ldr	r3, [pc, #288]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004658:	685b      	ldr	r3, [r3, #4]
 800465a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a1b      	ldr	r3, [r3, #32]
 8004662:	069b      	lsls	r3, r3, #26
 8004664:	4944      	ldr	r1, [pc, #272]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004666:	4313      	orrs	r3, r2
 8004668:	604b      	str	r3, [r1, #4]
 800466a:	e023      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
 800466c:	4b42      	ldr	r3, [pc, #264]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6a1b      	ldr	r3, [r3, #32]
 8004678:	061b      	lsls	r3, r3, #24
 800467a:	493f      	ldr	r1, [pc, #252]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800467c:	4313      	orrs	r3, r2
 800467e:	60cb      	str	r3, [r1, #12]
 8004680:	e018      	b.n	80046b4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004682:	4b3d      	ldr	r3, [pc, #244]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a3c      	ldr	r2, [pc, #240]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004688:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800468c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800468e:	f7fc ff7f 	bl	8001590 <HAL_GetTick>
 8004692:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004694:	e008      	b.n	80046a8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8004696:	f7fc ff7b 	bl	8001590 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e23d      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80046a8:	4b33      	ldr	r3, [pc, #204]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d1f0      	bne.n	8004696 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0308 	and.w	r3, r3, #8
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d036      	beq.n	800472e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d019      	beq.n	80046fc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80046ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046cc:	4a2a      	ldr	r2, [pc, #168]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80046ce:	f043 0301 	orr.w	r3, r3, #1
 80046d2:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046d4:	f7fc ff5c 	bl	8001590 <HAL_GetTick>
 80046d8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046da:	e008      	b.n	80046ee <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046dc:	f7fc ff58 	bl	8001590 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e21a      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ee:	4b22      	ldr	r3, [pc, #136]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80046f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046f2:	f003 0302 	and.w	r3, r3, #2
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCC_OscConfig+0x45c>
 80046fa:	e018      	b.n	800472e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046fc:	4b1e      	ldr	r3, [pc, #120]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 80046fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004700:	4a1d      	ldr	r2, [pc, #116]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004702:	f023 0301 	bic.w	r3, r3, #1
 8004706:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004708:	f7fc ff42 	bl	8001590 <HAL_GetTick>
 800470c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004710:	f7fc ff3e 	bl	8001590 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e200      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004722:	4b15      	ldr	r3, [pc, #84]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004724:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1f0      	bne.n	8004710 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0320 	and.w	r3, r3, #32
 8004736:	2b00      	cmp	r3, #0
 8004738:	d039      	beq.n	80047ae <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	699b      	ldr	r3, [r3, #24]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d01c      	beq.n	800477c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004742:	4b0d      	ldr	r3, [pc, #52]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a0c      	ldr	r2, [pc, #48]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 8004748:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800474c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800474e:	f7fc ff1f 	bl	8001590 <HAL_GetTick>
 8004752:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004754:	e008      	b.n	8004768 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004756:	f7fc ff1b 	bl	8001590 <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	2b02      	cmp	r3, #2
 8004762:	d901      	bls.n	8004768 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8004764:	2303      	movs	r3, #3
 8004766:	e1dd      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004768:	4b03      	ldr	r3, [pc, #12]	@ (8004778 <HAL_RCC_OscConfig+0x4f8>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004770:	2b00      	cmp	r3, #0
 8004772:	d0f0      	beq.n	8004756 <HAL_RCC_OscConfig+0x4d6>
 8004774:	e01b      	b.n	80047ae <HAL_RCC_OscConfig+0x52e>
 8004776:	bf00      	nop
 8004778:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800477c:	4b9b      	ldr	r3, [pc, #620]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a9a      	ldr	r2, [pc, #616]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004782:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004786:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004788:	f7fc ff02 	bl	8001590 <HAL_GetTick>
 800478c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004790:	f7fc fefe 	bl	8001590 <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e1c0      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80047a2:	4b92      	ldr	r3, [pc, #584]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0304 	and.w	r3, r3, #4
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	f000 8081 	beq.w	80048be <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80047bc:	4b8c      	ldr	r3, [pc, #560]	@ (80049f0 <HAL_RCC_OscConfig+0x770>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a8b      	ldr	r2, [pc, #556]	@ (80049f0 <HAL_RCC_OscConfig+0x770>)
 80047c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047c8:	f7fc fee2 	bl	8001590 <HAL_GetTick>
 80047cc:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d0:	f7fc fede 	bl	8001590 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b64      	cmp	r3, #100	@ 0x64
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e1a0      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047e2:	4b83      	ldr	r3, [pc, #524]	@ (80049f0 <HAL_RCC_OscConfig+0x770>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d106      	bne.n	8004804 <HAL_RCC_OscConfig+0x584>
 80047f6:	4b7d      	ldr	r3, [pc, #500]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80047f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047fa:	4a7c      	ldr	r2, [pc, #496]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80047fc:	f043 0301 	orr.w	r3, r3, #1
 8004800:	6713      	str	r3, [r2, #112]	@ 0x70
 8004802:	e02d      	b.n	8004860 <HAL_RCC_OscConfig+0x5e0>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10c      	bne.n	8004826 <HAL_RCC_OscConfig+0x5a6>
 800480c:	4b77      	ldr	r3, [pc, #476]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800480e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004810:	4a76      	ldr	r2, [pc, #472]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004812:	f023 0301 	bic.w	r3, r3, #1
 8004816:	6713      	str	r3, [r2, #112]	@ 0x70
 8004818:	4b74      	ldr	r3, [pc, #464]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800481c:	4a73      	ldr	r2, [pc, #460]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800481e:	f023 0304 	bic.w	r3, r3, #4
 8004822:	6713      	str	r3, [r2, #112]	@ 0x70
 8004824:	e01c      	b.n	8004860 <HAL_RCC_OscConfig+0x5e0>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	689b      	ldr	r3, [r3, #8]
 800482a:	2b05      	cmp	r3, #5
 800482c:	d10c      	bne.n	8004848 <HAL_RCC_OscConfig+0x5c8>
 800482e:	4b6f      	ldr	r3, [pc, #444]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004832:	4a6e      	ldr	r2, [pc, #440]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004834:	f043 0304 	orr.w	r3, r3, #4
 8004838:	6713      	str	r3, [r2, #112]	@ 0x70
 800483a:	4b6c      	ldr	r3, [pc, #432]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800483c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800483e:	4a6b      	ldr	r2, [pc, #428]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004840:	f043 0301 	orr.w	r3, r3, #1
 8004844:	6713      	str	r3, [r2, #112]	@ 0x70
 8004846:	e00b      	b.n	8004860 <HAL_RCC_OscConfig+0x5e0>
 8004848:	4b68      	ldr	r3, [pc, #416]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800484a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800484c:	4a67      	ldr	r2, [pc, #412]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800484e:	f023 0301 	bic.w	r3, r3, #1
 8004852:	6713      	str	r3, [r2, #112]	@ 0x70
 8004854:	4b65      	ldr	r3, [pc, #404]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004856:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004858:	4a64      	ldr	r2, [pc, #400]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800485a:	f023 0304 	bic.w	r3, r3, #4
 800485e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	689b      	ldr	r3, [r3, #8]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d015      	beq.n	8004894 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004868:	f7fc fe92 	bl	8001590 <HAL_GetTick>
 800486c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800486e:	e00a      	b.n	8004886 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004870:	f7fc fe8e 	bl	8001590 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800487e:	4293      	cmp	r3, r2
 8004880:	d901      	bls.n	8004886 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e14e      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004886:	4b59      	ldr	r3, [pc, #356]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488a:	f003 0302 	and.w	r3, r3, #2
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0ee      	beq.n	8004870 <HAL_RCC_OscConfig+0x5f0>
 8004892:	e014      	b.n	80048be <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004894:	f7fc fe7c 	bl	8001590 <HAL_GetTick>
 8004898:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800489a:	e00a      	b.n	80048b2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800489c:	f7fc fe78 	bl	8001590 <HAL_GetTick>
 80048a0:	4602      	mov	r2, r0
 80048a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048a4:	1ad3      	subs	r3, r2, r3
 80048a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d901      	bls.n	80048b2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e138      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80048b2:	4b4e      	ldr	r3, [pc, #312]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80048b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1ee      	bne.n	800489c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f000 812d 	beq.w	8004b22 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80048c8:	4b48      	ldr	r3, [pc, #288]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80048d0:	2b18      	cmp	r3, #24
 80048d2:	f000 80bd 	beq.w	8004a50 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	2b02      	cmp	r3, #2
 80048dc:	f040 809e 	bne.w	8004a1c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048e0:	4b42      	ldr	r3, [pc, #264]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a41      	ldr	r2, [pc, #260]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80048e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80048ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048ec:	f7fc fe50 	bl	8001590 <HAL_GetTick>
 80048f0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80048f2:	e008      	b.n	8004906 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048f4:	f7fc fe4c 	bl	8001590 <HAL_GetTick>
 80048f8:	4602      	mov	r2, r0
 80048fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	2b02      	cmp	r3, #2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e10e      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004906:	4b39      	ldr	r3, [pc, #228]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800490e:	2b00      	cmp	r3, #0
 8004910:	d1f0      	bne.n	80048f4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004912:	4b36      	ldr	r3, [pc, #216]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004914:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004916:	4b37      	ldr	r3, [pc, #220]	@ (80049f4 <HAL_RCC_OscConfig+0x774>)
 8004918:	4013      	ands	r3, r2
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800491e:	687a      	ldr	r2, [r7, #4]
 8004920:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004922:	0112      	lsls	r2, r2, #4
 8004924:	430a      	orrs	r2, r1
 8004926:	4931      	ldr	r1, [pc, #196]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004928:	4313      	orrs	r3, r2
 800492a:	628b      	str	r3, [r1, #40]	@ 0x28
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004930:	3b01      	subs	r3, #1
 8004932:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493a:	3b01      	subs	r3, #1
 800493c:	025b      	lsls	r3, r3, #9
 800493e:	b29b      	uxth	r3, r3
 8004940:	431a      	orrs	r2, r3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004946:	3b01      	subs	r3, #1
 8004948:	041b      	lsls	r3, r3, #16
 800494a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800494e:	431a      	orrs	r2, r3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004954:	3b01      	subs	r3, #1
 8004956:	061b      	lsls	r3, r3, #24
 8004958:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800495c:	4923      	ldr	r1, [pc, #140]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800495e:	4313      	orrs	r3, r2
 8004960:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8004962:	4b22      	ldr	r3, [pc, #136]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004966:	4a21      	ldr	r2, [pc, #132]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004968:	f023 0301 	bic.w	r3, r3, #1
 800496c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800496e:	4b1f      	ldr	r3, [pc, #124]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004972:	4b21      	ldr	r3, [pc, #132]	@ (80049f8 <HAL_RCC_OscConfig+0x778>)
 8004974:	4013      	ands	r3, r2
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800497a:	00d2      	lsls	r2, r2, #3
 800497c:	491b      	ldr	r1, [pc, #108]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 800497e:	4313      	orrs	r3, r2
 8004980:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004982:	4b1a      	ldr	r3, [pc, #104]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004986:	f023 020c 	bic.w	r2, r3, #12
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800498e:	4917      	ldr	r1, [pc, #92]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004990:	4313      	orrs	r3, r2
 8004992:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004994:	4b15      	ldr	r3, [pc, #84]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	f023 0202 	bic.w	r2, r3, #2
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a0:	4912      	ldr	r1, [pc, #72]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049a2:	4313      	orrs	r3, r2
 80049a4:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80049a6:	4b11      	ldr	r3, [pc, #68]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049aa:	4a10      	ldr	r2, [pc, #64]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80049b2:	4b0e      	ldr	r3, [pc, #56]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	4a0d      	ldr	r2, [pc, #52]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049bc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80049be:	4b0b      	ldr	r3, [pc, #44]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c2:	4a0a      	ldr	r2, [pc, #40]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80049c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80049ca:	4b08      	ldr	r3, [pc, #32]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ce:	4a07      	ldr	r2, [pc, #28]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049d0:	f043 0301 	orr.w	r3, r3, #1
 80049d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d6:	4b05      	ldr	r3, [pc, #20]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a04      	ldr	r2, [pc, #16]	@ (80049ec <HAL_RCC_OscConfig+0x76c>)
 80049dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e2:	f7fc fdd5 	bl	8001590 <HAL_GetTick>
 80049e6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049e8:	e011      	b.n	8004a0e <HAL_RCC_OscConfig+0x78e>
 80049ea:	bf00      	nop
 80049ec:	58024400 	.word	0x58024400
 80049f0:	58024800 	.word	0x58024800
 80049f4:	fffffc0c 	.word	0xfffffc0c
 80049f8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049fc:	f7fc fdc8 	bl	8001590 <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	2b02      	cmp	r3, #2
 8004a08:	d901      	bls.n	8004a0e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e08a      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a0e:	4b47      	ldr	r3, [pc, #284]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d0f0      	beq.n	80049fc <HAL_RCC_OscConfig+0x77c>
 8004a1a:	e082      	b.n	8004b22 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1c:	4b43      	ldr	r3, [pc, #268]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a42      	ldr	r2, [pc, #264]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004a26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a28:	f7fc fdb2 	bl	8001590 <HAL_GetTick>
 8004a2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a2e:	e008      	b.n	8004a42 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a30:	f7fc fdae 	bl	8001590 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	2b02      	cmp	r3, #2
 8004a3c:	d901      	bls.n	8004a42 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8004a3e:	2303      	movs	r3, #3
 8004a40:	e070      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a42:	4b3a      	ldr	r3, [pc, #232]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d1f0      	bne.n	8004a30 <HAL_RCC_OscConfig+0x7b0>
 8004a4e:	e068      	b.n	8004b22 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004a50:	4b36      	ldr	r3, [pc, #216]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a54:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004a56:	4b35      	ldr	r3, [pc, #212]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a5a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d031      	beq.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a64:	693b      	ldr	r3, [r7, #16]
 8004a66:	f003 0203 	and.w	r2, r3, #3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d12a      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a72:	693b      	ldr	r3, [r7, #16]
 8004a74:	091b      	lsrs	r3, r3, #4
 8004a76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7e:	429a      	cmp	r2, r3
 8004a80:	d122      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a8c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d11a      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	0a5b      	lsrs	r3, r3, #9
 8004a96:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a9e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d111      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	0c1b      	lsrs	r3, r3, #16
 8004aa8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ab0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d108      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	0e1b      	lsrs	r3, r3, #24
 8004aba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d001      	beq.n	8004acc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e02b      	b.n	8004b24 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8004acc:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad0:	08db      	lsrs	r3, r3, #3
 8004ad2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ad6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004adc:	693a      	ldr	r2, [r7, #16]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d01f      	beq.n	8004b22 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8004ae2:	4b12      	ldr	r3, [pc, #72]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004ae4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae6:	4a11      	ldr	r2, [pc, #68]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004ae8:	f023 0301 	bic.w	r3, r3, #1
 8004aec:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004aee:	f7fc fd4f 	bl	8001590 <HAL_GetTick>
 8004af2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8004af4:	bf00      	nop
 8004af6:	f7fc fd4b 	bl	8001590 <HAL_GetTick>
 8004afa:	4602      	mov	r2, r0
 8004afc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d0f9      	beq.n	8004af6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004b02:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004b04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b06:	4b0a      	ldr	r3, [pc, #40]	@ (8004b30 <HAL_RCC_OscConfig+0x8b0>)
 8004b08:	4013      	ands	r3, r2
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004b0e:	00d2      	lsls	r2, r2, #3
 8004b10:	4906      	ldr	r1, [pc, #24]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8004b16:	4b05      	ldr	r3, [pc, #20]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004b18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b1a:	4a04      	ldr	r2, [pc, #16]	@ (8004b2c <HAL_RCC_OscConfig+0x8ac>)
 8004b1c:	f043 0301 	orr.w	r3, r3, #1
 8004b20:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3730      	adds	r7, #48	@ 0x30
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	58024400 	.word	0x58024400
 8004b30:	ffff0007 	.word	0xffff0007

08004b34 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e19c      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b48:	4b8a      	ldr	r3, [pc, #552]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 030f 	and.w	r3, r3, #15
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d910      	bls.n	8004b78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b56:	4b87      	ldr	r3, [pc, #540]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 020f 	bic.w	r2, r3, #15
 8004b5e:	4985      	ldr	r1, [pc, #532]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b66:	4b83      	ldr	r3, [pc, #524]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e184      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0304 	and.w	r3, r3, #4
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d010      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	4b7b      	ldr	r3, [pc, #492]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004b8a:	699b      	ldr	r3, [r3, #24]
 8004b8c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d908      	bls.n	8004ba6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004b94:	4b78      	ldr	r3, [pc, #480]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691b      	ldr	r3, [r3, #16]
 8004ba0:	4975      	ldr	r1, [pc, #468]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d010      	beq.n	8004bd4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695a      	ldr	r2, [r3, #20]
 8004bb6:	4b70      	ldr	r3, [pc, #448]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004bb8:	69db      	ldr	r3, [r3, #28]
 8004bba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d908      	bls.n	8004bd4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004bc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004bc4:	69db      	ldr	r3, [r3, #28]
 8004bc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	695b      	ldr	r3, [r3, #20]
 8004bce:	496a      	ldr	r1, [pc, #424]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004bd0:	4313      	orrs	r3, r2
 8004bd2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0310 	and.w	r3, r3, #16
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d010      	beq.n	8004c02 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699a      	ldr	r2, [r3, #24]
 8004be4:	4b64      	ldr	r3, [pc, #400]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d908      	bls.n	8004c02 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004bf0:	4b61      	ldr	r3, [pc, #388]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004bf2:	69db      	ldr	r3, [r3, #28]
 8004bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	699b      	ldr	r3, [r3, #24]
 8004bfc:	495e      	ldr	r1, [pc, #376]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0320 	and.w	r3, r3, #32
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d010      	beq.n	8004c30 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	69da      	ldr	r2, [r3, #28]
 8004c12:	4b59      	ldr	r3, [pc, #356]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c14:	6a1b      	ldr	r3, [r3, #32]
 8004c16:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d908      	bls.n	8004c30 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004c1e:	4b56      	ldr	r3, [pc, #344]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c20:	6a1b      	ldr	r3, [r3, #32]
 8004c22:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	69db      	ldr	r3, [r3, #28]
 8004c2a:	4953      	ldr	r1, [pc, #332]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0302 	and.w	r3, r3, #2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d010      	beq.n	8004c5e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	68da      	ldr	r2, [r3, #12]
 8004c40:	4b4d      	ldr	r3, [pc, #308]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	f003 030f 	and.w	r3, r3, #15
 8004c48:	429a      	cmp	r2, r3
 8004c4a:	d908      	bls.n	8004c5e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c4c:	4b4a      	ldr	r3, [pc, #296]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	f023 020f 	bic.w	r2, r3, #15
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	4947      	ldr	r1, [pc, #284]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f003 0301 	and.w	r3, r3, #1
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d055      	beq.n	8004d16 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004c6a:	4b43      	ldr	r3, [pc, #268]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	4940      	ldr	r1, [pc, #256]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c78:	4313      	orrs	r3, r2
 8004c7a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d107      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004c84:	4b3c      	ldr	r3, [pc, #240]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d121      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004c90:	2301      	movs	r3, #1
 8004c92:	e0f6      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	2b03      	cmp	r3, #3
 8004c9a:	d107      	bne.n	8004cac <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004c9c:	4b36      	ldr	r3, [pc, #216]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d115      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0ea      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d107      	bne.n	8004cc4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004cb4:	4b30      	ldr	r3, [pc, #192]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d109      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0de      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f003 0304 	and.w	r3, r3, #4
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d101      	bne.n	8004cd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e0d6      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cd4:	4b28      	ldr	r3, [pc, #160]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004cd6:	691b      	ldr	r3, [r3, #16]
 8004cd8:	f023 0207 	bic.w	r2, r3, #7
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	4925      	ldr	r1, [pc, #148]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004ce2:	4313      	orrs	r3, r2
 8004ce4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ce6:	f7fc fc53 	bl	8001590 <HAL_GetTick>
 8004cea:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cec:	e00a      	b.n	8004d04 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004cee:	f7fc fc4f 	bl	8001590 <HAL_GetTick>
 8004cf2:	4602      	mov	r2, r0
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	1ad3      	subs	r3, r2, r3
 8004cf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e0be      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d04:	4b1c      	ldr	r3, [pc, #112]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	00db      	lsls	r3, r3, #3
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d1eb      	bne.n	8004cee <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f003 0302 	and.w	r3, r3, #2
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d010      	beq.n	8004d44 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	68da      	ldr	r2, [r3, #12]
 8004d26:	4b14      	ldr	r3, [pc, #80]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004d28:	699b      	ldr	r3, [r3, #24]
 8004d2a:	f003 030f 	and.w	r3, r3, #15
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d208      	bcs.n	8004d44 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d32:	4b11      	ldr	r3, [pc, #68]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	f023 020f 	bic.w	r2, r3, #15
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	68db      	ldr	r3, [r3, #12]
 8004d3e:	490e      	ldr	r1, [pc, #56]	@ (8004d78 <HAL_RCC_ClockConfig+0x244>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d44:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f003 030f 	and.w	r3, r3, #15
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	429a      	cmp	r2, r3
 8004d50:	d214      	bcs.n	8004d7c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d52:	4b08      	ldr	r3, [pc, #32]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f023 020f 	bic.w	r2, r3, #15
 8004d5a:	4906      	ldr	r1, [pc, #24]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d62:	4b04      	ldr	r3, [pc, #16]	@ (8004d74 <HAL_RCC_ClockConfig+0x240>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 030f 	and.w	r3, r3, #15
 8004d6a:	683a      	ldr	r2, [r7, #0]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d005      	beq.n	8004d7c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e086      	b.n	8004e82 <HAL_RCC_ClockConfig+0x34e>
 8004d74:	52002000 	.word	0x52002000
 8004d78:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0304 	and.w	r3, r3, #4
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d010      	beq.n	8004daa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691a      	ldr	r2, [r3, #16]
 8004d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d208      	bcs.n	8004daa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004d98:	4b3c      	ldr	r3, [pc, #240]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691b      	ldr	r3, [r3, #16]
 8004da4:	4939      	ldr	r1, [pc, #228]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 0308 	and.w	r3, r3, #8
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d010      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	695a      	ldr	r2, [r3, #20]
 8004dba:	4b34      	ldr	r3, [pc, #208]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004dbc:	69db      	ldr	r3, [r3, #28]
 8004dbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004dc2:	429a      	cmp	r2, r3
 8004dc4:	d208      	bcs.n	8004dd8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004dc6:	4b31      	ldr	r3, [pc, #196]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	492e      	ldr	r1, [pc, #184]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d010      	beq.n	8004e06 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	699a      	ldr	r2, [r3, #24]
 8004de8:	4b28      	ldr	r3, [pc, #160]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004dea:	69db      	ldr	r3, [r3, #28]
 8004dec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d208      	bcs.n	8004e06 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004df4:	4b25      	ldr	r3, [pc, #148]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004df6:	69db      	ldr	r3, [r3, #28]
 8004df8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	699b      	ldr	r3, [r3, #24]
 8004e00:	4922      	ldr	r1, [pc, #136]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d010      	beq.n	8004e34 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	69da      	ldr	r2, [r3, #28]
 8004e16:	4b1d      	ldr	r3, [pc, #116]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d208      	bcs.n	8004e34 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8004e22:	4b1a      	ldr	r3, [pc, #104]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	69db      	ldr	r3, [r3, #28]
 8004e2e:	4917      	ldr	r1, [pc, #92]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e34:	f000 f834 	bl	8004ea0 <HAL_RCC_GetSysClockFreq>
 8004e38:	4602      	mov	r2, r0
 8004e3a:	4b14      	ldr	r3, [pc, #80]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e3c:	699b      	ldr	r3, [r3, #24]
 8004e3e:	0a1b      	lsrs	r3, r3, #8
 8004e40:	f003 030f 	and.w	r3, r3, #15
 8004e44:	4912      	ldr	r1, [pc, #72]	@ (8004e90 <HAL_RCC_ClockConfig+0x35c>)
 8004e46:	5ccb      	ldrb	r3, [r1, r3]
 8004e48:	f003 031f 	and.w	r3, r3, #31
 8004e4c:	fa22 f303 	lsr.w	r3, r2, r3
 8004e50:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004e52:	4b0e      	ldr	r3, [pc, #56]	@ (8004e8c <HAL_RCC_ClockConfig+0x358>)
 8004e54:	699b      	ldr	r3, [r3, #24]
 8004e56:	f003 030f 	and.w	r3, r3, #15
 8004e5a:	4a0d      	ldr	r2, [pc, #52]	@ (8004e90 <HAL_RCC_ClockConfig+0x35c>)
 8004e5c:	5cd3      	ldrb	r3, [r2, r3]
 8004e5e:	f003 031f 	and.w	r3, r3, #31
 8004e62:	693a      	ldr	r2, [r7, #16]
 8004e64:	fa22 f303 	lsr.w	r3, r2, r3
 8004e68:	4a0a      	ldr	r2, [pc, #40]	@ (8004e94 <HAL_RCC_ClockConfig+0x360>)
 8004e6a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004e6c:	4a0a      	ldr	r2, [pc, #40]	@ (8004e98 <HAL_RCC_ClockConfig+0x364>)
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004e72:	4b0a      	ldr	r3, [pc, #40]	@ (8004e9c <HAL_RCC_ClockConfig+0x368>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fc fb40 	bl	80014fc <HAL_InitTick>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	58024400 	.word	0x58024400
 8004e90:	0800c160 	.word	0x0800c160
 8004e94:	24000008 	.word	0x24000008
 8004e98:	24000004 	.word	0x24000004
 8004e9c:	2400000c 	.word	0x2400000c

08004ea0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b089      	sub	sp, #36	@ 0x24
 8004ea4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ea6:	4bb3      	ldr	r3, [pc, #716]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004eae:	2b18      	cmp	r3, #24
 8004eb0:	f200 8155 	bhi.w	800515e <HAL_RCC_GetSysClockFreq+0x2be>
 8004eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8004ebc <HAL_RCC_GetSysClockFreq+0x1c>)
 8004eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eba:	bf00      	nop
 8004ebc:	08004f21 	.word	0x08004f21
 8004ec0:	0800515f 	.word	0x0800515f
 8004ec4:	0800515f 	.word	0x0800515f
 8004ec8:	0800515f 	.word	0x0800515f
 8004ecc:	0800515f 	.word	0x0800515f
 8004ed0:	0800515f 	.word	0x0800515f
 8004ed4:	0800515f 	.word	0x0800515f
 8004ed8:	0800515f 	.word	0x0800515f
 8004edc:	08004f47 	.word	0x08004f47
 8004ee0:	0800515f 	.word	0x0800515f
 8004ee4:	0800515f 	.word	0x0800515f
 8004ee8:	0800515f 	.word	0x0800515f
 8004eec:	0800515f 	.word	0x0800515f
 8004ef0:	0800515f 	.word	0x0800515f
 8004ef4:	0800515f 	.word	0x0800515f
 8004ef8:	0800515f 	.word	0x0800515f
 8004efc:	08004f4d 	.word	0x08004f4d
 8004f00:	0800515f 	.word	0x0800515f
 8004f04:	0800515f 	.word	0x0800515f
 8004f08:	0800515f 	.word	0x0800515f
 8004f0c:	0800515f 	.word	0x0800515f
 8004f10:	0800515f 	.word	0x0800515f
 8004f14:	0800515f 	.word	0x0800515f
 8004f18:	0800515f 	.word	0x0800515f
 8004f1c:	08004f53 	.word	0x08004f53
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f20:	4b94      	ldr	r3, [pc, #592]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f003 0320 	and.w	r3, r3, #32
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d009      	beq.n	8004f40 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f2c:	4b91      	ldr	r3, [pc, #580]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	08db      	lsrs	r3, r3, #3
 8004f32:	f003 0303 	and.w	r3, r3, #3
 8004f36:	4a90      	ldr	r2, [pc, #576]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f38:	fa22 f303 	lsr.w	r3, r2, r3
 8004f3c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8004f3e:	e111      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004f40:	4b8d      	ldr	r3, [pc, #564]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004f42:	61bb      	str	r3, [r7, #24]
      break;
 8004f44:	e10e      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004f46:	4b8d      	ldr	r3, [pc, #564]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004f48:	61bb      	str	r3, [r7, #24]
      break;
 8004f4a:	e10b      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004f4c:	4b8c      	ldr	r3, [pc, #560]	@ (8005180 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004f4e:	61bb      	str	r3, [r7, #24]
      break;
 8004f50:	e108      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004f52:	4b88      	ldr	r3, [pc, #544]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f56:	f003 0303 	and.w	r3, r3, #3
 8004f5a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8004f5c:	4b85      	ldr	r3, [pc, #532]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f60:	091b      	lsrs	r3, r3, #4
 8004f62:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f66:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004f68:	4b82      	ldr	r3, [pc, #520]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004f72:	4b80      	ldr	r3, [pc, #512]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f76:	08db      	lsrs	r3, r3, #3
 8004f78:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004f7c:	68fa      	ldr	r2, [r7, #12]
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	ee07 3a90 	vmov	s15, r3
 8004f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8004f8e:	693b      	ldr	r3, [r7, #16]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	f000 80e1 	beq.w	8005158 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	f000 8083 	beq.w	80050a4 <HAL_RCC_GetSysClockFreq+0x204>
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	f200 80a1 	bhi.w	80050e8 <HAL_RCC_GetSysClockFreq+0x248>
 8004fa6:	697b      	ldr	r3, [r7, #20]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d003      	beq.n	8004fb4 <HAL_RCC_GetSysClockFreq+0x114>
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	2b01      	cmp	r3, #1
 8004fb0:	d056      	beq.n	8005060 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004fb2:	e099      	b.n	80050e8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fb4:	4b6f      	ldr	r3, [pc, #444]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0320 	and.w	r3, r3, #32
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d02d      	beq.n	800501c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004fc0:	4b6c      	ldr	r3, [pc, #432]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	08db      	lsrs	r3, r3, #3
 8004fc6:	f003 0303 	and.w	r3, r3, #3
 8004fca:	4a6b      	ldr	r2, [pc, #428]	@ (8005178 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8004fd0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	ee07 3a90 	vmov	s15, r3
 8004fd8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	ee07 3a90 	vmov	s15, r3
 8004fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fe6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fea:	4b62      	ldr	r3, [pc, #392]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ff2:	ee07 3a90 	vmov	s15, r3
 8004ff6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ffa:	ed97 6a02 	vldr	s12, [r7, #8]
 8004ffe:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005002:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005006:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800500a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800500e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005016:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800501a:	e087      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005026:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005188 <HAL_RCC_GetSysClockFreq+0x2e8>
 800502a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800502e:	4b51      	ldr	r3, [pc, #324]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005032:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005036:	ee07 3a90 	vmov	s15, r3
 800503a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800503e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005042:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005046:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800504a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800504e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005052:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800505a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800505e:	e065      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	ee07 3a90 	vmov	s15, r3
 8005066:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800506a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2ec>
 800506e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005072:	4b40      	ldr	r3, [pc, #256]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005074:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005076:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005082:	ed97 6a02 	vldr	s12, [r7, #8]
 8005086:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e4>
 800508a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800508e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005092:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005096:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800509a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800509e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050a2:	e043      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ae:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005190 <HAL_RCC_GetSysClockFreq+0x2f0>
 80050b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050b6:	4b2f      	ldr	r3, [pc, #188]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050be:	ee07 3a90 	vmov	s15, r3
 80050c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80050ca:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80050e6:	e021      	b.n	800512c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80050e8:	693b      	ldr	r3, [r7, #16]
 80050ea:	ee07 3a90 	vmov	s15, r3
 80050ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050f2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800518c <HAL_RCC_GetSysClockFreq+0x2ec>
 80050f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050fa:	4b1e      	ldr	r3, [pc, #120]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005102:	ee07 3a90 	vmov	s15, r3
 8005106:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800510a:	ed97 6a02 	vldr	s12, [r7, #8]
 800510e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005184 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005112:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005116:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800511a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800511e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005126:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800512a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800512c:	4b11      	ldr	r3, [pc, #68]	@ (8005174 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800512e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005130:	0a5b      	lsrs	r3, r3, #9
 8005132:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005136:	3301      	adds	r3, #1
 8005138:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	ee07 3a90 	vmov	s15, r3
 8005140:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005144:	edd7 6a07 	vldr	s13, [r7, #28]
 8005148:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800514c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005150:	ee17 3a90 	vmov	r3, s15
 8005154:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005156:	e005      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005158:	2300      	movs	r3, #0
 800515a:	61bb      	str	r3, [r7, #24]
      break;
 800515c:	e002      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800515e:	4b07      	ldr	r3, [pc, #28]	@ (800517c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005160:	61bb      	str	r3, [r7, #24]
      break;
 8005162:	bf00      	nop
  }

  return sysclockfreq;
 8005164:	69bb      	ldr	r3, [r7, #24]
}
 8005166:	4618      	mov	r0, r3
 8005168:	3724      	adds	r7, #36	@ 0x24
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	58024400 	.word	0x58024400
 8005178:	03d09000 	.word	0x03d09000
 800517c:	003d0900 	.word	0x003d0900
 8005180:	007a1200 	.word	0x007a1200
 8005184:	46000000 	.word	0x46000000
 8005188:	4c742400 	.word	0x4c742400
 800518c:	4a742400 	.word	0x4a742400
 8005190:	4af42400 	.word	0x4af42400

08005194 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800519a:	f7ff fe81 	bl	8004ea0 <HAL_RCC_GetSysClockFreq>
 800519e:	4602      	mov	r2, r0
 80051a0:	4b10      	ldr	r3, [pc, #64]	@ (80051e4 <HAL_RCC_GetHCLKFreq+0x50>)
 80051a2:	699b      	ldr	r3, [r3, #24]
 80051a4:	0a1b      	lsrs	r3, r3, #8
 80051a6:	f003 030f 	and.w	r3, r3, #15
 80051aa:	490f      	ldr	r1, [pc, #60]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x54>)
 80051ac:	5ccb      	ldrb	r3, [r1, r3]
 80051ae:	f003 031f 	and.w	r3, r3, #31
 80051b2:	fa22 f303 	lsr.w	r3, r2, r3
 80051b6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80051b8:	4b0a      	ldr	r3, [pc, #40]	@ (80051e4 <HAL_RCC_GetHCLKFreq+0x50>)
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	f003 030f 	and.w	r3, r3, #15
 80051c0:	4a09      	ldr	r2, [pc, #36]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x54>)
 80051c2:	5cd3      	ldrb	r3, [r2, r3]
 80051c4:	f003 031f 	and.w	r3, r3, #31
 80051c8:	687a      	ldr	r2, [r7, #4]
 80051ca:	fa22 f303 	lsr.w	r3, r2, r3
 80051ce:	4a07      	ldr	r2, [pc, #28]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x58>)
 80051d0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80051d2:	4a07      	ldr	r2, [pc, #28]	@ (80051f0 <HAL_RCC_GetHCLKFreq+0x5c>)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80051d8:	4b04      	ldr	r3, [pc, #16]	@ (80051ec <HAL_RCC_GetHCLKFreq+0x58>)
 80051da:	681b      	ldr	r3, [r3, #0]
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3708      	adds	r7, #8
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	58024400 	.word	0x58024400
 80051e8:	0800c160 	.word	0x0800c160
 80051ec:	24000008 	.word	0x24000008
 80051f0:	24000004 	.word	0x24000004

080051f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051f4:	b580      	push	{r7, lr}
 80051f6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80051f8:	f7ff ffcc 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 80051fc:	4602      	mov	r2, r0
 80051fe:	4b06      	ldr	r3, [pc, #24]	@ (8005218 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005200:	69db      	ldr	r3, [r3, #28]
 8005202:	091b      	lsrs	r3, r3, #4
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	4904      	ldr	r1, [pc, #16]	@ (800521c <HAL_RCC_GetPCLK1Freq+0x28>)
 800520a:	5ccb      	ldrb	r3, [r1, r3]
 800520c:	f003 031f 	and.w	r3, r3, #31
 8005210:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8005214:	4618      	mov	r0, r3
 8005216:	bd80      	pop	{r7, pc}
 8005218:	58024400 	.word	0x58024400
 800521c:	0800c160 	.word	0x0800c160

08005220 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8005224:	f7ff ffb6 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 8005228:	4602      	mov	r2, r0
 800522a:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <HAL_RCC_GetPCLK2Freq+0x24>)
 800522c:	69db      	ldr	r3, [r3, #28]
 800522e:	0a1b      	lsrs	r3, r3, #8
 8005230:	f003 0307 	and.w	r3, r3, #7
 8005234:	4904      	ldr	r1, [pc, #16]	@ (8005248 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005236:	5ccb      	ldrb	r3, [r1, r3]
 8005238:	f003 031f 	and.w	r3, r3, #31
 800523c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8005240:	4618      	mov	r0, r3
 8005242:	bd80      	pop	{r7, pc}
 8005244:	58024400 	.word	0x58024400
 8005248:	0800c160 	.word	0x0800c160

0800524c <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800524c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005250:	b0ca      	sub	sp, #296	@ 0x128
 8005252:	af00      	add	r7, sp, #0
 8005254:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005258:	2300      	movs	r3, #0
 800525a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800525e:	2300      	movs	r3, #0
 8005260:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8005270:	2500      	movs	r5, #0
 8005272:	ea54 0305 	orrs.w	r3, r4, r5
 8005276:	d049      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005278:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800527c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800527e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005282:	d02f      	beq.n	80052e4 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005284:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005288:	d828      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 800528a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800528e:	d01a      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005290:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005294:	d822      	bhi.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x90>
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800529a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800529e:	d007      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80052a0:	e01c      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052a2:	4bb8      	ldr	r3, [pc, #736]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052a6:	4ab7      	ldr	r2, [pc, #732]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052ae:	e01a      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80052b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052b4:	3308      	adds	r3, #8
 80052b6:	2102      	movs	r1, #2
 80052b8:	4618      	mov	r0, r3
 80052ba:	f002 fb61 	bl	8007980 <RCCEx_PLL2_Config>
 80052be:	4603      	mov	r3, r0
 80052c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052c4:	e00f      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80052c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052ca:	3328      	adds	r3, #40	@ 0x28
 80052cc:	2102      	movs	r1, #2
 80052ce:	4618      	mov	r0, r3
 80052d0:	f002 fc08 	bl	8007ae4 <RCCEx_PLL3_Config>
 80052d4:	4603      	mov	r3, r0
 80052d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80052da:	e004      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80052e2:	e000      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80052e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d10a      	bne.n	8005304 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052ee:	4ba5      	ldr	r3, [pc, #660]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052f2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052fa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052fc:	4aa1      	ldr	r2, [pc, #644]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80052fe:	430b      	orrs	r3, r1
 8005300:	6513      	str	r3, [r2, #80]	@ 0x50
 8005302:	e003      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005304:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005308:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800530c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005314:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8005318:	f04f 0900 	mov.w	r9, #0
 800531c:	ea58 0309 	orrs.w	r3, r8, r9
 8005320:	d047      	beq.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8005322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005328:	2b04      	cmp	r3, #4
 800532a:	d82a      	bhi.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800532c:	a201      	add	r2, pc, #4	@ (adr r2, 8005334 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800532e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	08005349 	.word	0x08005349
 8005338:	08005357 	.word	0x08005357
 800533c:	0800536d 	.word	0x0800536d
 8005340:	0800538b 	.word	0x0800538b
 8005344:	0800538b 	.word	0x0800538b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005348:	4b8e      	ldr	r3, [pc, #568]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800534a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534c:	4a8d      	ldr	r2, [pc, #564]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800534e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005352:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005354:	e01a      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005356:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800535a:	3308      	adds	r3, #8
 800535c:	2100      	movs	r1, #0
 800535e:	4618      	mov	r0, r3
 8005360:	f002 fb0e 	bl	8007980 <RCCEx_PLL2_Config>
 8005364:	4603      	mov	r3, r0
 8005366:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800536a:	e00f      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800536c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005370:	3328      	adds	r3, #40	@ 0x28
 8005372:	2100      	movs	r1, #0
 8005374:	4618      	mov	r0, r3
 8005376:	f002 fbb5 	bl	8007ae4 <RCCEx_PLL3_Config>
 800537a:	4603      	mov	r3, r0
 800537c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005380:	e004      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005382:	2301      	movs	r3, #1
 8005384:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005388:	e000      	b.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800538a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800538c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10a      	bne.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005394:	4b7b      	ldr	r3, [pc, #492]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005396:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005398:	f023 0107 	bic.w	r1, r3, #7
 800539c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053a2:	4a78      	ldr	r2, [pc, #480]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053a4:	430b      	orrs	r3, r1
 80053a6:	6513      	str	r3, [r2, #80]	@ 0x50
 80053a8:	e003      	b.n	80053b2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80053b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ba:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80053be:	f04f 0b00 	mov.w	fp, #0
 80053c2:	ea5a 030b 	orrs.w	r3, sl, fp
 80053c6:	d04c      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80053c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053d2:	d030      	beq.n	8005436 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80053d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80053d8:	d829      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053da:	2bc0      	cmp	r3, #192	@ 0xc0
 80053dc:	d02d      	beq.n	800543a <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80053de:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e0:	d825      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053e2:	2b80      	cmp	r3, #128	@ 0x80
 80053e4:	d018      	beq.n	8005418 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80053e6:	2b80      	cmp	r3, #128	@ 0x80
 80053e8:	d821      	bhi.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d002      	beq.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80053ee:	2b40      	cmp	r3, #64	@ 0x40
 80053f0:	d007      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80053f2:	e01c      	b.n	800542e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053f4:	4b63      	ldr	r3, [pc, #396]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053f8:	4a62      	ldr	r2, [pc, #392]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80053fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80053fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005400:	e01c      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005406:	3308      	adds	r3, #8
 8005408:	2100      	movs	r1, #0
 800540a:	4618      	mov	r0, r3
 800540c:	f002 fab8 	bl	8007980 <RCCEx_PLL2_Config>
 8005410:	4603      	mov	r3, r0
 8005412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8005416:	e011      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005418:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541c:	3328      	adds	r3, #40	@ 0x28
 800541e:	2100      	movs	r1, #0
 8005420:	4618      	mov	r0, r3
 8005422:	f002 fb5f 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005426:	4603      	mov	r3, r0
 8005428:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800542c:	e006      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005434:	e002      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8005436:	bf00      	nop
 8005438:	e000      	b.n	800543c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800543a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800543c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10a      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8005444:	4b4f      	ldr	r3, [pc, #316]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005448:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800544c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005450:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005452:	4a4c      	ldr	r2, [pc, #304]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005454:	430b      	orrs	r3, r1
 8005456:	6513      	str	r3, [r2, #80]	@ 0x50
 8005458:	e003      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800545a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800545e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800546e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8005472:	2300      	movs	r3, #0
 8005474:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8005478:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800547c:	460b      	mov	r3, r1
 800547e:	4313      	orrs	r3, r2
 8005480:	d053      	beq.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8005482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005486:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800548a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800548e:	d035      	beq.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8005490:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005494:	d82e      	bhi.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8005496:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800549a:	d031      	beq.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800549c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80054a0:	d828      	bhi.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054a2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054a6:	d01a      	beq.n	80054de <HAL_RCCEx_PeriphCLKConfig+0x292>
 80054a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80054ac:	d822      	bhi.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d003      	beq.n	80054ba <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80054b2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80054b6:	d007      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80054b8:	e01c      	b.n	80054f4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80054ba:	4b32      	ldr	r3, [pc, #200]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054be:	4a31      	ldr	r2, [pc, #196]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80054c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80054c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054c6:	e01c      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80054c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054cc:	3308      	adds	r3, #8
 80054ce:	2100      	movs	r1, #0
 80054d0:	4618      	mov	r0, r3
 80054d2:	f002 fa55 	bl	8007980 <RCCEx_PLL2_Config>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80054dc:	e011      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80054de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054e2:	3328      	adds	r3, #40	@ 0x28
 80054e4:	2100      	movs	r1, #0
 80054e6:	4618      	mov	r0, r3
 80054e8:	f002 fafc 	bl	8007ae4 <RCCEx_PLL3_Config>
 80054ec:	4603      	mov	r3, r0
 80054ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80054f2:	e006      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054fa:	e002      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80054fc:	bf00      	nop
 80054fe:	e000      	b.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8005500:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005502:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005506:	2b00      	cmp	r3, #0
 8005508:	d10b      	bne.n	8005522 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800550a:	4b1e      	ldr	r3, [pc, #120]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800550c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800550e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8005512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005516:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800551a:	4a1a      	ldr	r2, [pc, #104]	@ (8005584 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800551c:	430b      	orrs	r3, r1
 800551e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005520:	e003      	b.n	800552a <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005522:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005526:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800552a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800552e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005532:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005536:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800553a:	2300      	movs	r3, #0
 800553c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8005540:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8005544:	460b      	mov	r3, r1
 8005546:	4313      	orrs	r3, r2
 8005548:	d056      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800554e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005552:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005556:	d038      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8005558:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800555c:	d831      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800555e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005562:	d034      	beq.n	80055ce <HAL_RCCEx_PeriphCLKConfig+0x382>
 8005564:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005568:	d82b      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800556a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800556e:	d01d      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x360>
 8005570:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005574:	d825      	bhi.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005576:	2b00      	cmp	r3, #0
 8005578:	d006      	beq.n	8005588 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800557a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800557e:	d00a      	beq.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005580:	e01f      	b.n	80055c2 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8005582:	bf00      	nop
 8005584:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005588:	4ba2      	ldr	r3, [pc, #648]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800558a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800558c:	4aa1      	ldr	r2, [pc, #644]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800558e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005592:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005594:	e01c      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800559a:	3308      	adds	r3, #8
 800559c:	2100      	movs	r1, #0
 800559e:	4618      	mov	r0, r3
 80055a0:	f002 f9ee 	bl	8007980 <RCCEx_PLL2_Config>
 80055a4:	4603      	mov	r3, r0
 80055a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80055aa:	e011      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80055ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b0:	3328      	adds	r3, #40	@ 0x28
 80055b2:	2100      	movs	r1, #0
 80055b4:	4618      	mov	r0, r3
 80055b6:	f002 fa95 	bl	8007ae4 <RCCEx_PLL3_Config>
 80055ba:	4603      	mov	r3, r0
 80055bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80055c0:	e006      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80055c8:	e002      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055ca:	bf00      	nop
 80055cc:	e000      	b.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80055ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10b      	bne.n	80055f0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80055d8:	4b8e      	ldr	r3, [pc, #568]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055dc:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80055e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80055e8:	4a8a      	ldr	r2, [pc, #552]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80055ea:	430b      	orrs	r3, r1
 80055ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80055ee:	e003      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055f0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055f4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80055f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005600:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005604:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005608:	2300      	movs	r3, #0
 800560a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800560e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8005612:	460b      	mov	r3, r1
 8005614:	4313      	orrs	r3, r2
 8005616:	d03a      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8005618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800561c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800561e:	2b30      	cmp	r3, #48	@ 0x30
 8005620:	d01f      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8005622:	2b30      	cmp	r3, #48	@ 0x30
 8005624:	d819      	bhi.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8005626:	2b20      	cmp	r3, #32
 8005628:	d00c      	beq.n	8005644 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800562a:	2b20      	cmp	r3, #32
 800562c:	d815      	bhi.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800562e:	2b00      	cmp	r3, #0
 8005630:	d019      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8005632:	2b10      	cmp	r3, #16
 8005634:	d111      	bne.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005636:	4b77      	ldr	r3, [pc, #476]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563a:	4a76      	ldr	r2, [pc, #472]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800563c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005640:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005642:	e011      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005648:	3308      	adds	r3, #8
 800564a:	2102      	movs	r1, #2
 800564c:	4618      	mov	r0, r3
 800564e:	f002 f997 	bl	8007980 <RCCEx_PLL2_Config>
 8005652:	4603      	mov	r3, r0
 8005654:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8005658:	e006      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005660:	e002      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005662:	bf00      	nop
 8005664:	e000      	b.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8005666:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005668:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10a      	bne.n	8005686 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005670:	4b68      	ldr	r3, [pc, #416]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005674:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800567e:	4a65      	ldr	r2, [pc, #404]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005680:	430b      	orrs	r3, r1
 8005682:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005684:	e003      	b.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005686:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800568a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800568e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005696:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800569a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800569e:	2300      	movs	r3, #0
 80056a0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80056a4:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80056a8:	460b      	mov	r3, r1
 80056aa:	4313      	orrs	r3, r2
 80056ac:	d051      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80056ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056b8:	d035      	beq.n	8005726 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80056ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80056be:	d82e      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056c4:	d031      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80056c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80056ca:	d828      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d0:	d01a      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80056d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056d6:	d822      	bhi.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d003      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x498>
 80056dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056e0:	d007      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80056e2:	e01c      	b.n	800571e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80056e4:	4b4b      	ldr	r3, [pc, #300]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e8:	4a4a      	ldr	r2, [pc, #296]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80056ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80056f0:	e01c      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056f6:	3308      	adds	r3, #8
 80056f8:	2100      	movs	r1, #0
 80056fa:	4618      	mov	r0, r3
 80056fc:	f002 f940 	bl	8007980 <RCCEx_PLL2_Config>
 8005700:	4603      	mov	r3, r0
 8005702:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8005706:	e011      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005708:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800570c:	3328      	adds	r3, #40	@ 0x28
 800570e:	2100      	movs	r1, #0
 8005710:	4618      	mov	r0, r3
 8005712:	f002 f9e7 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005716:	4603      	mov	r3, r0
 8005718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800571c:	e006      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800571e:	2301      	movs	r3, #1
 8005720:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005724:	e002      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8005726:	bf00      	nop
 8005728:	e000      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800572a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800572c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005730:	2b00      	cmp	r3, #0
 8005732:	d10a      	bne.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005734:	4b37      	ldr	r3, [pc, #220]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005736:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005738:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800573c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005740:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005742:	4a34      	ldr	r2, [pc, #208]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005744:	430b      	orrs	r3, r1
 8005746:	6513      	str	r3, [r2, #80]	@ 0x50
 8005748:	e003      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800575e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005762:	2300      	movs	r3, #0
 8005764:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005768:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800576c:	460b      	mov	r3, r1
 800576e:	4313      	orrs	r3, r2
 8005770:	d056      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8005772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005776:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005778:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800577c:	d033      	beq.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800577e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005782:	d82c      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005784:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005788:	d02f      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800578a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800578e:	d826      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x592>
 8005790:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005794:	d02b      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8005796:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800579a:	d820      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x592>
 800579c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057a0:	d012      	beq.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80057a2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80057a6:	d81a      	bhi.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x592>
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d022      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80057ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b0:	d115      	bne.n	80057de <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80057b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057b6:	3308      	adds	r3, #8
 80057b8:	2101      	movs	r1, #1
 80057ba:	4618      	mov	r0, r3
 80057bc:	f002 f8e0 	bl	8007980 <RCCEx_PLL2_Config>
 80057c0:	4603      	mov	r3, r0
 80057c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057c6:	e015      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057cc:	3328      	adds	r3, #40	@ 0x28
 80057ce:	2101      	movs	r1, #1
 80057d0:	4618      	mov	r0, r3
 80057d2:	f002 f987 	bl	8007ae4 <RCCEx_PLL3_Config>
 80057d6:	4603      	mov	r3, r0
 80057d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80057dc:	e00a      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80057e4:	e006      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057e6:	bf00      	nop
 80057e8:	e004      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057ea:	bf00      	nop
 80057ec:	e002      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057ee:	bf00      	nop
 80057f0:	e000      	b.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80057f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d10d      	bne.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80057fc:	4b05      	ldr	r3, [pc, #20]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80057fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005800:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8005804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005808:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800580a:	4a02      	ldr	r2, [pc, #8]	@ (8005814 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800580c:	430b      	orrs	r3, r1
 800580e:	6513      	str	r3, [r2, #80]	@ 0x50
 8005810:	e006      	b.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8005812:	bf00      	nop
 8005814:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800581c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005828:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800582c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005830:	2300      	movs	r3, #0
 8005832:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005836:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800583a:	460b      	mov	r3, r1
 800583c:	4313      	orrs	r3, r2
 800583e:	d055      	beq.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8005840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005844:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005848:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800584c:	d033      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800584e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005852:	d82c      	bhi.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005858:	d02f      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800585a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585e:	d826      	bhi.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005860:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005864:	d02b      	beq.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x672>
 8005866:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800586a:	d820      	bhi.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 800586c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005870:	d012      	beq.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8005872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005876:	d81a      	bhi.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x662>
 8005878:	2b00      	cmp	r3, #0
 800587a:	d022      	beq.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800587c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005880:	d115      	bne.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005882:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005886:	3308      	adds	r3, #8
 8005888:	2101      	movs	r1, #1
 800588a:	4618      	mov	r0, r3
 800588c:	f002 f878 	bl	8007980 <RCCEx_PLL2_Config>
 8005890:	4603      	mov	r3, r0
 8005892:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005896:	e015      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005898:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800589c:	3328      	adds	r3, #40	@ 0x28
 800589e:	2101      	movs	r1, #1
 80058a0:	4618      	mov	r0, r3
 80058a2:	f002 f91f 	bl	8007ae4 <RCCEx_PLL3_Config>
 80058a6:	4603      	mov	r3, r0
 80058a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80058ac:	e00a      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80058b4:	e006      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058b6:	bf00      	nop
 80058b8:	e004      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058ba:	bf00      	nop
 80058bc:	e002      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058be:	bf00      	nop
 80058c0:	e000      	b.n	80058c4 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80058c2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80058c4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d10b      	bne.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80058cc:	4ba3      	ldr	r3, [pc, #652]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d0:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80058d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058d8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80058dc:	4a9f      	ldr	r2, [pc, #636]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80058de:	430b      	orrs	r3, r1
 80058e0:	6593      	str	r3, [r2, #88]	@ 0x58
 80058e2:	e003      	b.n	80058ec <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80058e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80058ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80058f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80058f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80058fc:	2300      	movs	r3, #0
 80058fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8005902:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005906:	460b      	mov	r3, r1
 8005908:	4313      	orrs	r3, r2
 800590a:	d037      	beq.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800590c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005910:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005912:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005916:	d00e      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8005918:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800591c:	d816      	bhi.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x700>
 800591e:	2b00      	cmp	r3, #0
 8005920:	d018      	beq.n	8005954 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8005922:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005926:	d111      	bne.n	800594c <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005928:	4b8c      	ldr	r3, [pc, #560]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800592a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592c:	4a8b      	ldr	r2, [pc, #556]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800592e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005932:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8005934:	e00f      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800593a:	3308      	adds	r3, #8
 800593c:	2101      	movs	r1, #1
 800593e:	4618      	mov	r0, r3
 8005940:	f002 f81e 	bl	8007980 <RCCEx_PLL2_Config>
 8005944:	4603      	mov	r3, r0
 8005946:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800594a:	e004      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005952:	e000      	b.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8005954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800595a:	2b00      	cmp	r3, #0
 800595c:	d10a      	bne.n	8005974 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800595e:	4b7f      	ldr	r3, [pc, #508]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005960:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005962:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8005966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800596a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800596c:	4a7b      	ldr	r2, [pc, #492]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800596e:	430b      	orrs	r3, r1
 8005970:	6513      	str	r3, [r2, #80]	@ 0x50
 8005972:	e003      	b.n	800597c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005974:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005978:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800597c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005980:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005984:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005988:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800598c:	2300      	movs	r3, #0
 800598e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8005992:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8005996:	460b      	mov	r3, r1
 8005998:	4313      	orrs	r3, r2
 800599a:	d039      	beq.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800599c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d81c      	bhi.n	80059e0 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80059a6:	a201      	add	r2, pc, #4	@ (adr r2, 80059ac <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80059a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ac:	080059e9 	.word	0x080059e9
 80059b0:	080059bd 	.word	0x080059bd
 80059b4:	080059cb 	.word	0x080059cb
 80059b8:	080059e9 	.word	0x080059e9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80059bc:	4b67      	ldr	r3, [pc, #412]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059c0:	4a66      	ldr	r2, [pc, #408]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059c8:	e00f      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80059ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059ce:	3308      	adds	r3, #8
 80059d0:	2102      	movs	r1, #2
 80059d2:	4618      	mov	r0, r3
 80059d4:	f001 ffd4 	bl	8007980 <RCCEx_PLL2_Config>
 80059d8:	4603      	mov	r3, r0
 80059da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80059de:	e004      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80059e6:	e000      	b.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80059e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80059ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d10a      	bne.n	8005a08 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80059f2:	4b5a      	ldr	r3, [pc, #360]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80059f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059f6:	f023 0103 	bic.w	r1, r3, #3
 80059fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80059fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a00:	4a56      	ldr	r2, [pc, #344]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a02:	430b      	orrs	r3, r1
 8005a04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005a06:	e003      	b.n	8005a10 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005a08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005a10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8005a1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a20:	2300      	movs	r3, #0
 8005a22:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005a26:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	f000 809f 	beq.w	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a32:	4b4b      	ldr	r3, [pc, #300]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a4a      	ldr	r2, [pc, #296]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a3e:	f7fb fda7 	bl	8001590 <HAL_GetTick>
 8005a42:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a46:	e00b      	b.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a48:	f7fb fda2 	bl	8001590 <HAL_GetTick>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005a52:	1ad3      	subs	r3, r2, r3
 8005a54:	2b64      	cmp	r3, #100	@ 0x64
 8005a56:	d903      	bls.n	8005a60 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8005a58:	2303      	movs	r3, #3
 8005a5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005a5e:	e005      	b.n	8005a6c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005a60:	4b3f      	ldr	r3, [pc, #252]	@ (8005b60 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d0ed      	beq.n	8005a48 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8005a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d179      	bne.n	8005b68 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8005a74:	4b39      	ldr	r3, [pc, #228]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a76:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005a78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005a7c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005a80:	4053      	eors	r3, r2
 8005a82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d015      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005a8a:	4b34      	ldr	r3, [pc, #208]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a92:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a96:	4b31      	ldr	r3, [pc, #196]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a9a:	4a30      	ldr	r2, [pc, #192]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005a9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005aa0:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005aa2:	4b2e      	ldr	r3, [pc, #184]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aa6:	4a2d      	ldr	r2, [pc, #180]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aa8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aac:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8005aae:	4a2b      	ldr	r2, [pc, #172]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005ab0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8005ab4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005ab6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005aba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005abe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ac2:	d118      	bne.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac4:	f7fb fd64 	bl	8001590 <HAL_GetTick>
 8005ac8:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005acc:	e00d      	b.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ace:	f7fb fd5f 	bl	8001590 <HAL_GetTick>
 8005ad2:	4602      	mov	r2, r0
 8005ad4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8005ad8:	1ad2      	subs	r2, r2, r3
 8005ada:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d903      	bls.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8005ae8:	e005      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005aea:	4b1c      	ldr	r3, [pc, #112]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0eb      	beq.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8005af6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d129      	bne.n	8005b52 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005afe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b02:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b0e:	d10e      	bne.n	8005b2e <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8005b10:	4b12      	ldr	r3, [pc, #72]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b12:	691b      	ldr	r3, [r3, #16]
 8005b14:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8005b18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b1c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b20:	091a      	lsrs	r2, r3, #4
 8005b22:	4b10      	ldr	r3, [pc, #64]	@ (8005b64 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8005b24:	4013      	ands	r3, r2
 8005b26:	4a0d      	ldr	r2, [pc, #52]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b28:	430b      	orrs	r3, r1
 8005b2a:	6113      	str	r3, [r2, #16]
 8005b2c:	e005      	b.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8005b2e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	4a0a      	ldr	r2, [pc, #40]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b34:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005b38:	6113      	str	r3, [r2, #16]
 8005b3a:	4b08      	ldr	r3, [pc, #32]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b3c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8005b3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b42:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005b46:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b4a:	4a04      	ldr	r2, [pc, #16]	@ (8005b5c <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8005b4c:	430b      	orrs	r3, r1
 8005b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005b50:	e00e      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8005b5a:	e009      	b.n	8005b70 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8005b5c:	58024400 	.word	0x58024400
 8005b60:	58024800 	.word	0x58024800
 8005b64:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005b6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b78:	f002 0301 	and.w	r3, r2, #1
 8005b7c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b80:	2300      	movs	r3, #0
 8005b82:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005b86:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b8a:	460b      	mov	r3, r1
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	f000 8089 	beq.w	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8005b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005b96:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b98:	2b28      	cmp	r3, #40	@ 0x28
 8005b9a:	d86b      	bhi.n	8005c74 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8005b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8005b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba2:	bf00      	nop
 8005ba4:	08005c7d 	.word	0x08005c7d
 8005ba8:	08005c75 	.word	0x08005c75
 8005bac:	08005c75 	.word	0x08005c75
 8005bb0:	08005c75 	.word	0x08005c75
 8005bb4:	08005c75 	.word	0x08005c75
 8005bb8:	08005c75 	.word	0x08005c75
 8005bbc:	08005c75 	.word	0x08005c75
 8005bc0:	08005c75 	.word	0x08005c75
 8005bc4:	08005c49 	.word	0x08005c49
 8005bc8:	08005c75 	.word	0x08005c75
 8005bcc:	08005c75 	.word	0x08005c75
 8005bd0:	08005c75 	.word	0x08005c75
 8005bd4:	08005c75 	.word	0x08005c75
 8005bd8:	08005c75 	.word	0x08005c75
 8005bdc:	08005c75 	.word	0x08005c75
 8005be0:	08005c75 	.word	0x08005c75
 8005be4:	08005c5f 	.word	0x08005c5f
 8005be8:	08005c75 	.word	0x08005c75
 8005bec:	08005c75 	.word	0x08005c75
 8005bf0:	08005c75 	.word	0x08005c75
 8005bf4:	08005c75 	.word	0x08005c75
 8005bf8:	08005c75 	.word	0x08005c75
 8005bfc:	08005c75 	.word	0x08005c75
 8005c00:	08005c75 	.word	0x08005c75
 8005c04:	08005c7d 	.word	0x08005c7d
 8005c08:	08005c75 	.word	0x08005c75
 8005c0c:	08005c75 	.word	0x08005c75
 8005c10:	08005c75 	.word	0x08005c75
 8005c14:	08005c75 	.word	0x08005c75
 8005c18:	08005c75 	.word	0x08005c75
 8005c1c:	08005c75 	.word	0x08005c75
 8005c20:	08005c75 	.word	0x08005c75
 8005c24:	08005c7d 	.word	0x08005c7d
 8005c28:	08005c75 	.word	0x08005c75
 8005c2c:	08005c75 	.word	0x08005c75
 8005c30:	08005c75 	.word	0x08005c75
 8005c34:	08005c75 	.word	0x08005c75
 8005c38:	08005c75 	.word	0x08005c75
 8005c3c:	08005c75 	.word	0x08005c75
 8005c40:	08005c75 	.word	0x08005c75
 8005c44:	08005c7d 	.word	0x08005c7d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c4c:	3308      	adds	r3, #8
 8005c4e:	2101      	movs	r1, #1
 8005c50:	4618      	mov	r0, r3
 8005c52:	f001 fe95 	bl	8007980 <RCCEx_PLL2_Config>
 8005c56:	4603      	mov	r3, r0
 8005c58:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c5c:	e00f      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c62:	3328      	adds	r3, #40	@ 0x28
 8005c64:	2101      	movs	r1, #1
 8005c66:	4618      	mov	r0, r3
 8005c68:	f001 ff3c 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005c6c:	4603      	mov	r3, r0
 8005c6e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8005c72:	e004      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005c7a:	e000      	b.n	8005c7e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8005c7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d10a      	bne.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005c86:	4bbf      	ldr	r3, [pc, #764]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c8a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8005c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005c92:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005c94:	4abb      	ldr	r2, [pc, #748]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005c96:	430b      	orrs	r3, r1
 8005c98:	6553      	str	r3, [r2, #84]	@ 0x54
 8005c9a:	e003      	b.n	8005ca4 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005ca0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cac:	f002 0302 	and.w	r3, r2, #2
 8005cb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8005cba:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	d041      	beq.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8005cc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cc8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005cca:	2b05      	cmp	r3, #5
 8005ccc:	d824      	bhi.n	8005d18 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8005cce:	a201      	add	r2, pc, #4	@ (adr r2, 8005cd4 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8005cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cd4:	08005d21 	.word	0x08005d21
 8005cd8:	08005ced 	.word	0x08005ced
 8005cdc:	08005d03 	.word	0x08005d03
 8005ce0:	08005d21 	.word	0x08005d21
 8005ce4:	08005d21 	.word	0x08005d21
 8005ce8:	08005d21 	.word	0x08005d21
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005cec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005cf0:	3308      	adds	r3, #8
 8005cf2:	2101      	movs	r1, #1
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f001 fe43 	bl	8007980 <RCCEx_PLL2_Config>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d00:	e00f      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d06:	3328      	adds	r3, #40	@ 0x28
 8005d08:	2101      	movs	r1, #1
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f001 feea 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005d10:	4603      	mov	r3, r0
 8005d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8005d16:	e004      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005d18:	2301      	movs	r3, #1
 8005d1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005d1e:	e000      	b.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8005d20:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005d22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d10a      	bne.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005d2a:	4b96      	ldr	r3, [pc, #600]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d2e:	f023 0107 	bic.w	r1, r3, #7
 8005d32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005d38:	4a92      	ldr	r2, [pc, #584]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005d3a:	430b      	orrs	r3, r1
 8005d3c:	6553      	str	r3, [r2, #84]	@ 0x54
 8005d3e:	e003      	b.n	8005d48 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005d44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d50:	f002 0304 	and.w	r3, r2, #4
 8005d54:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005d58:	2300      	movs	r3, #0
 8005d5a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d5e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8005d62:	460b      	mov	r3, r1
 8005d64:	4313      	orrs	r3, r2
 8005d66:	d044      	beq.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8005d68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d70:	2b05      	cmp	r3, #5
 8005d72:	d825      	bhi.n	8005dc0 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8005d74:	a201      	add	r2, pc, #4	@ (adr r2, 8005d7c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8005d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d7a:	bf00      	nop
 8005d7c:	08005dc9 	.word	0x08005dc9
 8005d80:	08005d95 	.word	0x08005d95
 8005d84:	08005dab 	.word	0x08005dab
 8005d88:	08005dc9 	.word	0x08005dc9
 8005d8c:	08005dc9 	.word	0x08005dc9
 8005d90:	08005dc9 	.word	0x08005dc9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005d98:	3308      	adds	r3, #8
 8005d9a:	2101      	movs	r1, #1
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f001 fdef 	bl	8007980 <RCCEx_PLL2_Config>
 8005da2:	4603      	mov	r3, r0
 8005da4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005da8:	e00f      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8005daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dae:	3328      	adds	r3, #40	@ 0x28
 8005db0:	2101      	movs	r1, #1
 8005db2:	4618      	mov	r0, r3
 8005db4:	f001 fe96 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005db8:	4603      	mov	r3, r0
 8005dba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005dbe:	e004      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005dc6:	e000      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10b      	bne.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005dd2:	4b6c      	ldr	r3, [pc, #432]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd6:	f023 0107 	bic.w	r1, r3, #7
 8005dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005dde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005de2:	4a68      	ldr	r2, [pc, #416]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005de4:	430b      	orrs	r3, r1
 8005de6:	6593      	str	r3, [r2, #88]	@ 0x58
 8005de8:	e003      	b.n	8005df2 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dfa:	f002 0320 	and.w	r3, r2, #32
 8005dfe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005e02:	2300      	movs	r3, #0
 8005e04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	d055      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8005e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e1e:	d033      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005e20:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005e24:	d82c      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e2a:	d02f      	beq.n	8005e8c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e30:	d826      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e32:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e36:	d02b      	beq.n	8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005e38:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005e3c:	d820      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e42:	d012      	beq.n	8005e6a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8005e44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005e48:	d81a      	bhi.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d022      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005e4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e52:	d115      	bne.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e58:	3308      	adds	r3, #8
 8005e5a:	2100      	movs	r1, #0
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f001 fd8f 	bl	8007980 <RCCEx_PLL2_Config>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e68:	e015      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005e6e:	3328      	adds	r3, #40	@ 0x28
 8005e70:	2102      	movs	r1, #2
 8005e72:	4618      	mov	r0, r3
 8005e74:	f001 fe36 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005e78:	4603      	mov	r3, r0
 8005e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005e7e:	e00a      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005e86:	e006      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e88:	bf00      	nop
 8005e8a:	e004      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e8c:	bf00      	nop
 8005e8e:	e002      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e90:	bf00      	nop
 8005e92:	e000      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8005e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d10b      	bne.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005e9e:	4b39      	ldr	r3, [pc, #228]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ea2:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8005ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eae:	4a35      	ldr	r2, [pc, #212]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	6553      	str	r3, [r2, #84]	@ 0x54
 8005eb4:	e003      	b.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005eba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8005eca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005ece:	2300      	movs	r3, #0
 8005ed0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005ed4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8005ed8:	460b      	mov	r3, r1
 8005eda:	4313      	orrs	r3, r2
 8005edc:	d058      	beq.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8005ede:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ee2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005ee6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005eea:	d033      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005eec:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005ef0:	d82c      	bhi.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005ef2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ef6:	d02f      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005efc:	d826      	bhi.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005efe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f02:	d02b      	beq.n	8005f5c <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8005f04:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005f08:	d820      	bhi.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f0a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f0e:	d012      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005f10:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f14:	d81a      	bhi.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d022      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005f1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f1e:	d115      	bne.n	8005f4c <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f24:	3308      	adds	r3, #8
 8005f26:	2100      	movs	r1, #0
 8005f28:	4618      	mov	r0, r3
 8005f2a:	f001 fd29 	bl	8007980 <RCCEx_PLL2_Config>
 8005f2e:	4603      	mov	r3, r0
 8005f30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f34:	e015      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005f36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f3a:	3328      	adds	r3, #40	@ 0x28
 8005f3c:	2102      	movs	r1, #2
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f001 fdd0 	bl	8007ae4 <RCCEx_PLL3_Config>
 8005f44:	4603      	mov	r3, r0
 8005f46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005f4a:	e00a      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005f52:	e006      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f54:	bf00      	nop
 8005f56:	e004      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f58:	bf00      	nop
 8005f5a:	e002      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f5c:	bf00      	nop
 8005f5e:	e000      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005f60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005f62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d10e      	bne.n	8005f88 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005f6a:	4b06      	ldr	r3, [pc, #24]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f6e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8005f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f76:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f7a:	4a02      	ldr	r2, [pc, #8]	@ (8005f84 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f80:	e006      	b.n	8005f90 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8005f82:	bf00      	nop
 8005f84:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8005f9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005fa6:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005faa:	460b      	mov	r3, r1
 8005fac:	4313      	orrs	r3, r2
 8005fae:	d055      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8005fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005fb4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005fb8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fbc:	d033      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8005fbe:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8005fc2:	d82c      	bhi.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fc8:	d02f      	beq.n	800602a <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8005fca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fce:	d826      	bhi.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fd0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fd4:	d02b      	beq.n	800602e <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8005fd6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8005fda:	d820      	bhi.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fdc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe0:	d012      	beq.n	8006008 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8005fe2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005fe6:	d81a      	bhi.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d022      	beq.n	8006032 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005fec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ff0:	d115      	bne.n	800601e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005ff6:	3308      	adds	r3, #8
 8005ff8:	2100      	movs	r1, #0
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f001 fcc0 	bl	8007980 <RCCEx_PLL2_Config>
 8006000:	4603      	mov	r3, r0
 8006002:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006006:	e015      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006008:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800600c:	3328      	adds	r3, #40	@ 0x28
 800600e:	2102      	movs	r1, #2
 8006010:	4618      	mov	r0, r3
 8006012:	f001 fd67 	bl	8007ae4 <RCCEx_PLL3_Config>
 8006016:	4603      	mov	r3, r0
 8006018:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800601c:	e00a      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006024:	e006      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006026:	bf00      	nop
 8006028:	e004      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800602a:	bf00      	nop
 800602c:	e002      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800602e:	bf00      	nop
 8006030:	e000      	b.n	8006034 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006032:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006034:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006038:	2b00      	cmp	r3, #0
 800603a:	d10b      	bne.n	8006054 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800603c:	4ba1      	ldr	r3, [pc, #644]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800603e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006040:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006044:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006048:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800604c:	4a9d      	ldr	r2, [pc, #628]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800604e:	430b      	orrs	r3, r1
 8006050:	6593      	str	r3, [r2, #88]	@ 0x58
 8006052:	e003      	b.n	800605c <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006054:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006058:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800605c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006064:	f002 0308 	and.w	r3, r2, #8
 8006068:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800606c:	2300      	movs	r3, #0
 800606e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006072:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006076:	460b      	mov	r3, r1
 8006078:	4313      	orrs	r3, r2
 800607a:	d01e      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800607c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006080:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006084:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006088:	d10c      	bne.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800608a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800608e:	3328      	adds	r3, #40	@ 0x28
 8006090:	2102      	movs	r1, #2
 8006092:	4618      	mov	r0, r3
 8006094:	f001 fd26 	bl	8007ae4 <RCCEx_PLL3_Config>
 8006098:	4603      	mov	r3, r0
 800609a:	2b00      	cmp	r3, #0
 800609c:	d002      	beq.n	80060a4 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800609e:	2301      	movs	r3, #1
 80060a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80060a4:	4b87      	ldr	r3, [pc, #540]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060a8:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80060ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060b4:	4a83      	ldr	r2, [pc, #524]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80060b6:	430b      	orrs	r3, r1
 80060b8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	f002 0310 	and.w	r3, r2, #16
 80060c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80060ca:	2300      	movs	r3, #0
 80060cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80060d0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80060d4:	460b      	mov	r3, r1
 80060d6:	4313      	orrs	r3, r2
 80060d8:	d01e      	beq.n	8006118 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80060da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80060e2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060e6:	d10c      	bne.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80060e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060ec:	3328      	adds	r3, #40	@ 0x28
 80060ee:	2102      	movs	r1, #2
 80060f0:	4618      	mov	r0, r3
 80060f2:	f001 fcf7 	bl	8007ae4 <RCCEx_PLL3_Config>
 80060f6:	4603      	mov	r3, r0
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d002      	beq.n	8006102 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006102:	4b70      	ldr	r3, [pc, #448]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006106:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800610a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800610e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006112:	4a6c      	ldr	r2, [pc, #432]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006114:	430b      	orrs	r3, r1
 8006116:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006120:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006124:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006128:	2300      	movs	r3, #0
 800612a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800612e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006132:	460b      	mov	r3, r1
 8006134:	4313      	orrs	r3, r2
 8006136:	d03e      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800613c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006140:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006144:	d022      	beq.n	800618c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006146:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800614a:	d81b      	bhi.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800614c:	2b00      	cmp	r3, #0
 800614e:	d003      	beq.n	8006158 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006150:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006154:	d00b      	beq.n	800616e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006156:	e015      	b.n	8006184 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006158:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800615c:	3308      	adds	r3, #8
 800615e:	2100      	movs	r1, #0
 8006160:	4618      	mov	r0, r3
 8006162:	f001 fc0d 	bl	8007980 <RCCEx_PLL2_Config>
 8006166:	4603      	mov	r3, r0
 8006168:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800616c:	e00f      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800616e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006172:	3328      	adds	r3, #40	@ 0x28
 8006174:	2102      	movs	r1, #2
 8006176:	4618      	mov	r0, r3
 8006178:	f001 fcb4 	bl	8007ae4 <RCCEx_PLL3_Config>
 800617c:	4603      	mov	r3, r0
 800617e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006182:	e004      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800618a:	e000      	b.n	800618e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800618c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800618e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006192:	2b00      	cmp	r3, #0
 8006194:	d10b      	bne.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006196:	4b4b      	ldr	r3, [pc, #300]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800619a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800619e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80061a6:	4a47      	ldr	r2, [pc, #284]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061a8:	430b      	orrs	r3, r1
 80061aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80061ac:	e003      	b.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80061b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061be:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80061c2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80061c4:	2300      	movs	r3, #0
 80061c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80061c8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80061cc:	460b      	mov	r3, r1
 80061ce:	4313      	orrs	r3, r2
 80061d0:	d03b      	beq.n	800624a <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80061d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061da:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061de:	d01f      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80061e0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80061e4:	d818      	bhi.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80061e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061ea:	d003      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80061ec:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80061f0:	d007      	beq.n	8006202 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80061f2:	e011      	b.n	8006218 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061f4:	4b33      	ldr	r3, [pc, #204]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f8:	4a32      	ldr	r2, [pc, #200]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80061fa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80061fe:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8006200:	e00f      	b.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006206:	3328      	adds	r3, #40	@ 0x28
 8006208:	2101      	movs	r1, #1
 800620a:	4618      	mov	r0, r3
 800620c:	f001 fc6a 	bl	8007ae4 <RCCEx_PLL3_Config>
 8006210:	4603      	mov	r3, r0
 8006212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8006216:	e004      	b.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800621e:	e000      	b.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8006220:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006222:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006226:	2b00      	cmp	r3, #0
 8006228:	d10b      	bne.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800622a:	4b26      	ldr	r3, [pc, #152]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800622c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800622e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800623a:	4a22      	ldr	r2, [pc, #136]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800623c:	430b      	orrs	r3, r1
 800623e:	6553      	str	r3, [r2, #84]	@ 0x54
 8006240:	e003      	b.n	800624a <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006242:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006246:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800624a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800624e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006252:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006256:	673b      	str	r3, [r7, #112]	@ 0x70
 8006258:	2300      	movs	r3, #0
 800625a:	677b      	str	r3, [r7, #116]	@ 0x74
 800625c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006260:	460b      	mov	r3, r1
 8006262:	4313      	orrs	r3, r2
 8006264:	d034      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8006266:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800626c:	2b00      	cmp	r3, #0
 800626e:	d003      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8006270:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006274:	d007      	beq.n	8006286 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8006276:	e011      	b.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006278:	4b12      	ldr	r3, [pc, #72]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800627a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800627c:	4a11      	ldr	r2, [pc, #68]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800627e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006282:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8006284:	e00e      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8006286:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800628a:	3308      	adds	r3, #8
 800628c:	2102      	movs	r1, #2
 800628e:	4618      	mov	r0, r3
 8006290:	f001 fb76 	bl	8007980 <RCCEx_PLL2_Config>
 8006294:	4603      	mov	r3, r0
 8006296:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800629a:	e003      	b.n	80062a4 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800629c:	2301      	movs	r3, #1
 800629e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80062a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80062a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d10d      	bne.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80062ac:	4b05      	ldr	r3, [pc, #20]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80062b0:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80062b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062ba:	4a02      	ldr	r2, [pc, #8]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80062bc:	430b      	orrs	r3, r1
 80062be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80062c0:	e006      	b.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80062c2:	bf00      	nop
 80062c4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80062c8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80062cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80062d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062d8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80062dc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80062de:	2300      	movs	r3, #0
 80062e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80062e2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80062e6:	460b      	mov	r3, r1
 80062e8:	4313      	orrs	r3, r2
 80062ea:	d00c      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80062ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062f0:	3328      	adds	r3, #40	@ 0x28
 80062f2:	2102      	movs	r1, #2
 80062f4:	4618      	mov	r0, r3
 80062f6:	f001 fbf5 	bl	8007ae4 <RCCEx_PLL3_Config>
 80062fa:	4603      	mov	r3, r0
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d002      	beq.n	8006306 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8006300:	2301      	movs	r3, #1
 8006302:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006306:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800630a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800630e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006312:	663b      	str	r3, [r7, #96]	@ 0x60
 8006314:	2300      	movs	r3, #0
 8006316:	667b      	str	r3, [r7, #100]	@ 0x64
 8006318:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800631c:	460b      	mov	r3, r1
 800631e:	4313      	orrs	r3, r2
 8006320:	d038      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8006322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006326:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800632a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800632e:	d018      	beq.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8006330:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006334:	d811      	bhi.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800633a:	d014      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800633c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006340:	d80b      	bhi.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8006342:	2b00      	cmp	r3, #0
 8006344:	d011      	beq.n	800636a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8006346:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800634a:	d106      	bne.n	800635a <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800634c:	4bc3      	ldr	r3, [pc, #780]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800634e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006350:	4ac2      	ldr	r2, [pc, #776]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006352:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006356:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8006358:	e008      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800635a:	2301      	movs	r3, #1
 800635c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006360:	e004      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006362:	bf00      	nop
 8006364:	e002      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8006366:	bf00      	nop
 8006368:	e000      	b.n	800636c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800636a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800636c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10b      	bne.n	800638c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006374:	4bb9      	ldr	r3, [pc, #740]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006378:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800637c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006380:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006384:	4ab5      	ldr	r2, [pc, #724]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006386:	430b      	orrs	r3, r1
 8006388:	6553      	str	r3, [r2, #84]	@ 0x54
 800638a:	e003      	b.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800638c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006390:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800639c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80063a0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80063a2:	2300      	movs	r3, #0
 80063a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80063a6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80063aa:	460b      	mov	r3, r1
 80063ac:	4313      	orrs	r3, r2
 80063ae:	d009      	beq.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80063b0:	4baa      	ldr	r3, [pc, #680]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80063b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80063b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80063be:	4aa7      	ldr	r2, [pc, #668]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063c0:	430b      	orrs	r3, r1
 80063c2:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80063c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063cc:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80063d0:	653b      	str	r3, [r7, #80]	@ 0x50
 80063d2:	2300      	movs	r3, #0
 80063d4:	657b      	str	r3, [r7, #84]	@ 0x54
 80063d6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80063da:	460b      	mov	r3, r1
 80063dc:	4313      	orrs	r3, r2
 80063de:	d00a      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80063e0:	4b9e      	ldr	r3, [pc, #632]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063e2:	691b      	ldr	r3, [r3, #16]
 80063e4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80063e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ec:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80063f0:	4a9a      	ldr	r2, [pc, #616]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80063f2:	430b      	orrs	r3, r1
 80063f4:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fe:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006402:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006404:	2300      	movs	r3, #0
 8006406:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006408:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800640c:	460b      	mov	r3, r1
 800640e:	4313      	orrs	r3, r2
 8006410:	d009      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006412:	4b92      	ldr	r3, [pc, #584]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006414:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006416:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800641a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800641e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006420:	4a8e      	ldr	r2, [pc, #568]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006422:	430b      	orrs	r3, r1
 8006424:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800642a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642e:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8006432:	643b      	str	r3, [r7, #64]	@ 0x40
 8006434:	2300      	movs	r3, #0
 8006436:	647b      	str	r3, [r7, #68]	@ 0x44
 8006438:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800643c:	460b      	mov	r3, r1
 800643e:	4313      	orrs	r3, r2
 8006440:	d00e      	beq.n	8006460 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006442:	4b86      	ldr	r3, [pc, #536]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	4a85      	ldr	r2, [pc, #532]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006448:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800644c:	6113      	str	r3, [r2, #16]
 800644e:	4b83      	ldr	r3, [pc, #524]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8006450:	6919      	ldr	r1, [r3, #16]
 8006452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006456:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800645a:	4a80      	ldr	r2, [pc, #512]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800645c:	430b      	orrs	r3, r1
 800645e:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8006460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006468:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800646c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800646e:	2300      	movs	r3, #0
 8006470:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006472:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006476:	460b      	mov	r3, r1
 8006478:	4313      	orrs	r3, r2
 800647a:	d009      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800647c:	4b77      	ldr	r3, [pc, #476]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800647e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006480:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8006484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800648a:	4a74      	ldr	r2, [pc, #464]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800648c:	430b      	orrs	r3, r1
 800648e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006498:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800649c:	633b      	str	r3, [r7, #48]	@ 0x30
 800649e:	2300      	movs	r3, #0
 80064a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a2:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80064a6:	460b      	mov	r3, r1
 80064a8:	4313      	orrs	r3, r2
 80064aa:	d00a      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80064ac:	4b6b      	ldr	r3, [pc, #428]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b0:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80064b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80064bc:	4a67      	ldr	r2, [pc, #412]	@ (800665c <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80064be:	430b      	orrs	r3, r1
 80064c0:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80064c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ca:	2100      	movs	r1, #0
 80064cc:	62b9      	str	r1, [r7, #40]	@ 0x28
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80064d4:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80064d8:	460b      	mov	r3, r1
 80064da:	4313      	orrs	r3, r2
 80064dc:	d011      	beq.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064e2:	3308      	adds	r3, #8
 80064e4:	2100      	movs	r1, #0
 80064e6:	4618      	mov	r0, r3
 80064e8:	f001 fa4a 	bl	8007980 <RCCEx_PLL2_Config>
 80064ec:	4603      	mov	r3, r0
 80064ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80064f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d003      	beq.n	8006502 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80064fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8006502:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800650a:	2100      	movs	r1, #0
 800650c:	6239      	str	r1, [r7, #32]
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	627b      	str	r3, [r7, #36]	@ 0x24
 8006514:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006518:	460b      	mov	r3, r1
 800651a:	4313      	orrs	r3, r2
 800651c:	d011      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800651e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006522:	3308      	adds	r3, #8
 8006524:	2101      	movs	r1, #1
 8006526:	4618      	mov	r0, r3
 8006528:	f001 fa2a 	bl	8007980 <RCCEx_PLL2_Config>
 800652c:	4603      	mov	r3, r0
 800652e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006532:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006536:	2b00      	cmp	r3, #0
 8006538:	d003      	beq.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800653a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800653e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8006542:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654a:	2100      	movs	r1, #0
 800654c:	61b9      	str	r1, [r7, #24]
 800654e:	f003 0304 	and.w	r3, r3, #4
 8006552:	61fb      	str	r3, [r7, #28]
 8006554:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006558:	460b      	mov	r3, r1
 800655a:	4313      	orrs	r3, r2
 800655c:	d011      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800655e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006562:	3308      	adds	r3, #8
 8006564:	2102      	movs	r1, #2
 8006566:	4618      	mov	r0, r3
 8006568:	f001 fa0a 	bl	8007980 <RCCEx_PLL2_Config>
 800656c:	4603      	mov	r3, r0
 800656e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006572:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006576:	2b00      	cmp	r3, #0
 8006578:	d003      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800657a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800657e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8006582:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800658a:	2100      	movs	r1, #0
 800658c:	6139      	str	r1, [r7, #16]
 800658e:	f003 0308 	and.w	r3, r3, #8
 8006592:	617b      	str	r3, [r7, #20]
 8006594:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006598:	460b      	mov	r3, r1
 800659a:	4313      	orrs	r3, r2
 800659c:	d011      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800659e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065a2:	3328      	adds	r3, #40	@ 0x28
 80065a4:	2100      	movs	r1, #0
 80065a6:	4618      	mov	r0, r3
 80065a8:	f001 fa9c 	bl	8007ae4 <RCCEx_PLL3_Config>
 80065ac:	4603      	mov	r3, r0
 80065ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80065b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d003      	beq.n	80065c2 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80065c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ca:	2100      	movs	r1, #0
 80065cc:	60b9      	str	r1, [r7, #8]
 80065ce:	f003 0310 	and.w	r3, r3, #16
 80065d2:	60fb      	str	r3, [r7, #12]
 80065d4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80065d8:	460b      	mov	r3, r1
 80065da:	4313      	orrs	r3, r2
 80065dc:	d011      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065e2:	3328      	adds	r3, #40	@ 0x28
 80065e4:	2101      	movs	r1, #1
 80065e6:	4618      	mov	r0, r3
 80065e8:	f001 fa7c 	bl	8007ae4 <RCCEx_PLL3_Config>
 80065ec:	4603      	mov	r3, r0
 80065ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80065f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d003      	beq.n	8006602 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80065fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80065fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8006602:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800660a:	2100      	movs	r1, #0
 800660c:	6039      	str	r1, [r7, #0]
 800660e:	f003 0320 	and.w	r3, r3, #32
 8006612:	607b      	str	r3, [r7, #4]
 8006614:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006618:	460b      	mov	r3, r1
 800661a:	4313      	orrs	r3, r2
 800661c:	d011      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800661e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006622:	3328      	adds	r3, #40	@ 0x28
 8006624:	2102      	movs	r1, #2
 8006626:	4618      	mov	r0, r3
 8006628:	f001 fa5c 	bl	8007ae4 <RCCEx_PLL3_Config>
 800662c:	4603      	mov	r3, r0
 800662e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8006632:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006636:	2b00      	cmp	r3, #0
 8006638:	d003      	beq.n	8006642 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800663a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800663e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8006642:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8006646:	2b00      	cmp	r3, #0
 8006648:	d101      	bne.n	800664e <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	e000      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800664e:	2301      	movs	r3, #1
}
 8006650:	4618      	mov	r0, r3
 8006652:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8006656:	46bd      	mov	sp, r7
 8006658:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800665c:	58024400 	.word	0x58024400

08006660 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b090      	sub	sp, #64	@ 0x40
 8006664:	af00      	add	r7, sp, #0
 8006666:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800666a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800666e:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8006672:	430b      	orrs	r3, r1
 8006674:	f040 8094 	bne.w	80067a0 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006678:	4b9e      	ldr	r3, [pc, #632]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800667a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800667c:	f003 0307 	and.w	r3, r3, #7
 8006680:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006684:	2b04      	cmp	r3, #4
 8006686:	f200 8087 	bhi.w	8006798 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800668a:	a201      	add	r2, pc, #4	@ (adr r2, 8006690 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800668c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006690:	080066a5 	.word	0x080066a5
 8006694:	080066cd 	.word	0x080066cd
 8006698:	080066f5 	.word	0x080066f5
 800669c:	08006791 	.word	0x08006791
 80066a0:	0800671d 	.word	0x0800671d
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80066a4:	4b93      	ldr	r3, [pc, #588]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80066b0:	d108      	bne.n	80066c4 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80066b2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 f810 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80066bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066c0:	f000 bd45 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066c4:	2300      	movs	r3, #0
 80066c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066c8:	f000 bd41 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80066cc:	4b89      	ldr	r3, [pc, #548]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066d8:	d108      	bne.n	80066ec <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066da:	f107 0318 	add.w	r3, r7, #24
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 fd54 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80066e4:	69bb      	ldr	r3, [r7, #24]
 80066e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80066e8:	f000 bd31 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80066f0:	f000 bd2d 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80066f4:	4b7f      	ldr	r3, [pc, #508]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80066fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006700:	d108      	bne.n	8006714 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006702:	f107 030c 	add.w	r3, r7, #12
 8006706:	4618      	mov	r0, r3
 8006708:	f000 fe94 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006710:	f000 bd1d 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006714:	2300      	movs	r3, #0
 8006716:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006718:	f000 bd19 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800671c:	4b75      	ldr	r3, [pc, #468]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800671e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006720:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006724:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006726:	4b73      	ldr	r3, [pc, #460]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f003 0304 	and.w	r3, r3, #4
 800672e:	2b04      	cmp	r3, #4
 8006730:	d10c      	bne.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8006732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006734:	2b00      	cmp	r3, #0
 8006736:	d109      	bne.n	800674c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006738:	4b6e      	ldr	r3, [pc, #440]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	08db      	lsrs	r3, r3, #3
 800673e:	f003 0303 	and.w	r3, r3, #3
 8006742:	4a6d      	ldr	r2, [pc, #436]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006744:	fa22 f303 	lsr.w	r3, r2, r3
 8006748:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800674a:	e01f      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800674c:	4b69      	ldr	r3, [pc, #420]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006754:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006758:	d106      	bne.n	8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800675a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800675c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006760:	d102      	bne.n	8006768 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006762:	4b66      	ldr	r3, [pc, #408]	@ (80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8006764:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006766:	e011      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006768:	4b62      	ldr	r3, [pc, #392]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006770:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006774:	d106      	bne.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8006776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006778:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800677c:	d102      	bne.n	8006784 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800677e:	4b60      	ldr	r3, [pc, #384]	@ (8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8006780:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006782:	e003      	b.n	800678c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006784:	2300      	movs	r3, #0
 8006786:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006788:	f000 bce1 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800678c:	f000 bcdf 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006790:	4b5c      	ldr	r3, [pc, #368]	@ (8006904 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8006792:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006794:	f000 bcdb 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006798:	2300      	movs	r3, #0
 800679a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800679c:	f000 bcd7 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80067a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80067a4:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80067a8:	430b      	orrs	r3, r1
 80067aa:	f040 80ad 	bne.w	8006908 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80067ae:	4b51      	ldr	r3, [pc, #324]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80067b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067b2:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80067b6:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067be:	d056      	beq.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80067c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067c6:	f200 8090 	bhi.w	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80067ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067cc:	2bc0      	cmp	r3, #192	@ 0xc0
 80067ce:	f000 8088 	beq.w	80068e2 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 80067d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067d4:	2bc0      	cmp	r3, #192	@ 0xc0
 80067d6:	f200 8088 	bhi.w	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80067da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067dc:	2b80      	cmp	r3, #128	@ 0x80
 80067de:	d032      	beq.n	8006846 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80067e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067e2:	2b80      	cmp	r3, #128	@ 0x80
 80067e4:	f200 8081 	bhi.w	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80067e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80067ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067f0:	2b40      	cmp	r3, #64	@ 0x40
 80067f2:	d014      	beq.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 80067f4:	e079      	b.n	80068ea <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80067f6:	4b3f      	ldr	r3, [pc, #252]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067fe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006802:	d108      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006804:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006808:	4618      	mov	r0, r3
 800680a:	f000 ff67 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800680e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006812:	f000 bc9c 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006816:	2300      	movs	r3, #0
 8006818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800681a:	f000 bc98 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800681e:	4b35      	ldr	r3, [pc, #212]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006826:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800682a:	d108      	bne.n	800683e <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800682c:	f107 0318 	add.w	r3, r7, #24
 8006830:	4618      	mov	r0, r3
 8006832:	f000 fcab 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800683a:	f000 bc88 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800683e:	2300      	movs	r3, #0
 8006840:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006842:	f000 bc84 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006846:	4b2b      	ldr	r3, [pc, #172]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800684e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006852:	d108      	bne.n	8006866 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006854:	f107 030c 	add.w	r3, r7, #12
 8006858:	4618      	mov	r0, r3
 800685a:	f000 fdeb 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006862:	f000 bc74 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006866:	2300      	movs	r3, #0
 8006868:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800686a:	f000 bc70 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800686e:	4b21      	ldr	r3, [pc, #132]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8006870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006872:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006876:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006878:	4b1e      	ldr	r3, [pc, #120]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f003 0304 	and.w	r3, r3, #4
 8006880:	2b04      	cmp	r3, #4
 8006882:	d10c      	bne.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8006884:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006886:	2b00      	cmp	r3, #0
 8006888:	d109      	bne.n	800689e <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800688a:	4b1a      	ldr	r3, [pc, #104]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	08db      	lsrs	r3, r3, #3
 8006890:	f003 0303 	and.w	r3, r3, #3
 8006894:	4a18      	ldr	r2, [pc, #96]	@ (80068f8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8006896:	fa22 f303 	lsr.w	r3, r2, r3
 800689a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800689c:	e01f      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800689e:	4b15      	ldr	r3, [pc, #84]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068a6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068aa:	d106      	bne.n	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80068ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ae:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80068b2:	d102      	bne.n	80068ba <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80068b4:	4b11      	ldr	r3, [pc, #68]	@ (80068fc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80068b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068b8:	e011      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80068ba:	4b0e      	ldr	r3, [pc, #56]	@ (80068f4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068c2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80068c6:	d106      	bne.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80068c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80068ce:	d102      	bne.n	80068d6 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80068d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006900 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80068d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80068d4:	e003      	b.n	80068de <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80068d6:	2300      	movs	r3, #0
 80068d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80068da:	f000 bc38 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80068de:	f000 bc36 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80068e2:	4b08      	ldr	r3, [pc, #32]	@ (8006904 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80068e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068e6:	f000 bc32 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80068ea:	2300      	movs	r3, #0
 80068ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80068ee:	f000 bc2e 	b.w	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80068f2:	bf00      	nop
 80068f4:	58024400 	.word	0x58024400
 80068f8:	03d09000 	.word	0x03d09000
 80068fc:	003d0900 	.word	0x003d0900
 8006900:	007a1200 	.word	0x007a1200
 8006904:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8006908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800690c:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8006910:	430b      	orrs	r3, r1
 8006912:	f040 809c 	bne.w	8006a4e <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8006916:	4b9e      	ldr	r3, [pc, #632]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800691a:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800691e:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006922:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006926:	d054      	beq.n	80069d2 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8006928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800692a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800692e:	f200 808b 	bhi.w	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006934:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006938:	f000 8083 	beq.w	8006a42 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 800693c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8006942:	f200 8081 	bhi.w	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006948:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800694c:	d02f      	beq.n	80069ae <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 800694e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006950:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006954:	d878      	bhi.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8006956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006958:	2b00      	cmp	r3, #0
 800695a:	d004      	beq.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 800695c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800695e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006962:	d012      	beq.n	800698a <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8006964:	e070      	b.n	8006a48 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006966:	4b8a      	ldr	r3, [pc, #552]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800696e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006972:	d107      	bne.n	8006984 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006974:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006978:	4618      	mov	r0, r3
 800697a:	f000 feaf 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800697e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006980:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006982:	e3e4      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006984:	2300      	movs	r3, #0
 8006986:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006988:	e3e1      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800698a:	4b81      	ldr	r3, [pc, #516]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006992:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006996:	d107      	bne.n	80069a8 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006998:	f107 0318 	add.w	r3, r7, #24
 800699c:	4618      	mov	r0, r3
 800699e:	f000 fbf5 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80069a2:	69bb      	ldr	r3, [r7, #24]
 80069a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069a6:	e3d2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069a8:	2300      	movs	r3, #0
 80069aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069ac:	e3cf      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80069ae:	4b78      	ldr	r3, [pc, #480]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80069b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80069ba:	d107      	bne.n	80069cc <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80069bc:	f107 030c 	add.w	r3, r7, #12
 80069c0:	4618      	mov	r0, r3
 80069c2:	f000 fd37 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80069ca:	e3c0      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80069cc:	2300      	movs	r3, #0
 80069ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80069d0:	e3bd      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80069d2:	4b6f      	ldr	r3, [pc, #444]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80069da:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80069dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0304 	and.w	r3, r3, #4
 80069e4:	2b04      	cmp	r3, #4
 80069e6:	d10c      	bne.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 80069e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d109      	bne.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80069ee:	4b68      	ldr	r3, [pc, #416]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	08db      	lsrs	r3, r3, #3
 80069f4:	f003 0303 	and.w	r3, r3, #3
 80069f8:	4a66      	ldr	r2, [pc, #408]	@ (8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80069fa:	fa22 f303 	lsr.w	r3, r2, r3
 80069fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a00:	e01e      	b.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006a02:	4b63      	ldr	r3, [pc, #396]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a0e:	d106      	bne.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8006a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006a16:	d102      	bne.n	8006a1e <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006a18:	4b5f      	ldr	r3, [pc, #380]	@ (8006b98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006a1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a1c:	e010      	b.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006a1e:	4b5c      	ldr	r3, [pc, #368]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006a2a:	d106      	bne.n	8006a3a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8006a2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a2e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006a32:	d102      	bne.n	8006a3a <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006a34:	4b59      	ldr	r3, [pc, #356]	@ (8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006a38:	e002      	b.n	8006a40 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006a3e:	e386      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006a40:	e385      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006a42:	4b57      	ldr	r3, [pc, #348]	@ (8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a46:	e382      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006a4c:	e37f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8006a4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a52:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8006a56:	430b      	orrs	r3, r1
 8006a58:	f040 80a7 	bne.w	8006baa <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8006a5c:	4b4c      	ldr	r3, [pc, #304]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006a5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a60:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8006a64:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8006a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a68:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a6c:	d055      	beq.n	8006b1a <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 8006a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a74:	f200 8096 	bhi.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a7a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a7e:	f000 8084 	beq.w	8006b8a <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8006a82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a84:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006a88:	f200 808c 	bhi.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a92:	d030      	beq.n	8006af6 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8006a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a96:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006a9a:	f200 8083 	bhi.w	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8006a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d004      	beq.n	8006aae <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8006aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006aaa:	d012      	beq.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8006aac:	e07a      	b.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006aae:	4b38      	ldr	r3, [pc, #224]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006ab6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006aba:	d107      	bne.n	8006acc <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006abc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f000 fe0b 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006ac6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006aca:	e340      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006acc:	2300      	movs	r3, #0
 8006ace:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ad0:	e33d      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ad2:	4b2f      	ldr	r3, [pc, #188]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ada:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006ade:	d107      	bne.n	8006af0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ae0:	f107 0318 	add.w	r3, r7, #24
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f000 fb51 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006aea:	69bb      	ldr	r3, [r7, #24]
 8006aec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006aee:	e32e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006af0:	2300      	movs	r3, #0
 8006af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006af4:	e32b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006af6:	4b26      	ldr	r3, [pc, #152]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006afe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b02:	d107      	bne.n	8006b14 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006b04:	f107 030c 	add.w	r3, r7, #12
 8006b08:	4618      	mov	r0, r3
 8006b0a:	f000 fc93 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006b12:	e31c      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b18:	e319      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b1e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006b22:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006b24:	4b1a      	ldr	r3, [pc, #104]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f003 0304 	and.w	r3, r3, #4
 8006b2c:	2b04      	cmp	r3, #4
 8006b2e:	d10c      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8006b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d109      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006b36:	4b16      	ldr	r3, [pc, #88]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	08db      	lsrs	r3, r3, #3
 8006b3c:	f003 0303 	and.w	r3, r3, #3
 8006b40:	4a14      	ldr	r2, [pc, #80]	@ (8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8006b42:	fa22 f303 	lsr.w	r3, r2, r3
 8006b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b48:	e01e      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006b4a:	4b11      	ldr	r3, [pc, #68]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b52:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006b56:	d106      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8006b58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b5a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b5e:	d102      	bne.n	8006b66 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006b60:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8006b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b64:	e010      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006b66:	4b0a      	ldr	r3, [pc, #40]	@ (8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006b72:	d106      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8006b74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b76:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006b7a:	d102      	bne.n	8006b82 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006b7c:	4b07      	ldr	r3, [pc, #28]	@ (8006b9c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8006b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006b80:	e002      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006b82:	2300      	movs	r3, #0
 8006b84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006b86:	e2e2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b88:	e2e1      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006b8a:	4b05      	ldr	r3, [pc, #20]	@ (8006ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8006b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006b8e:	e2de      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006b90:	58024400 	.word	0x58024400
 8006b94:	03d09000 	.word	0x03d09000
 8006b98:	003d0900 	.word	0x003d0900
 8006b9c:	007a1200 	.word	0x007a1200
 8006ba0:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ba8:	e2d1      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8006baa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bae:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8006bb2:	430b      	orrs	r3, r1
 8006bb4:	f040 809c 	bne.w	8006cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8006bb8:	4b93      	ldr	r3, [pc, #588]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006bbc:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006bc0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bc4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bc8:	d054      	beq.n	8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8006bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bcc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006bd0:	f200 808b 	bhi.w	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006bd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bd6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006bda:	f000 8083 	beq.w	8006ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8006bde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006be0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006be4:	f200 8081 	bhi.w	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bee:	d02f      	beq.n	8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8006bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006bf6:	d878      	bhi.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8006bf8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d004      	beq.n	8006c08 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8006bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c04:	d012      	beq.n	8006c2c <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8006c06:	e070      	b.n	8006cea <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006c08:	4b7f      	ldr	r3, [pc, #508]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006c14:	d107      	bne.n	8006c26 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006c16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f000 fd5e 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c24:	e293      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c26:	2300      	movs	r3, #0
 8006c28:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c2a:	e290      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006c2c:	4b76      	ldr	r3, [pc, #472]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c34:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c38:	d107      	bne.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006c3a:	f107 0318 	add.w	r3, r7, #24
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f000 faa4 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006c44:	69bb      	ldr	r3, [r7, #24]
 8006c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c48:	e281      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c4e:	e27e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006c50:	4b6d      	ldr	r3, [pc, #436]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c58:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c5c:	d107      	bne.n	8006c6e <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006c5e:	f107 030c 	add.w	r3, r7, #12
 8006c62:	4618      	mov	r0, r3
 8006c64:	f000 fbe6 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006c6c:	e26f      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006c6e:	2300      	movs	r3, #0
 8006c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006c72:	e26c      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006c74:	4b64      	ldr	r3, [pc, #400]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c78:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006c7c:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006c7e:	4b62      	ldr	r3, [pc, #392]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f003 0304 	and.w	r3, r3, #4
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d10c      	bne.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8006c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d109      	bne.n	8006ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006c90:	4b5d      	ldr	r3, [pc, #372]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	08db      	lsrs	r3, r3, #3
 8006c96:	f003 0303 	and.w	r3, r3, #3
 8006c9a:	4a5c      	ldr	r2, [pc, #368]	@ (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8006ca0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ca2:	e01e      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006ca4:	4b58      	ldr	r3, [pc, #352]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006cac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cb0:	d106      	bne.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8006cb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006cb8:	d102      	bne.n	8006cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006cba:	4b55      	ldr	r3, [pc, #340]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cbe:	e010      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006cc0:	4b51      	ldr	r3, [pc, #324]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ccc:	d106      	bne.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8006cce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006cd0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006cd4:	d102      	bne.n	8006cdc <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006cd6:	4b4f      	ldr	r3, [pc, #316]	@ (8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cda:	e002      	b.n	8006ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006cdc:	2300      	movs	r3, #0
 8006cde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006ce0:	e235      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006ce2:	e234      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8006ce4:	4b4c      	ldr	r3, [pc, #304]	@ (8006e18 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8006ce6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce8:	e231      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006cea:	2300      	movs	r3, #0
 8006cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cee:	e22e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8006cf0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cf4:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8006cf8:	430b      	orrs	r3, r1
 8006cfa:	f040 808f 	bne.w	8006e1c <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8006cfe:	4b42      	ldr	r3, [pc, #264]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d00:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d02:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006d06:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8006d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d0a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d0e:	d06b      	beq.n	8006de8 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8006d10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d12:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d16:	d874      	bhi.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d1e:	d056      	beq.n	8006dce <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8006d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d22:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006d26:	d86c      	bhi.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d2e:	d03b      	beq.n	8006da8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8006d30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d32:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006d36:	d864      	bhi.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d3a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d3e:	d021      	beq.n	8006d84 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d42:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006d46:	d85c      	bhi.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8006d48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d004      	beq.n	8006d58 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d54:	d004      	beq.n	8006d60 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8006d56:	e054      	b.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8006d58:	f7fe fa4c 	bl	80051f4 <HAL_RCC_GetPCLK1Freq>
 8006d5c:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006d5e:	e1f6      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006d60:	4b29      	ldr	r3, [pc, #164]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d6c:	d107      	bne.n	8006d7e <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006d6e:	f107 0318 	add.w	r3, r7, #24
 8006d72:	4618      	mov	r0, r3
 8006d74:	f000 fa0a 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006d7c:	e1e7      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006d7e:	2300      	movs	r3, #0
 8006d80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d82:	e1e4      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006d84:	4b20      	ldr	r3, [pc, #128]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d90:	d107      	bne.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006d92:	f107 030c 	add.w	r3, r7, #12
 8006d96:	4618      	mov	r0, r3
 8006d98:	f000 fb4c 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8006d9c:	693b      	ldr	r3, [r7, #16]
 8006d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006da0:	e1d5      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006da2:	2300      	movs	r3, #0
 8006da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006da6:	e1d2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006da8:	4b17      	ldr	r3, [pc, #92]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f003 0304 	and.w	r3, r3, #4
 8006db0:	2b04      	cmp	r3, #4
 8006db2:	d109      	bne.n	8006dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006db4:	4b14      	ldr	r3, [pc, #80]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	08db      	lsrs	r3, r3, #3
 8006dba:	f003 0303 	and.w	r3, r3, #3
 8006dbe:	4a13      	ldr	r2, [pc, #76]	@ (8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8006dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8006dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dc6:	e1c2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dc8:	2300      	movs	r3, #0
 8006dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006dcc:	e1bf      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8006dce:	4b0e      	ldr	r3, [pc, #56]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dda:	d102      	bne.n	8006de2 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8006ddc:	4b0c      	ldr	r3, [pc, #48]	@ (8006e10 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8006dde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006de0:	e1b5      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006de2:	2300      	movs	r3, #0
 8006de4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006de6:	e1b2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8006de8:	4b07      	ldr	r3, [pc, #28]	@ (8006e08 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006df0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006df4:	d102      	bne.n	8006dfc <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8006df6:	4b07      	ldr	r3, [pc, #28]	@ (8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8006df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006dfa:	e1a8      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e00:	e1a5      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8006e02:	2300      	movs	r3, #0
 8006e04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e06:	e1a2      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006e08:	58024400 	.word	0x58024400
 8006e0c:	03d09000 	.word	0x03d09000
 8006e10:	003d0900 	.word	0x003d0900
 8006e14:	007a1200 	.word	0x007a1200
 8006e18:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8006e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e20:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006e24:	430b      	orrs	r3, r1
 8006e26:	d173      	bne.n	8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8006e28:	4b9c      	ldr	r3, [pc, #624]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006e30:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e34:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e38:	d02f      	beq.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8006e3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006e40:	d863      	bhi.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8006e42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d004      	beq.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8006e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e4e:	d012      	beq.n	8006e76 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006e50:	e05b      	b.n	8006f0a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006e52:	4b92      	ldr	r3, [pc, #584]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006e5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e5e:	d107      	bne.n	8006e70 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e60:	f107 0318 	add.w	r3, r7, #24
 8006e64:	4618      	mov	r0, r3
 8006e66:	f000 f991 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8006e6a:	69bb      	ldr	r3, [r7, #24]
 8006e6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e6e:	e16e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e70:	2300      	movs	r3, #0
 8006e72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e74:	e16b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8006e76:	4b89      	ldr	r3, [pc, #548]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006e7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e82:	d107      	bne.n	8006e94 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006e84:	f107 030c 	add.w	r3, r7, #12
 8006e88:	4618      	mov	r0, r3
 8006e8a:	f000 fad3 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8006e8e:	697b      	ldr	r3, [r7, #20]
 8006e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006e92:	e15c      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006e94:	2300      	movs	r3, #0
 8006e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006e98:	e159      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006e9a:	4b80      	ldr	r3, [pc, #512]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e9e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006ea2:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8006ea4:	4b7d      	ldr	r3, [pc, #500]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0304 	and.w	r3, r3, #4
 8006eac:	2b04      	cmp	r3, #4
 8006eae:	d10c      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8006eb0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d109      	bne.n	8006eca <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8006eb6:	4b79      	ldr	r3, [pc, #484]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	08db      	lsrs	r3, r3, #3
 8006ebc:	f003 0303 	and.w	r3, r3, #3
 8006ec0:	4a77      	ldr	r2, [pc, #476]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8006ec2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ec8:	e01e      	b.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8006eca:	4b74      	ldr	r3, [pc, #464]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ed2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006ed6:	d106      	bne.n	8006ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8006ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eda:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006ede:	d102      	bne.n	8006ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8006ee0:	4b70      	ldr	r3, [pc, #448]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8006ee2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006ee4:	e010      	b.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8006ee6:	4b6d      	ldr	r3, [pc, #436]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ef2:	d106      	bne.n	8006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8006ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006efa:	d102      	bne.n	8006f02 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8006efc:	4b6a      	ldr	r3, [pc, #424]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8006efe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f00:	e002      	b.n	8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8006f02:	2300      	movs	r3, #0
 8006f04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8006f06:	e122      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8006f08:	e121      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f0e:	e11e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8006f10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f14:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006f18:	430b      	orrs	r3, r1
 8006f1a:	d133      	bne.n	8006f84 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8006f1c:	4b5f      	ldr	r3, [pc, #380]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006f24:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d004      	beq.n	8006f36 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8006f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f32:	d012      	beq.n	8006f5a <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8006f34:	e023      	b.n	8006f7e <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8006f36:	4b59      	ldr	r3, [pc, #356]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f3e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f42:	d107      	bne.n	8006f54 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f48:	4618      	mov	r0, r3
 8006f4a:	f000 fbc7 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006f4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f52:	e0fc      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f54:	2300      	movs	r3, #0
 8006f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f58:	e0f9      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006f5a:	4b50      	ldr	r3, [pc, #320]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006f62:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006f66:	d107      	bne.n	8006f78 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006f68:	f107 0318 	add.w	r3, r7, #24
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f000 f90d 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8006f72:	6a3b      	ldr	r3, [r7, #32]
 8006f74:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8006f76:	e0ea      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f7c:	e0e7      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f82:	e0e4      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8006f84:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f88:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8006f8c:	430b      	orrs	r3, r1
 8006f8e:	f040 808d 	bne.w	80070ac <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8006f92:	4b42      	ldr	r3, [pc, #264]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006f94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f96:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8006f9a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8006f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006fa2:	d06b      	beq.n	800707c <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8006fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006faa:	d874      	bhi.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fb2:	d056      	beq.n	8007062 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fba:	d86c      	bhi.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fbe:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fc2:	d03b      	beq.n	800703c <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8006fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006fca:	d864      	bhi.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006fcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fd2:	d021      	beq.n	8007018 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fd6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fda:	d85c      	bhi.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8006fdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d004      	beq.n	8006fec <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8006fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006fe8:	d004      	beq.n	8006ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8006fea:	e054      	b.n	8007096 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8006fec:	f000 f8b8 	bl	8007160 <HAL_RCCEx_GetD3PCLK1Freq>
 8006ff0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ff2:	e0ac      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8006ff4:	4b29      	ldr	r3, [pc, #164]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ffc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007000:	d107      	bne.n	8007012 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007002:	f107 0318 	add.w	r3, r7, #24
 8007006:	4618      	mov	r0, r3
 8007008:	f000 f8c0 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800700c:	69fb      	ldr	r3, [r7, #28]
 800700e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007010:	e09d      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007012:	2300      	movs	r3, #0
 8007014:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007016:	e09a      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8007018:	4b20      	ldr	r3, [pc, #128]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007020:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007024:	d107      	bne.n	8007036 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007026:	f107 030c 	add.w	r3, r7, #12
 800702a:	4618      	mov	r0, r3
 800702c:	f000 fa02 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007034:	e08b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007036:	2300      	movs	r3, #0
 8007038:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800703a:	e088      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800703c:	4b17      	ldr	r3, [pc, #92]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0304 	and.w	r3, r3, #4
 8007044:	2b04      	cmp	r3, #4
 8007046:	d109      	bne.n	800705c <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007048:	4b14      	ldr	r3, [pc, #80]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	08db      	lsrs	r3, r3, #3
 800704e:	f003 0303 	and.w	r3, r3, #3
 8007052:	4a13      	ldr	r2, [pc, #76]	@ (80070a0 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8007054:	fa22 f303 	lsr.w	r3, r2, r3
 8007058:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800705a:	e078      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800705c:	2300      	movs	r3, #0
 800705e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007060:	e075      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8007062:	4b0e      	ldr	r3, [pc, #56]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800706a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800706e:	d102      	bne.n	8007076 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8007070:	4b0c      	ldr	r3, [pc, #48]	@ (80070a4 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8007072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007074:	e06b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007076:	2300      	movs	r3, #0
 8007078:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800707a:	e068      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800707c:	4b07      	ldr	r3, [pc, #28]	@ (800709c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007084:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007088:	d102      	bne.n	8007090 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 800708a:	4b07      	ldr	r3, [pc, #28]	@ (80070a8 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 800708c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800708e:	e05e      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007094:	e05b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8007096:	2300      	movs	r3, #0
 8007098:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800709a:	e058      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 800709c:	58024400 	.word	0x58024400
 80070a0:	03d09000 	.word	0x03d09000
 80070a4:	003d0900 	.word	0x003d0900
 80070a8:	007a1200 	.word	0x007a1200
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 80070ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80070b0:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80070b4:	430b      	orrs	r3, r1
 80070b6:	d148      	bne.n	800714a <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80070b8:	4b27      	ldr	r3, [pc, #156]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070bc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80070c0:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80070c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070c8:	d02a      	beq.n	8007120 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 80070ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80070d0:	d838      	bhi.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 80070d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d004      	beq.n	80070e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 80070d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80070de:	d00d      	beq.n	80070fc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 80070e0:	e030      	b.n	8007144 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80070e2:	4b1d      	ldr	r3, [pc, #116]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80070ee:	d102      	bne.n	80070f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 80070f0:	4b1a      	ldr	r3, [pc, #104]	@ (800715c <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 80070f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80070f4:	e02b      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80070f6:	2300      	movs	r3, #0
 80070f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070fa:	e028      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80070fc:	4b16      	ldr	r3, [pc, #88]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007104:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007108:	d107      	bne.n	800711a <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800710a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800710e:	4618      	mov	r0, r3
 8007110:	f000 fae4 	bl	80076dc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8007118:	e019      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800711a:	2300      	movs	r3, #0
 800711c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800711e:	e016      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8007120:	4b0d      	ldr	r3, [pc, #52]	@ (8007158 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007128:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800712c:	d107      	bne.n	800713e <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800712e:	f107 0318 	add.w	r3, r7, #24
 8007132:	4618      	mov	r0, r3
 8007134:	f000 f82a 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800713c:	e007      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 800713e:	2300      	movs	r3, #0
 8007140:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007142:	e004      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8007144:	2300      	movs	r3, #0
 8007146:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007148:	e001      	b.n	800714e <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 800714a:	2300      	movs	r3, #0
 800714c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800714e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007150:	4618      	mov	r0, r3
 8007152:	3740      	adds	r7, #64	@ 0x40
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}
 8007158:	58024400 	.word	0x58024400
 800715c:	007a1200 	.word	0x007a1200

08007160 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8007164:	f7fe f816 	bl	8005194 <HAL_RCC_GetHCLKFreq>
 8007168:	4602      	mov	r2, r0
 800716a:	4b06      	ldr	r3, [pc, #24]	@ (8007184 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	091b      	lsrs	r3, r3, #4
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	4904      	ldr	r1, [pc, #16]	@ (8007188 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8007176:	5ccb      	ldrb	r3, [r1, r3]
 8007178:	f003 031f 	and.w	r3, r3, #31
 800717c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007180:	4618      	mov	r0, r3
 8007182:	bd80      	pop	{r7, pc}
 8007184:	58024400 	.word	0x58024400
 8007188:	0800c160 	.word	0x0800c160

0800718c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800718c:	b480      	push	{r7}
 800718e:	b089      	sub	sp, #36	@ 0x24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007194:	4ba1      	ldr	r3, [pc, #644]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007198:	f003 0303 	and.w	r3, r3, #3
 800719c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800719e:	4b9f      	ldr	r3, [pc, #636]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a2:	0b1b      	lsrs	r3, r3, #12
 80071a4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80071a8:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80071aa:	4b9c      	ldr	r3, [pc, #624]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071ae:	091b      	lsrs	r3, r3, #4
 80071b0:	f003 0301 	and.w	r3, r3, #1
 80071b4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80071b6:	4b99      	ldr	r3, [pc, #612]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071ba:	08db      	lsrs	r3, r3, #3
 80071bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071c0:	693a      	ldr	r2, [r7, #16]
 80071c2:	fb02 f303 	mul.w	r3, r2, r3
 80071c6:	ee07 3a90 	vmov	s15, r3
 80071ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071ce:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80071d2:	697b      	ldr	r3, [r7, #20]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	f000 8111 	beq.w	80073fc <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	2b02      	cmp	r3, #2
 80071de:	f000 8083 	beq.w	80072e8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80071e2:	69bb      	ldr	r3, [r7, #24]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	f200 80a1 	bhi.w	800732c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80071ea:	69bb      	ldr	r3, [r7, #24]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d003      	beq.n	80071f8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80071f0:	69bb      	ldr	r3, [r7, #24]
 80071f2:	2b01      	cmp	r3, #1
 80071f4:	d056      	beq.n	80072a4 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80071f6:	e099      	b.n	800732c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80071f8:	4b88      	ldr	r3, [pc, #544]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f003 0320 	and.w	r3, r3, #32
 8007200:	2b00      	cmp	r3, #0
 8007202:	d02d      	beq.n	8007260 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007204:	4b85      	ldr	r3, [pc, #532]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	08db      	lsrs	r3, r3, #3
 800720a:	f003 0303 	and.w	r3, r3, #3
 800720e:	4a84      	ldr	r2, [pc, #528]	@ (8007420 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007210:	fa22 f303 	lsr.w	r3, r2, r3
 8007214:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	ee07 3a90 	vmov	s15, r3
 800721c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	ee07 3a90 	vmov	s15, r3
 8007226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800722a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800722e:	4b7b      	ldr	r3, [pc, #492]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007236:	ee07 3a90 	vmov	s15, r3
 800723a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800723e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007242:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800724a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800724e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800725a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800725e:	e087      	b.n	8007370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	ee07 3a90 	vmov	s15, r3
 8007266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800726a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007428 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800726e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007272:	4b6a      	ldr	r3, [pc, #424]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800727a:	ee07 3a90 	vmov	s15, r3
 800727e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007282:	ed97 6a03 	vldr	s12, [r7, #12]
 8007286:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800728a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800728e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800729e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072a2:	e065      	b.n	8007370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80072a4:	697b      	ldr	r3, [r7, #20]
 80072a6:	ee07 3a90 	vmov	s15, r3
 80072aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072ae:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80072b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072b6:	4b59      	ldr	r3, [pc, #356]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072be:	ee07 3a90 	vmov	s15, r3
 80072c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80072ca:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80072ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80072d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80072d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80072de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80072e6:	e043      	b.n	8007370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80072e8:	697b      	ldr	r3, [r7, #20]
 80072ea:	ee07 3a90 	vmov	s15, r3
 80072ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072f2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007430 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80072f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072fa:	4b48      	ldr	r3, [pc, #288]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80072fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800730a:	ed97 6a03 	vldr	s12, [r7, #12]
 800730e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007312:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007316:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800731a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800731e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007322:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007326:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800732a:	e021      	b.n	8007370 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	ee07 3a90 	vmov	s15, r3
 8007332:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007336:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800742c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800733a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800733e:	4b37      	ldr	r3, [pc, #220]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007346:	ee07 3a90 	vmov	s15, r3
 800734a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800734e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007352:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8007424 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007356:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800735a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800735e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007366:	ee67 7a27 	vmul.f32	s15, s14, s15
 800736a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800736e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007370:	4b2a      	ldr	r3, [pc, #168]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007374:	0a5b      	lsrs	r3, r3, #9
 8007376:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800737a:	ee07 3a90 	vmov	s15, r3
 800737e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007382:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007386:	ee37 7a87 	vadd.f32	s14, s15, s14
 800738a:	edd7 6a07 	vldr	s13, [r7, #28]
 800738e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007392:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007396:	ee17 2a90 	vmov	r2, s15
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800739e:	4b1f      	ldr	r3, [pc, #124]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073a2:	0c1b      	lsrs	r3, r3, #16
 80073a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073a8:	ee07 3a90 	vmov	s15, r3
 80073ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073b0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073b4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80073bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073c4:	ee17 2a90 	vmov	r2, s15
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80073cc:	4b13      	ldr	r3, [pc, #76]	@ (800741c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80073ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d0:	0e1b      	lsrs	r3, r3, #24
 80073d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073d6:	ee07 3a90 	vmov	s15, r3
 80073da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80073de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073e2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80073e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80073ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073f2:	ee17 2a90 	vmov	r2, s15
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80073fa:	e008      	b.n	800740e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2200      	movs	r2, #0
 8007406:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2200      	movs	r2, #0
 800740c:	609a      	str	r2, [r3, #8]
}
 800740e:	bf00      	nop
 8007410:	3724      	adds	r7, #36	@ 0x24
 8007412:	46bd      	mov	sp, r7
 8007414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007418:	4770      	bx	lr
 800741a:	bf00      	nop
 800741c:	58024400 	.word	0x58024400
 8007420:	03d09000 	.word	0x03d09000
 8007424:	46000000 	.word	0x46000000
 8007428:	4c742400 	.word	0x4c742400
 800742c:	4a742400 	.word	0x4a742400
 8007430:	4af42400 	.word	0x4af42400

08007434 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8007434:	b480      	push	{r7}
 8007436:	b089      	sub	sp, #36	@ 0x24
 8007438:	af00      	add	r7, sp, #0
 800743a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800743c:	4ba1      	ldr	r3, [pc, #644]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800743e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007440:	f003 0303 	and.w	r3, r3, #3
 8007444:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8007446:	4b9f      	ldr	r3, [pc, #636]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800744a:	0d1b      	lsrs	r3, r3, #20
 800744c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007450:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8007452:	4b9c      	ldr	r3, [pc, #624]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007456:	0a1b      	lsrs	r3, r3, #8
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800745e:	4b99      	ldr	r3, [pc, #612]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007462:	08db      	lsrs	r3, r3, #3
 8007464:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	fb02 f303 	mul.w	r3, r2, r3
 800746e:	ee07 3a90 	vmov	s15, r3
 8007472:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007476:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800747a:	697b      	ldr	r3, [r7, #20]
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 8111 	beq.w	80076a4 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	2b02      	cmp	r3, #2
 8007486:	f000 8083 	beq.w	8007590 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	2b02      	cmp	r3, #2
 800748e:	f200 80a1 	bhi.w	80075d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d003      	beq.n	80074a0 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8007498:	69bb      	ldr	r3, [r7, #24]
 800749a:	2b01      	cmp	r3, #1
 800749c:	d056      	beq.n	800754c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800749e:	e099      	b.n	80075d4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80074a0:	4b88      	ldr	r3, [pc, #544]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0320 	and.w	r3, r3, #32
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d02d      	beq.n	8007508 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80074ac:	4b85      	ldr	r3, [pc, #532]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	08db      	lsrs	r3, r3, #3
 80074b2:	f003 0303 	and.w	r3, r3, #3
 80074b6:	4a84      	ldr	r2, [pc, #528]	@ (80076c8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80074b8:	fa22 f303 	lsr.w	r3, r2, r3
 80074bc:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	ee07 3a90 	vmov	s15, r3
 80074c4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	ee07 3a90 	vmov	s15, r3
 80074ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074d6:	4b7b      	ldr	r3, [pc, #492]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80074d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074de:	ee07 3a90 	vmov	s15, r3
 80074e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80074e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80074ea:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80074ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80074f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80074f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80074fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007502:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007506:	e087      	b.n	8007618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	ee07 3a90 	vmov	s15, r3
 800750e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007512:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80076d0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8007516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800751a:	4b6a      	ldr	r3, [pc, #424]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800751e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007522:	ee07 3a90 	vmov	s15, r3
 8007526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800752a:	ed97 6a03 	vldr	s12, [r7, #12]
 800752e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800753a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800753e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007546:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800754a:	e065      	b.n	8007618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800754c:	697b      	ldr	r3, [r7, #20]
 800754e:	ee07 3a90 	vmov	s15, r3
 8007552:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007556:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800755a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800755e:	4b59      	ldr	r3, [pc, #356]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007566:	ee07 3a90 	vmov	s15, r3
 800756a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800756e:	ed97 6a03 	vldr	s12, [r7, #12]
 8007572:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007576:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800757a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800757e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007582:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007586:	ee67 7a27 	vmul.f32	s15, s14, s15
 800758a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800758e:	e043      	b.n	8007618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	ee07 3a90 	vmov	s15, r3
 8007596:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800759a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80076d8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800759e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075a2:	4b48      	ldr	r3, [pc, #288]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075aa:	ee07 3a90 	vmov	s15, r3
 80075ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80075b6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80075ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075d2:	e021      	b.n	8007618 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	ee07 3a90 	vmov	s15, r3
 80075da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075de:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80076d4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80075e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075e6:	4b37      	ldr	r3, [pc, #220]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80075e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075ee:	ee07 3a90 	vmov	s15, r3
 80075f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80075fa:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80076cc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80075fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007602:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007606:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800760a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800760e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007612:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007616:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007618:	4b2a      	ldr	r3, [pc, #168]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800761a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800761c:	0a5b      	lsrs	r3, r3, #9
 800761e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007622:	ee07 3a90 	vmov	s15, r3
 8007626:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800762a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800762e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007632:	edd7 6a07 	vldr	s13, [r7, #28]
 8007636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800763a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800763e:	ee17 2a90 	vmov	r2, s15
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8007646:	4b1f      	ldr	r3, [pc, #124]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800764a:	0c1b      	lsrs	r3, r3, #16
 800764c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007650:	ee07 3a90 	vmov	s15, r3
 8007654:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007658:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800765c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007660:	edd7 6a07 	vldr	s13, [r7, #28]
 8007664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007668:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800766c:	ee17 2a90 	vmov	r2, s15
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8007674:	4b13      	ldr	r3, [pc, #76]	@ (80076c4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007678:	0e1b      	lsrs	r3, r3, #24
 800767a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800767e:	ee07 3a90 	vmov	s15, r3
 8007682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007686:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800768a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800768e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007692:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007696:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800769a:	ee17 2a90 	vmov	r2, s15
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80076a2:	e008      	b.n	80076b6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	609a      	str	r2, [r3, #8]
}
 80076b6:	bf00      	nop
 80076b8:	3724      	adds	r7, #36	@ 0x24
 80076ba:	46bd      	mov	sp, r7
 80076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c0:	4770      	bx	lr
 80076c2:	bf00      	nop
 80076c4:	58024400 	.word	0x58024400
 80076c8:	03d09000 	.word	0x03d09000
 80076cc:	46000000 	.word	0x46000000
 80076d0:	4c742400 	.word	0x4c742400
 80076d4:	4a742400 	.word	0x4a742400
 80076d8:	4af42400 	.word	0x4af42400

080076dc <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 80076dc:	b480      	push	{r7}
 80076de:	b089      	sub	sp, #36	@ 0x24
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80076e4:	4ba0      	ldr	r3, [pc, #640]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076e8:	f003 0303 	and.w	r3, r3, #3
 80076ec:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 80076ee:	4b9e      	ldr	r3, [pc, #632]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076f2:	091b      	lsrs	r3, r3, #4
 80076f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80076f8:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 80076fa:	4b9b      	ldr	r3, [pc, #620]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80076fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076fe:	f003 0301 	and.w	r3, r3, #1
 8007702:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8007704:	4b98      	ldr	r3, [pc, #608]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007706:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007708:	08db      	lsrs	r3, r3, #3
 800770a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800770e:	693a      	ldr	r2, [r7, #16]
 8007710:	fb02 f303 	mul.w	r3, r2, r3
 8007714:	ee07 3a90 	vmov	s15, r3
 8007718:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800771c:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	2b00      	cmp	r3, #0
 8007724:	f000 8111 	beq.w	800794a <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8007728:	69bb      	ldr	r3, [r7, #24]
 800772a:	2b02      	cmp	r3, #2
 800772c:	f000 8083 	beq.w	8007836 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8007730:	69bb      	ldr	r3, [r7, #24]
 8007732:	2b02      	cmp	r3, #2
 8007734:	f200 80a1 	bhi.w	800787a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8007738:	69bb      	ldr	r3, [r7, #24]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d003      	beq.n	8007746 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800773e:	69bb      	ldr	r3, [r7, #24]
 8007740:	2b01      	cmp	r3, #1
 8007742:	d056      	beq.n	80077f2 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8007744:	e099      	b.n	800787a <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007746:	4b88      	ldr	r3, [pc, #544]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b00      	cmp	r3, #0
 8007750:	d02d      	beq.n	80077ae <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007752:	4b85      	ldr	r3, [pc, #532]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	08db      	lsrs	r3, r3, #3
 8007758:	f003 0303 	and.w	r3, r3, #3
 800775c:	4a83      	ldr	r2, [pc, #524]	@ (800796c <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800775e:	fa22 f303 	lsr.w	r3, r2, r3
 8007762:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007764:	68bb      	ldr	r3, [r7, #8]
 8007766:	ee07 3a90 	vmov	s15, r3
 800776a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800776e:	697b      	ldr	r3, [r7, #20]
 8007770:	ee07 3a90 	vmov	s15, r3
 8007774:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007778:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800777c:	4b7a      	ldr	r3, [pc, #488]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007784:	ee07 3a90 	vmov	s15, r3
 8007788:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800778c:	ed97 6a03 	vldr	s12, [r7, #12]
 8007790:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007794:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007798:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800779c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077a8:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80077ac:	e087      	b.n	80078be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	ee07 3a90 	vmov	s15, r3
 80077b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077b8:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8007974 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80077bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077c0:	4b69      	ldr	r3, [pc, #420]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80077c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c8:	ee07 3a90 	vmov	s15, r3
 80077cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80077d4:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80077d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80077e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80077e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80077ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80077f0:	e065      	b.n	80078be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	ee07 3a90 	vmov	s15, r3
 80077f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077fc:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8007978 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8007800:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007804:	4b58      	ldr	r3, [pc, #352]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8007806:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007808:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800780c:	ee07 3a90 	vmov	s15, r3
 8007810:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007814:	ed97 6a03 	vldr	s12, [r7, #12]
 8007818:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800781c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007820:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007824:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007828:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800782c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007830:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007834:	e043      	b.n	80078be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	ee07 3a90 	vmov	s15, r3
 800783c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007840:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800797c <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8007844:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007848:	4b47      	ldr	r3, [pc, #284]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800784a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800784c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007850:	ee07 3a90 	vmov	s15, r3
 8007854:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007858:	ed97 6a03 	vldr	s12, [r7, #12]
 800785c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8007860:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007864:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007868:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800786c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007870:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007874:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007878:	e021      	b.n	80078be <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	ee07 3a90 	vmov	s15, r3
 8007880:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007884:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007974 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8007888:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800788c:	4b36      	ldr	r3, [pc, #216]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800788e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007890:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007894:	ee07 3a90 	vmov	s15, r3
 8007898:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800789c:	ed97 6a03 	vldr	s12, [r7, #12]
 80078a0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8007970 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80078a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078b8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078bc:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80078be:	4b2a      	ldr	r3, [pc, #168]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c2:	0a5b      	lsrs	r3, r3, #9
 80078c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078c8:	ee07 3a90 	vmov	s15, r3
 80078cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80078d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80078dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078e4:	ee17 2a90 	vmov	r2, s15
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 80078ec:	4b1e      	ldr	r3, [pc, #120]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80078ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f0:	0c1b      	lsrs	r3, r3, #16
 80078f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078f6:	ee07 3a90 	vmov	s15, r3
 80078fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007902:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007906:	edd7 6a07 	vldr	s13, [r7, #28]
 800790a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800790e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007912:	ee17 2a90 	vmov	r2, s15
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800791a:	4b13      	ldr	r3, [pc, #76]	@ (8007968 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800791c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800791e:	0e1b      	lsrs	r3, r3, #24
 8007920:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007924:	ee07 3a90 	vmov	s15, r3
 8007928:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800792c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007930:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007934:	edd7 6a07 	vldr	s13, [r7, #28]
 8007938:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800793c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007940:	ee17 2a90 	vmov	r2, s15
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8007948:	e008      	b.n	800795c <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2200      	movs	r2, #0
 800794e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2200      	movs	r2, #0
 8007954:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	609a      	str	r2, [r3, #8]
}
 800795c:	bf00      	nop
 800795e:	3724      	adds	r7, #36	@ 0x24
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr
 8007968:	58024400 	.word	0x58024400
 800796c:	03d09000 	.word	0x03d09000
 8007970:	46000000 	.word	0x46000000
 8007974:	4c742400 	.word	0x4c742400
 8007978:	4a742400 	.word	0x4a742400
 800797c:	4af42400 	.word	0x4af42400

08007980 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b084      	sub	sp, #16
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800798a:	2300      	movs	r3, #0
 800798c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800798e:	4b53      	ldr	r3, [pc, #332]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007992:	f003 0303 	and.w	r3, r3, #3
 8007996:	2b03      	cmp	r3, #3
 8007998:	d101      	bne.n	800799e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e099      	b.n	8007ad2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800799e:	4b4f      	ldr	r3, [pc, #316]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	4a4e      	ldr	r2, [pc, #312]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 80079a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80079a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079aa:	f7f9 fdf1 	bl	8001590 <HAL_GetTick>
 80079ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079b0:	e008      	b.n	80079c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80079b2:	f7f9 fded 	bl	8001590 <HAL_GetTick>
 80079b6:	4602      	mov	r2, r0
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	1ad3      	subs	r3, r2, r3
 80079bc:	2b02      	cmp	r3, #2
 80079be:	d901      	bls.n	80079c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80079c0:	2303      	movs	r3, #3
 80079c2:	e086      	b.n	8007ad2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80079c4:	4b45      	ldr	r3, [pc, #276]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1f0      	bne.n	80079b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80079d0:	4b42      	ldr	r3, [pc, #264]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 80079d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	031b      	lsls	r3, r3, #12
 80079de:	493f      	ldr	r1, [pc, #252]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 80079e0:	4313      	orrs	r3, r2
 80079e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	685b      	ldr	r3, [r3, #4]
 80079e8:	3b01      	subs	r3, #1
 80079ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	689b      	ldr	r3, [r3, #8]
 80079f2:	3b01      	subs	r3, #1
 80079f4:	025b      	lsls	r3, r3, #9
 80079f6:	b29b      	uxth	r3, r3
 80079f8:	431a      	orrs	r2, r3
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	041b      	lsls	r3, r3, #16
 8007a02:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007a06:	431a      	orrs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	3b01      	subs	r3, #1
 8007a0e:	061b      	lsls	r3, r3, #24
 8007a10:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007a14:	4931      	ldr	r1, [pc, #196]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007a1a:	4b30      	ldr	r3, [pc, #192]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a1e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	695b      	ldr	r3, [r3, #20]
 8007a26:	492d      	ldr	r1, [pc, #180]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a30:	f023 0220 	bic.w	r2, r3, #32
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	699b      	ldr	r3, [r3, #24]
 8007a38:	4928      	ldr	r1, [pc, #160]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007a3e:	4b27      	ldr	r3, [pc, #156]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a42:	4a26      	ldr	r2, [pc, #152]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a44:	f023 0310 	bic.w	r3, r3, #16
 8007a48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007a4a:	4b24      	ldr	r3, [pc, #144]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a4c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a4e:	4b24      	ldr	r3, [pc, #144]	@ (8007ae0 <RCCEx_PLL2_Config+0x160>)
 8007a50:	4013      	ands	r3, r2
 8007a52:	687a      	ldr	r2, [r7, #4]
 8007a54:	69d2      	ldr	r2, [r2, #28]
 8007a56:	00d2      	lsls	r2, r2, #3
 8007a58:	4920      	ldr	r1, [pc, #128]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a5a:	4313      	orrs	r3, r2
 8007a5c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007a5e:	4b1f      	ldr	r3, [pc, #124]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a62:	4a1e      	ldr	r2, [pc, #120]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a64:	f043 0310 	orr.w	r3, r3, #16
 8007a68:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d106      	bne.n	8007a7e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007a70:	4b1a      	ldr	r3, [pc, #104]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a74:	4a19      	ldr	r2, [pc, #100]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a76:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a7c:	e00f      	b.n	8007a9e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d106      	bne.n	8007a92 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007a84:	4b15      	ldr	r3, [pc, #84]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a88:	4a14      	ldr	r2, [pc, #80]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a8a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a8e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007a90:	e005      	b.n	8007a9e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007a92:	4b12      	ldr	r3, [pc, #72]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a96:	4a11      	ldr	r2, [pc, #68]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007a98:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007a9c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007a9e:	4b0f      	ldr	r3, [pc, #60]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	4a0e      	ldr	r2, [pc, #56]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007aa4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007aa8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007aaa:	f7f9 fd71 	bl	8001590 <HAL_GetTick>
 8007aae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ab0:	e008      	b.n	8007ac4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007ab2:	f7f9 fd6d 	bl	8001590 <HAL_GetTick>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	68bb      	ldr	r3, [r7, #8]
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	2b02      	cmp	r3, #2
 8007abe:	d901      	bls.n	8007ac4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007ac0:	2303      	movs	r3, #3
 8007ac2:	e006      	b.n	8007ad2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007ac4:	4b05      	ldr	r3, [pc, #20]	@ (8007adc <RCCEx_PLL2_Config+0x15c>)
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d0f0      	beq.n	8007ab2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}
 8007ada:	bf00      	nop
 8007adc:	58024400 	.word	0x58024400
 8007ae0:	ffff0007 	.word	0xffff0007

08007ae4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b084      	sub	sp, #16
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	6078      	str	r0, [r7, #4]
 8007aec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007aee:	2300      	movs	r3, #0
 8007af0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007af2:	4b53      	ldr	r3, [pc, #332]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007af6:	f003 0303 	and.w	r3, r3, #3
 8007afa:	2b03      	cmp	r3, #3
 8007afc:	d101      	bne.n	8007b02 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e099      	b.n	8007c36 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007b02:	4b4f      	ldr	r3, [pc, #316]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a4e      	ldr	r2, [pc, #312]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b0e:	f7f9 fd3f 	bl	8001590 <HAL_GetTick>
 8007b12:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b14:	e008      	b.n	8007b28 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b16:	f7f9 fd3b 	bl	8001590 <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d901      	bls.n	8007b28 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e086      	b.n	8007c36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b28:	4b45      	ldr	r3, [pc, #276]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1f0      	bne.n	8007b16 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b34:	4b42      	ldr	r3, [pc, #264]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b38:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	051b      	lsls	r3, r3, #20
 8007b42:	493f      	ldr	r1, [pc, #252]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b44:	4313      	orrs	r3, r2
 8007b46:	628b      	str	r3, [r1, #40]	@ 0x28
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	3b01      	subs	r3, #1
 8007b4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	025b      	lsls	r3, r3, #9
 8007b5a:	b29b      	uxth	r3, r3
 8007b5c:	431a      	orrs	r2, r3
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	68db      	ldr	r3, [r3, #12]
 8007b62:	3b01      	subs	r3, #1
 8007b64:	041b      	lsls	r3, r3, #16
 8007b66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007b6a:	431a      	orrs	r2, r3
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	3b01      	subs	r3, #1
 8007b72:	061b      	lsls	r3, r3, #24
 8007b74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007b78:	4931      	ldr	r1, [pc, #196]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007b7e:	4b30      	ldr	r3, [pc, #192]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b82:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	695b      	ldr	r3, [r3, #20]
 8007b8a:	492d      	ldr	r1, [pc, #180]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007b90:	4b2b      	ldr	r3, [pc, #172]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b94:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	699b      	ldr	r3, [r3, #24]
 8007b9c:	4928      	ldr	r1, [pc, #160]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007ba2:	4b27      	ldr	r3, [pc, #156]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba6:	4a26      	ldr	r2, [pc, #152]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007bac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007bae:	4b24      	ldr	r3, [pc, #144]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bb2:	4b24      	ldr	r3, [pc, #144]	@ (8007c44 <RCCEx_PLL3_Config+0x160>)
 8007bb4:	4013      	ands	r3, r2
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	69d2      	ldr	r2, [r2, #28]
 8007bba:	00d2      	lsls	r2, r2, #3
 8007bbc:	4920      	ldr	r1, [pc, #128]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007bc2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc6:	4a1e      	ldr	r2, [pc, #120]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bcc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d106      	bne.n	8007be2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bd8:	4a19      	ldr	r2, [pc, #100]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bda:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007bde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007be0:	e00f      	b.n	8007c02 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b01      	cmp	r3, #1
 8007be6:	d106      	bne.n	8007bf6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007be8:	4b15      	ldr	r3, [pc, #84]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bec:	4a14      	ldr	r2, [pc, #80]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007bf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007bf4:	e005      	b.n	8007c02 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007bf6:	4b12      	ldr	r3, [pc, #72]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bfa:	4a11      	ldr	r2, [pc, #68]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007bfc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007c02:	4b0f      	ldr	r3, [pc, #60]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	4a0e      	ldr	r2, [pc, #56]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007c08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c0e:	f7f9 fcbf 	bl	8001590 <HAL_GetTick>
 8007c12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c14:	e008      	b.n	8007c28 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c16:	f7f9 fcbb 	bl	8001590 <HAL_GetTick>
 8007c1a:	4602      	mov	r2, r0
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	1ad3      	subs	r3, r2, r3
 8007c20:	2b02      	cmp	r3, #2
 8007c22:	d901      	bls.n	8007c28 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c24:	2303      	movs	r3, #3
 8007c26:	e006      	b.n	8007c36 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c28:	4b05      	ldr	r3, [pc, #20]	@ (8007c40 <RCCEx_PLL3_Config+0x15c>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d0f0      	beq.n	8007c16 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	3710      	adds	r7, #16
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bd80      	pop	{r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	58024400 	.word	0x58024400
 8007c44:	ffff0007 	.word	0xffff0007

08007c48 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b082      	sub	sp, #8
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d101      	bne.n	8007c5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e042      	b.n	8007ce0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d106      	bne.n	8007c72 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7f9 fb59 	bl	8001324 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2224      	movs	r2, #36	@ 0x24
 8007c76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f022 0201 	bic.w	r2, r2, #1
 8007c88:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d002      	beq.n	8007c98 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007c92:	6878      	ldr	r0, [r7, #4]
 8007c94:	f001 fa14 	bl	80090c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 fca9 	bl	80085f0 <UART_SetConfig>
 8007c9e:	4603      	mov	r3, r0
 8007ca0:	2b01      	cmp	r3, #1
 8007ca2:	d101      	bne.n	8007ca8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e01b      	b.n	8007ce0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	685a      	ldr	r2, [r3, #4]
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007cb6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	689a      	ldr	r2, [r3, #8]
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007cc6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	681a      	ldr	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	f042 0201 	orr.w	r2, r2, #1
 8007cd6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f001 fa93 	bl	8009204 <UART_CheckIdleState>
 8007cde:	4603      	mov	r3, r0
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3708      	adds	r7, #8
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}

08007ce8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b08a      	sub	sp, #40	@ 0x28
 8007cec:	af02      	add	r7, sp, #8
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	603b      	str	r3, [r7, #0]
 8007cf4:	4613      	mov	r3, r2
 8007cf6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cfe:	2b20      	cmp	r3, #32
 8007d00:	d17b      	bne.n	8007dfa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d002      	beq.n	8007d0e <HAL_UART_Transmit+0x26>
 8007d08:	88fb      	ldrh	r3, [r7, #6]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d101      	bne.n	8007d12 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	e074      	b.n	8007dfc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	2200      	movs	r2, #0
 8007d16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2221      	movs	r2, #33	@ 0x21
 8007d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007d22:	f7f9 fc35 	bl	8001590 <HAL_GetTick>
 8007d26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	88fa      	ldrh	r2, [r7, #6]
 8007d2c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	88fa      	ldrh	r2, [r7, #6]
 8007d34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d40:	d108      	bne.n	8007d54 <HAL_UART_Transmit+0x6c>
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	691b      	ldr	r3, [r3, #16]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d104      	bne.n	8007d54 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007d4e:	68bb      	ldr	r3, [r7, #8]
 8007d50:	61bb      	str	r3, [r7, #24]
 8007d52:	e003      	b.n	8007d5c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007d54:	68bb      	ldr	r3, [r7, #8]
 8007d56:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007d58:	2300      	movs	r3, #0
 8007d5a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007d5c:	e030      	b.n	8007dc0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	9300      	str	r3, [sp, #0]
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	2200      	movs	r2, #0
 8007d66:	2180      	movs	r1, #128	@ 0x80
 8007d68:	68f8      	ldr	r0, [r7, #12]
 8007d6a:	f001 faf5 	bl	8009358 <UART_WaitOnFlagUntilTimeout>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d005      	beq.n	8007d80 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2220      	movs	r2, #32
 8007d78:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007d7c:	2303      	movs	r3, #3
 8007d7e:	e03d      	b.n	8007dfc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007d80:	69fb      	ldr	r3, [r7, #28]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d10b      	bne.n	8007d9e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007d86:	69bb      	ldr	r3, [r7, #24]
 8007d88:	881b      	ldrh	r3, [r3, #0]
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007d94:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007d96:	69bb      	ldr	r3, [r7, #24]
 8007d98:	3302      	adds	r3, #2
 8007d9a:	61bb      	str	r3, [r7, #24]
 8007d9c:	e007      	b.n	8007dae <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	781a      	ldrb	r2, [r3, #0]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007da8:	69fb      	ldr	r3, [r7, #28]
 8007daa:	3301      	adds	r3, #1
 8007dac:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	3b01      	subs	r3, #1
 8007db8:	b29a      	uxth	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	d1c8      	bne.n	8007d5e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	9300      	str	r3, [sp, #0]
 8007dd0:	697b      	ldr	r3, [r7, #20]
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	2140      	movs	r1, #64	@ 0x40
 8007dd6:	68f8      	ldr	r0, [r7, #12]
 8007dd8:	f001 fabe 	bl	8009358 <UART_WaitOnFlagUntilTimeout>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d005      	beq.n	8007dee <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2220      	movs	r2, #32
 8007de6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007dea:	2303      	movs	r3, #3
 8007dec:	e006      	b.n	8007dfc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2220      	movs	r2, #32
 8007df2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007df6:	2300      	movs	r3, #0
 8007df8:	e000      	b.n	8007dfc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007dfa:	2302      	movs	r3, #2
  }
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3720      	adds	r7, #32
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b0ba      	sub	sp, #232	@ 0xe8
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	69db      	ldr	r3, [r3, #28]
 8007e12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007e2a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007e2e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007e32:	4013      	ands	r3, r2
 8007e34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007e38:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d11b      	bne.n	8007e78 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007e40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e44:	f003 0320 	and.w	r3, r3, #32
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d015      	beq.n	8007e78 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007e4c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e50:	f003 0320 	and.w	r3, r3, #32
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d105      	bne.n	8007e64 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007e58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007e5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d009      	beq.n	8007e78 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 8393 	beq.w	8008594 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	4798      	blx	r3
      }
      return;
 8007e76:	e38d      	b.n	8008594 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007e78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	f000 8123 	beq.w	80080c8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007e82:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007e86:	4b8d      	ldr	r3, [pc, #564]	@ (80080bc <HAL_UART_IRQHandler+0x2b8>)
 8007e88:	4013      	ands	r3, r2
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d106      	bne.n	8007e9c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007e8e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007e92:	4b8b      	ldr	r3, [pc, #556]	@ (80080c0 <HAL_UART_IRQHandler+0x2bc>)
 8007e94:	4013      	ands	r3, r2
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	f000 8116 	beq.w	80080c8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ea0:	f003 0301 	and.w	r3, r3, #1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d011      	beq.n	8007ecc <HAL_UART_IRQHandler+0xc8>
 8007ea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d00b      	beq.n	8007ecc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2201      	movs	r2, #1
 8007eba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ec2:	f043 0201 	orr.w	r2, r3, #1
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ecc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d011      	beq.n	8007efc <HAL_UART_IRQHandler+0xf8>
 8007ed8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007edc:	f003 0301 	and.w	r3, r3, #1
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00b      	beq.n	8007efc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2202      	movs	r2, #2
 8007eea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ef2:	f043 0204 	orr.w	r2, r3, #4
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f00:	f003 0304 	and.w	r3, r3, #4
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d011      	beq.n	8007f2c <HAL_UART_IRQHandler+0x128>
 8007f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f0c:	f003 0301 	and.w	r3, r3, #1
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	2204      	movs	r2, #4
 8007f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f22:	f043 0202 	orr.w	r2, r3, #2
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f30:	f003 0308 	and.w	r3, r3, #8
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d017      	beq.n	8007f68 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f3c:	f003 0320 	and.w	r3, r3, #32
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d105      	bne.n	8007f50 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007f44:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007f48:	4b5c      	ldr	r3, [pc, #368]	@ (80080bc <HAL_UART_IRQHandler+0x2b8>)
 8007f4a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00b      	beq.n	8007f68 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2208      	movs	r2, #8
 8007f56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f5e:	f043 0208 	orr.w	r2, r3, #8
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007f68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f6c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d012      	beq.n	8007f9a <HAL_UART_IRQHandler+0x196>
 8007f74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f78:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d00c      	beq.n	8007f9a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007f88:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007f90:	f043 0220 	orr.w	r2, r3, #32
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	f000 82f9 	beq.w	8008598 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007faa:	f003 0320 	and.w	r3, r3, #32
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d013      	beq.n	8007fda <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fb6:	f003 0320 	and.w	r3, r3, #32
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d105      	bne.n	8007fca <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007fbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d007      	beq.n	8007fda <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d003      	beq.n	8007fda <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007fd6:	6878      	ldr	r0, [r7, #4]
 8007fd8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fe0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fee:	2b40      	cmp	r3, #64	@ 0x40
 8007ff0:	d005      	beq.n	8007ffe <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007ff2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007ff6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d054      	beq.n	80080a8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007ffe:	6878      	ldr	r0, [r7, #4]
 8008000:	f001 fa18 	bl	8009434 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	689b      	ldr	r3, [r3, #8]
 800800a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800800e:	2b40      	cmp	r3, #64	@ 0x40
 8008010:	d146      	bne.n	80080a0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	3308      	adds	r3, #8
 8008018:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800801c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008020:	e853 3f00 	ldrex	r3, [r3]
 8008024:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008028:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800802c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008030:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	3308      	adds	r3, #8
 800803a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800803e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008042:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008046:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800804a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800804e:	e841 2300 	strex	r3, r2, [r1]
 8008052:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008056:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d1d9      	bne.n	8008012 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008064:	2b00      	cmp	r3, #0
 8008066:	d017      	beq.n	8008098 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800806e:	4a15      	ldr	r2, [pc, #84]	@ (80080c4 <HAL_UART_IRQHandler+0x2c0>)
 8008070:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008078:	4618      	mov	r0, r3
 800807a:	f7fb fc7b 	bl	8003974 <HAL_DMA_Abort_IT>
 800807e:	4603      	mov	r3, r0
 8008080:	2b00      	cmp	r3, #0
 8008082:	d019      	beq.n	80080b8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800808a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8008092:	4610      	mov	r0, r2
 8008094:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008096:	e00f      	b.n	80080b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 fa93 	bl	80085c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800809e:	e00b      	b.n	80080b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80080a0:	6878      	ldr	r0, [r7, #4]
 80080a2:	f000 fa8f 	bl	80085c4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080a6:	e007      	b.n	80080b8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 fa8b 	bl	80085c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80080b6:	e26f      	b.n	8008598 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080b8:	bf00      	nop
    return;
 80080ba:	e26d      	b.n	8008598 <HAL_UART_IRQHandler+0x794>
 80080bc:	10000001 	.word	0x10000001
 80080c0:	04000120 	.word	0x04000120
 80080c4:	08009501 	.word	0x08009501

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	f040 8203 	bne.w	80084d8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80080d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080d6:	f003 0310 	and.w	r3, r3, #16
 80080da:	2b00      	cmp	r3, #0
 80080dc:	f000 81fc 	beq.w	80084d8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80080e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080e4:	f003 0310 	and.w	r3, r3, #16
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 81f5 	beq.w	80084d8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	2210      	movs	r2, #16
 80080f4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008100:	2b40      	cmp	r3, #64	@ 0x40
 8008102:	f040 816d 	bne.w	80083e0 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4aa4      	ldr	r2, [pc, #656]	@ (80083a0 <HAL_UART_IRQHandler+0x59c>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d068      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4aa1      	ldr	r2, [pc, #644]	@ (80083a4 <HAL_UART_IRQHandler+0x5a0>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d061      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a9f      	ldr	r2, [pc, #636]	@ (80083a8 <HAL_UART_IRQHandler+0x5a4>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d05a      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a9c      	ldr	r2, [pc, #624]	@ (80083ac <HAL_UART_IRQHandler+0x5a8>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d053      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	4a9a      	ldr	r2, [pc, #616]	@ (80083b0 <HAL_UART_IRQHandler+0x5ac>)
 8008148:	4293      	cmp	r3, r2
 800814a:	d04c      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4a97      	ldr	r2, [pc, #604]	@ (80083b4 <HAL_UART_IRQHandler+0x5b0>)
 8008156:	4293      	cmp	r3, r2
 8008158:	d045      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a95      	ldr	r2, [pc, #596]	@ (80083b8 <HAL_UART_IRQHandler+0x5b4>)
 8008164:	4293      	cmp	r3, r2
 8008166:	d03e      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a92      	ldr	r2, [pc, #584]	@ (80083bc <HAL_UART_IRQHandler+0x5b8>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d037      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a90      	ldr	r2, [pc, #576]	@ (80083c0 <HAL_UART_IRQHandler+0x5bc>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d030      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a8d      	ldr	r2, [pc, #564]	@ (80083c4 <HAL_UART_IRQHandler+0x5c0>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d029      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	4a8b      	ldr	r2, [pc, #556]	@ (80083c8 <HAL_UART_IRQHandler+0x5c4>)
 800819c:	4293      	cmp	r3, r2
 800819e:	d022      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	4a88      	ldr	r2, [pc, #544]	@ (80083cc <HAL_UART_IRQHandler+0x5c8>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d01b      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a86      	ldr	r2, [pc, #536]	@ (80083d0 <HAL_UART_IRQHandler+0x5cc>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d014      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a83      	ldr	r2, [pc, #524]	@ (80083d4 <HAL_UART_IRQHandler+0x5d0>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d00d      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a81      	ldr	r2, [pc, #516]	@ (80083d8 <HAL_UART_IRQHandler+0x5d4>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d006      	beq.n	80081e6 <HAL_UART_IRQHandler+0x3e2>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a7e      	ldr	r2, [pc, #504]	@ (80083dc <HAL_UART_IRQHandler+0x5d8>)
 80081e2:	4293      	cmp	r3, r2
 80081e4:	d106      	bne.n	80081f4 <HAL_UART_IRQHandler+0x3f0>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	b29b      	uxth	r3, r3
 80081f2:	e005      	b.n	8008200 <HAL_UART_IRQHandler+0x3fc>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	b29b      	uxth	r3, r3
 8008200:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008204:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008208:	2b00      	cmp	r3, #0
 800820a:	f000 80ad 	beq.w	8008368 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008214:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008218:	429a      	cmp	r2, r3
 800821a:	f080 80a5 	bcs.w	8008368 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008224:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800822e:	69db      	ldr	r3, [r3, #28]
 8008230:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008234:	f000 8087 	beq.w	8008346 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008244:	e853 3f00 	ldrex	r3, [r3]
 8008248:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800824c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008250:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008254:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	461a      	mov	r2, r3
 800825e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008262:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008266:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800826a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800826e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008272:	e841 2300 	strex	r3, r2, [r1]
 8008276:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800827a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800827e:	2b00      	cmp	r3, #0
 8008280:	d1da      	bne.n	8008238 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3308      	adds	r3, #8
 8008288:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800828c:	e853 3f00 	ldrex	r3, [r3]
 8008290:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008292:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008294:	f023 0301 	bic.w	r3, r3, #1
 8008298:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	3308      	adds	r3, #8
 80082a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80082aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80082ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80082b2:	e841 2300 	strex	r3, r2, [r1]
 80082b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80082b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d1e1      	bne.n	8008282 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	3308      	adds	r3, #8
 80082c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082c8:	e853 3f00 	ldrex	r3, [r3]
 80082cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80082ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80082d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	3308      	adds	r3, #8
 80082de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80082e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80082e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80082e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80082ea:	e841 2300 	strex	r3, r2, [r1]
 80082ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80082f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d1e3      	bne.n	80082be <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2220      	movs	r2, #32
 80082fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800830c:	e853 3f00 	ldrex	r3, [r3]
 8008310:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008312:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008314:	f023 0310 	bic.w	r3, r3, #16
 8008318:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	461a      	mov	r2, r3
 8008322:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008326:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008328:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800832a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800832c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800832e:	e841 2300 	strex	r3, r2, [r1]
 8008332:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008334:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008336:	2b00      	cmp	r3, #0
 8008338:	d1e4      	bne.n	8008304 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008340:	4618      	mov	r0, r3
 8008342:	f7fa fff9 	bl	8003338 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	2202      	movs	r2, #2
 800834a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008358:	b29b      	uxth	r3, r3
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	b29b      	uxth	r3, r3
 800835e:	4619      	mov	r1, r3
 8008360:	6878      	ldr	r0, [r7, #4]
 8008362:	f000 f939 	bl	80085d8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008366:	e119      	b.n	800859c <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800836e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008372:	429a      	cmp	r2, r3
 8008374:	f040 8112 	bne.w	800859c <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800837e:	69db      	ldr	r3, [r3, #28]
 8008380:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008384:	f040 810a 	bne.w	800859c <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2202      	movs	r2, #2
 800838c:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008394:	4619      	mov	r1, r3
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 f91e 	bl	80085d8 <HAL_UARTEx_RxEventCallback>
      return;
 800839c:	e0fe      	b.n	800859c <HAL_UART_IRQHandler+0x798>
 800839e:	bf00      	nop
 80083a0:	40020010 	.word	0x40020010
 80083a4:	40020028 	.word	0x40020028
 80083a8:	40020040 	.word	0x40020040
 80083ac:	40020058 	.word	0x40020058
 80083b0:	40020070 	.word	0x40020070
 80083b4:	40020088 	.word	0x40020088
 80083b8:	400200a0 	.word	0x400200a0
 80083bc:	400200b8 	.word	0x400200b8
 80083c0:	40020410 	.word	0x40020410
 80083c4:	40020428 	.word	0x40020428
 80083c8:	40020440 	.word	0x40020440
 80083cc:	40020458 	.word	0x40020458
 80083d0:	40020470 	.word	0x40020470
 80083d4:	40020488 	.word	0x40020488
 80083d8:	400204a0 	.word	0x400204a0
 80083dc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	1ad3      	subs	r3, r2, r3
 80083f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80083fa:	b29b      	uxth	r3, r3
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f000 80cf 	beq.w	80085a0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8008402:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008406:	2b00      	cmp	r3, #0
 8008408:	f000 80ca 	beq.w	80085a0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008414:	e853 3f00 	ldrex	r3, [r3]
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800841a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008420:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	461a      	mov	r2, r3
 800842a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800842e:	647b      	str	r3, [r7, #68]	@ 0x44
 8008430:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008432:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008434:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008436:	e841 2300 	strex	r3, r2, [r1]
 800843a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800843c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800843e:	2b00      	cmp	r3, #0
 8008440:	d1e4      	bne.n	800840c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	3308      	adds	r3, #8
 8008448:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	623b      	str	r3, [r7, #32]
   return(result);
 8008452:	6a3a      	ldr	r2, [r7, #32]
 8008454:	4b55      	ldr	r3, [pc, #340]	@ (80085ac <HAL_UART_IRQHandler+0x7a8>)
 8008456:	4013      	ands	r3, r2
 8008458:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	3308      	adds	r3, #8
 8008462:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008466:	633a      	str	r2, [r7, #48]	@ 0x30
 8008468:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800846c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800846e:	e841 2300 	strex	r3, r2, [r1]
 8008472:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008476:	2b00      	cmp	r3, #0
 8008478:	d1e3      	bne.n	8008442 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2220      	movs	r2, #32
 800847e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2200      	movs	r2, #0
 8008486:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2200      	movs	r2, #0
 800848c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	e853 3f00 	ldrex	r3, [r3]
 800849a:	60fb      	str	r3, [r7, #12]
   return(result);
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f023 0310 	bic.w	r3, r3, #16
 80084a2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	461a      	mov	r2, r3
 80084ac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80084b0:	61fb      	str	r3, [r7, #28]
 80084b2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b4:	69b9      	ldr	r1, [r7, #24]
 80084b6:	69fa      	ldr	r2, [r7, #28]
 80084b8:	e841 2300 	strex	r3, r2, [r1]
 80084bc:	617b      	str	r3, [r7, #20]
   return(result);
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d1e4      	bne.n	800848e <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2202      	movs	r2, #2
 80084c8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084ca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084ce:	4619      	mov	r1, r3
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f881 	bl	80085d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80084d6:	e063      	b.n	80085a0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80084d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d00e      	beq.n	8008502 <HAL_UART_IRQHandler+0x6fe>
 80084e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084e8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d008      	beq.n	8008502 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80084f8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80084fa:	6878      	ldr	r0, [r7, #4]
 80084fc:	f001 f83d 	bl	800957a <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008500:	e051      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008506:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800850a:	2b00      	cmp	r3, #0
 800850c:	d014      	beq.n	8008538 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800850e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008512:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008516:	2b00      	cmp	r3, #0
 8008518:	d105      	bne.n	8008526 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800851a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800851e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008522:	2b00      	cmp	r3, #0
 8008524:	d008      	beq.n	8008538 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800852a:	2b00      	cmp	r3, #0
 800852c:	d03a      	beq.n	80085a4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	4798      	blx	r3
    }
    return;
 8008536:	e035      	b.n	80085a4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008538:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800853c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008540:	2b00      	cmp	r3, #0
 8008542:	d009      	beq.n	8008558 <HAL_UART_IRQHandler+0x754>
 8008544:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008548:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854c:	2b00      	cmp	r3, #0
 800854e:	d003      	beq.n	8008558 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 ffe7 	bl	8009524 <UART_EndTransmit_IT>
    return;
 8008556:	e026      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800855c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008560:	2b00      	cmp	r3, #0
 8008562:	d009      	beq.n	8008578 <HAL_UART_IRQHandler+0x774>
 8008564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008568:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d003      	beq.n	8008578 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008570:	6878      	ldr	r0, [r7, #4]
 8008572:	f001 f816 	bl	80095a2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008576:	e016      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008578:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800857c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008580:	2b00      	cmp	r3, #0
 8008582:	d010      	beq.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
 8008584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008588:	2b00      	cmp	r3, #0
 800858a:	da0c      	bge.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 fffe 	bl	800958e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008592:	e008      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
      return;
 8008594:	bf00      	nop
 8008596:	e006      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
    return;
 8008598:	bf00      	nop
 800859a:	e004      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
      return;
 800859c:	bf00      	nop
 800859e:	e002      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80085a0:	bf00      	nop
 80085a2:	e000      	b.n	80085a6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80085a4:	bf00      	nop
  }
}
 80085a6:	37e8      	adds	r7, #232	@ 0xe8
 80085a8:	46bd      	mov	sp, r7
 80085aa:	bd80      	pop	{r7, pc}
 80085ac:	effffffe 	.word	0xeffffffe

080085b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80085b8:	bf00      	nop
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr

080085c4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b083      	sub	sp, #12
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80085cc:	bf00      	nop
 80085ce:	370c      	adds	r7, #12
 80085d0:	46bd      	mov	sp, r7
 80085d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d6:	4770      	bx	lr

080085d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085d8:	b480      	push	{r7}
 80085da:	b083      	sub	sp, #12
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	460b      	mov	r3, r1
 80085e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085e4:	bf00      	nop
 80085e6:	370c      	adds	r7, #12
 80085e8:	46bd      	mov	sp, r7
 80085ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ee:	4770      	bx	lr

080085f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80085f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80085f4:	b092      	sub	sp, #72	@ 0x48
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80085fa:	2300      	movs	r3, #0
 80085fc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008600:	697b      	ldr	r3, [r7, #20]
 8008602:	689a      	ldr	r2, [r3, #8]
 8008604:	697b      	ldr	r3, [r7, #20]
 8008606:	691b      	ldr	r3, [r3, #16]
 8008608:	431a      	orrs	r2, r3
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	695b      	ldr	r3, [r3, #20]
 800860e:	431a      	orrs	r2, r3
 8008610:	697b      	ldr	r3, [r7, #20]
 8008612:	69db      	ldr	r3, [r3, #28]
 8008614:	4313      	orrs	r3, r2
 8008616:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	4bbe      	ldr	r3, [pc, #760]	@ (8008918 <UART_SetConfig+0x328>)
 8008620:	4013      	ands	r3, r2
 8008622:	697a      	ldr	r2, [r7, #20]
 8008624:	6812      	ldr	r2, [r2, #0]
 8008626:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008628:	430b      	orrs	r3, r1
 800862a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	685b      	ldr	r3, [r3, #4]
 8008632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008636:	697b      	ldr	r3, [r7, #20]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	697b      	ldr	r3, [r7, #20]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	430a      	orrs	r2, r1
 8008640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	699b      	ldr	r3, [r3, #24]
 8008646:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4ab3      	ldr	r2, [pc, #716]	@ (800891c <UART_SetConfig+0x32c>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d004      	beq.n	800865c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	6a1b      	ldr	r3, [r3, #32]
 8008656:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008658:	4313      	orrs	r3, r2
 800865a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800865c:	697b      	ldr	r3, [r7, #20]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	689a      	ldr	r2, [r3, #8]
 8008662:	4baf      	ldr	r3, [pc, #700]	@ (8008920 <UART_SetConfig+0x330>)
 8008664:	4013      	ands	r3, r2
 8008666:	697a      	ldr	r2, [r7, #20]
 8008668:	6812      	ldr	r2, [r2, #0]
 800866a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800866c:	430b      	orrs	r3, r1
 800866e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008676:	f023 010f 	bic.w	r1, r3, #15
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800867e:	697b      	ldr	r3, [r7, #20]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	430a      	orrs	r2, r1
 8008684:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4aa6      	ldr	r2, [pc, #664]	@ (8008924 <UART_SetConfig+0x334>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d177      	bne.n	8008780 <UART_SetConfig+0x190>
 8008690:	4ba5      	ldr	r3, [pc, #660]	@ (8008928 <UART_SetConfig+0x338>)
 8008692:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008694:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008698:	2b28      	cmp	r3, #40	@ 0x28
 800869a:	d86d      	bhi.n	8008778 <UART_SetConfig+0x188>
 800869c:	a201      	add	r2, pc, #4	@ (adr r2, 80086a4 <UART_SetConfig+0xb4>)
 800869e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086a2:	bf00      	nop
 80086a4:	08008749 	.word	0x08008749
 80086a8:	08008779 	.word	0x08008779
 80086ac:	08008779 	.word	0x08008779
 80086b0:	08008779 	.word	0x08008779
 80086b4:	08008779 	.word	0x08008779
 80086b8:	08008779 	.word	0x08008779
 80086bc:	08008779 	.word	0x08008779
 80086c0:	08008779 	.word	0x08008779
 80086c4:	08008751 	.word	0x08008751
 80086c8:	08008779 	.word	0x08008779
 80086cc:	08008779 	.word	0x08008779
 80086d0:	08008779 	.word	0x08008779
 80086d4:	08008779 	.word	0x08008779
 80086d8:	08008779 	.word	0x08008779
 80086dc:	08008779 	.word	0x08008779
 80086e0:	08008779 	.word	0x08008779
 80086e4:	08008759 	.word	0x08008759
 80086e8:	08008779 	.word	0x08008779
 80086ec:	08008779 	.word	0x08008779
 80086f0:	08008779 	.word	0x08008779
 80086f4:	08008779 	.word	0x08008779
 80086f8:	08008779 	.word	0x08008779
 80086fc:	08008779 	.word	0x08008779
 8008700:	08008779 	.word	0x08008779
 8008704:	08008761 	.word	0x08008761
 8008708:	08008779 	.word	0x08008779
 800870c:	08008779 	.word	0x08008779
 8008710:	08008779 	.word	0x08008779
 8008714:	08008779 	.word	0x08008779
 8008718:	08008779 	.word	0x08008779
 800871c:	08008779 	.word	0x08008779
 8008720:	08008779 	.word	0x08008779
 8008724:	08008769 	.word	0x08008769
 8008728:	08008779 	.word	0x08008779
 800872c:	08008779 	.word	0x08008779
 8008730:	08008779 	.word	0x08008779
 8008734:	08008779 	.word	0x08008779
 8008738:	08008779 	.word	0x08008779
 800873c:	08008779 	.word	0x08008779
 8008740:	08008779 	.word	0x08008779
 8008744:	08008771 	.word	0x08008771
 8008748:	2301      	movs	r3, #1
 800874a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800874e:	e222      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008750:	2304      	movs	r3, #4
 8008752:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008756:	e21e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008758:	2308      	movs	r3, #8
 800875a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800875e:	e21a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008760:	2310      	movs	r3, #16
 8008762:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008766:	e216      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008768:	2320      	movs	r3, #32
 800876a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800876e:	e212      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008770:	2340      	movs	r3, #64	@ 0x40
 8008772:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008776:	e20e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008778:	2380      	movs	r3, #128	@ 0x80
 800877a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800877e:	e20a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008780:	697b      	ldr	r3, [r7, #20]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	4a69      	ldr	r2, [pc, #420]	@ (800892c <UART_SetConfig+0x33c>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d130      	bne.n	80087ec <UART_SetConfig+0x1fc>
 800878a:	4b67      	ldr	r3, [pc, #412]	@ (8008928 <UART_SetConfig+0x338>)
 800878c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800878e:	f003 0307 	and.w	r3, r3, #7
 8008792:	2b05      	cmp	r3, #5
 8008794:	d826      	bhi.n	80087e4 <UART_SetConfig+0x1f4>
 8008796:	a201      	add	r2, pc, #4	@ (adr r2, 800879c <UART_SetConfig+0x1ac>)
 8008798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879c:	080087b5 	.word	0x080087b5
 80087a0:	080087bd 	.word	0x080087bd
 80087a4:	080087c5 	.word	0x080087c5
 80087a8:	080087cd 	.word	0x080087cd
 80087ac:	080087d5 	.word	0x080087d5
 80087b0:	080087dd 	.word	0x080087dd
 80087b4:	2300      	movs	r3, #0
 80087b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ba:	e1ec      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087bc:	2304      	movs	r3, #4
 80087be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087c2:	e1e8      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087c4:	2308      	movs	r3, #8
 80087c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ca:	e1e4      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087cc:	2310      	movs	r3, #16
 80087ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087d2:	e1e0      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087d4:	2320      	movs	r3, #32
 80087d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087da:	e1dc      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087dc:	2340      	movs	r3, #64	@ 0x40
 80087de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087e2:	e1d8      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087e4:	2380      	movs	r3, #128	@ 0x80
 80087e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80087ea:	e1d4      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80087ec:	697b      	ldr	r3, [r7, #20]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	4a4f      	ldr	r2, [pc, #316]	@ (8008930 <UART_SetConfig+0x340>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d130      	bne.n	8008858 <UART_SetConfig+0x268>
 80087f6:	4b4c      	ldr	r3, [pc, #304]	@ (8008928 <UART_SetConfig+0x338>)
 80087f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087fa:	f003 0307 	and.w	r3, r3, #7
 80087fe:	2b05      	cmp	r3, #5
 8008800:	d826      	bhi.n	8008850 <UART_SetConfig+0x260>
 8008802:	a201      	add	r2, pc, #4	@ (adr r2, 8008808 <UART_SetConfig+0x218>)
 8008804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008808:	08008821 	.word	0x08008821
 800880c:	08008829 	.word	0x08008829
 8008810:	08008831 	.word	0x08008831
 8008814:	08008839 	.word	0x08008839
 8008818:	08008841 	.word	0x08008841
 800881c:	08008849 	.word	0x08008849
 8008820:	2300      	movs	r3, #0
 8008822:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008826:	e1b6      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008828:	2304      	movs	r3, #4
 800882a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800882e:	e1b2      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008830:	2308      	movs	r3, #8
 8008832:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008836:	e1ae      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008838:	2310      	movs	r3, #16
 800883a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800883e:	e1aa      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008840:	2320      	movs	r3, #32
 8008842:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008846:	e1a6      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008848:	2340      	movs	r3, #64	@ 0x40
 800884a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800884e:	e1a2      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008850:	2380      	movs	r3, #128	@ 0x80
 8008852:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008856:	e19e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	4a35      	ldr	r2, [pc, #212]	@ (8008934 <UART_SetConfig+0x344>)
 800885e:	4293      	cmp	r3, r2
 8008860:	d130      	bne.n	80088c4 <UART_SetConfig+0x2d4>
 8008862:	4b31      	ldr	r3, [pc, #196]	@ (8008928 <UART_SetConfig+0x338>)
 8008864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008866:	f003 0307 	and.w	r3, r3, #7
 800886a:	2b05      	cmp	r3, #5
 800886c:	d826      	bhi.n	80088bc <UART_SetConfig+0x2cc>
 800886e:	a201      	add	r2, pc, #4	@ (adr r2, 8008874 <UART_SetConfig+0x284>)
 8008870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008874:	0800888d 	.word	0x0800888d
 8008878:	08008895 	.word	0x08008895
 800887c:	0800889d 	.word	0x0800889d
 8008880:	080088a5 	.word	0x080088a5
 8008884:	080088ad 	.word	0x080088ad
 8008888:	080088b5 	.word	0x080088b5
 800888c:	2300      	movs	r3, #0
 800888e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008892:	e180      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008894:	2304      	movs	r3, #4
 8008896:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800889a:	e17c      	b.n	8008b96 <UART_SetConfig+0x5a6>
 800889c:	2308      	movs	r3, #8
 800889e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088a2:	e178      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80088a4:	2310      	movs	r3, #16
 80088a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088aa:	e174      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80088ac:	2320      	movs	r3, #32
 80088ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088b2:	e170      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80088b4:	2340      	movs	r3, #64	@ 0x40
 80088b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ba:	e16c      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80088bc:	2380      	movs	r3, #128	@ 0x80
 80088be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088c2:	e168      	b.n	8008b96 <UART_SetConfig+0x5a6>
 80088c4:	697b      	ldr	r3, [r7, #20]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a1b      	ldr	r2, [pc, #108]	@ (8008938 <UART_SetConfig+0x348>)
 80088ca:	4293      	cmp	r3, r2
 80088cc:	d142      	bne.n	8008954 <UART_SetConfig+0x364>
 80088ce:	4b16      	ldr	r3, [pc, #88]	@ (8008928 <UART_SetConfig+0x338>)
 80088d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088d2:	f003 0307 	and.w	r3, r3, #7
 80088d6:	2b05      	cmp	r3, #5
 80088d8:	d838      	bhi.n	800894c <UART_SetConfig+0x35c>
 80088da:	a201      	add	r2, pc, #4	@ (adr r2, 80088e0 <UART_SetConfig+0x2f0>)
 80088dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088e0:	080088f9 	.word	0x080088f9
 80088e4:	08008901 	.word	0x08008901
 80088e8:	08008909 	.word	0x08008909
 80088ec:	08008911 	.word	0x08008911
 80088f0:	0800893d 	.word	0x0800893d
 80088f4:	08008945 	.word	0x08008945
 80088f8:	2300      	movs	r3, #0
 80088fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088fe:	e14a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008900:	2304      	movs	r3, #4
 8008902:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008906:	e146      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008908:	2308      	movs	r3, #8
 800890a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800890e:	e142      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008910:	2310      	movs	r3, #16
 8008912:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008916:	e13e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008918:	cfff69f3 	.word	0xcfff69f3
 800891c:	58000c00 	.word	0x58000c00
 8008920:	11fff4ff 	.word	0x11fff4ff
 8008924:	40011000 	.word	0x40011000
 8008928:	58024400 	.word	0x58024400
 800892c:	40004400 	.word	0x40004400
 8008930:	40004800 	.word	0x40004800
 8008934:	40004c00 	.word	0x40004c00
 8008938:	40005000 	.word	0x40005000
 800893c:	2320      	movs	r3, #32
 800893e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008942:	e128      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008944:	2340      	movs	r3, #64	@ 0x40
 8008946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800894a:	e124      	b.n	8008b96 <UART_SetConfig+0x5a6>
 800894c:	2380      	movs	r3, #128	@ 0x80
 800894e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008952:	e120      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	4acb      	ldr	r2, [pc, #812]	@ (8008c88 <UART_SetConfig+0x698>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d176      	bne.n	8008a4c <UART_SetConfig+0x45c>
 800895e:	4bcb      	ldr	r3, [pc, #812]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008962:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008966:	2b28      	cmp	r3, #40	@ 0x28
 8008968:	d86c      	bhi.n	8008a44 <UART_SetConfig+0x454>
 800896a:	a201      	add	r2, pc, #4	@ (adr r2, 8008970 <UART_SetConfig+0x380>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008a15 	.word	0x08008a15
 8008974:	08008a45 	.word	0x08008a45
 8008978:	08008a45 	.word	0x08008a45
 800897c:	08008a45 	.word	0x08008a45
 8008980:	08008a45 	.word	0x08008a45
 8008984:	08008a45 	.word	0x08008a45
 8008988:	08008a45 	.word	0x08008a45
 800898c:	08008a45 	.word	0x08008a45
 8008990:	08008a1d 	.word	0x08008a1d
 8008994:	08008a45 	.word	0x08008a45
 8008998:	08008a45 	.word	0x08008a45
 800899c:	08008a45 	.word	0x08008a45
 80089a0:	08008a45 	.word	0x08008a45
 80089a4:	08008a45 	.word	0x08008a45
 80089a8:	08008a45 	.word	0x08008a45
 80089ac:	08008a45 	.word	0x08008a45
 80089b0:	08008a25 	.word	0x08008a25
 80089b4:	08008a45 	.word	0x08008a45
 80089b8:	08008a45 	.word	0x08008a45
 80089bc:	08008a45 	.word	0x08008a45
 80089c0:	08008a45 	.word	0x08008a45
 80089c4:	08008a45 	.word	0x08008a45
 80089c8:	08008a45 	.word	0x08008a45
 80089cc:	08008a45 	.word	0x08008a45
 80089d0:	08008a2d 	.word	0x08008a2d
 80089d4:	08008a45 	.word	0x08008a45
 80089d8:	08008a45 	.word	0x08008a45
 80089dc:	08008a45 	.word	0x08008a45
 80089e0:	08008a45 	.word	0x08008a45
 80089e4:	08008a45 	.word	0x08008a45
 80089e8:	08008a45 	.word	0x08008a45
 80089ec:	08008a45 	.word	0x08008a45
 80089f0:	08008a35 	.word	0x08008a35
 80089f4:	08008a45 	.word	0x08008a45
 80089f8:	08008a45 	.word	0x08008a45
 80089fc:	08008a45 	.word	0x08008a45
 8008a00:	08008a45 	.word	0x08008a45
 8008a04:	08008a45 	.word	0x08008a45
 8008a08:	08008a45 	.word	0x08008a45
 8008a0c:	08008a45 	.word	0x08008a45
 8008a10:	08008a3d 	.word	0x08008a3d
 8008a14:	2301      	movs	r3, #1
 8008a16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a1a:	e0bc      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a1c:	2304      	movs	r3, #4
 8008a1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a22:	e0b8      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a24:	2308      	movs	r3, #8
 8008a26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a2a:	e0b4      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a2c:	2310      	movs	r3, #16
 8008a2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a32:	e0b0      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a34:	2320      	movs	r3, #32
 8008a36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a3a:	e0ac      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a3c:	2340      	movs	r3, #64	@ 0x40
 8008a3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a42:	e0a8      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a44:	2380      	movs	r3, #128	@ 0x80
 8008a46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a4a:	e0a4      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	4a8f      	ldr	r2, [pc, #572]	@ (8008c90 <UART_SetConfig+0x6a0>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d130      	bne.n	8008ab8 <UART_SetConfig+0x4c8>
 8008a56:	4b8d      	ldr	r3, [pc, #564]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008a58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a5a:	f003 0307 	and.w	r3, r3, #7
 8008a5e:	2b05      	cmp	r3, #5
 8008a60:	d826      	bhi.n	8008ab0 <UART_SetConfig+0x4c0>
 8008a62:	a201      	add	r2, pc, #4	@ (adr r2, 8008a68 <UART_SetConfig+0x478>)
 8008a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a68:	08008a81 	.word	0x08008a81
 8008a6c:	08008a89 	.word	0x08008a89
 8008a70:	08008a91 	.word	0x08008a91
 8008a74:	08008a99 	.word	0x08008a99
 8008a78:	08008aa1 	.word	0x08008aa1
 8008a7c:	08008aa9 	.word	0x08008aa9
 8008a80:	2300      	movs	r3, #0
 8008a82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a86:	e086      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a88:	2304      	movs	r3, #4
 8008a8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a8e:	e082      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a90:	2308      	movs	r3, #8
 8008a92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a96:	e07e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008a98:	2310      	movs	r3, #16
 8008a9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a9e:	e07a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008aa0:	2320      	movs	r3, #32
 8008aa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aa6:	e076      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008aa8:	2340      	movs	r3, #64	@ 0x40
 8008aaa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008aae:	e072      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008ab0:	2380      	movs	r3, #128	@ 0x80
 8008ab2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ab6:	e06e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008ab8:	697b      	ldr	r3, [r7, #20]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a75      	ldr	r2, [pc, #468]	@ (8008c94 <UART_SetConfig+0x6a4>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d130      	bne.n	8008b24 <UART_SetConfig+0x534>
 8008ac2:	4b72      	ldr	r3, [pc, #456]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008ac4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ac6:	f003 0307 	and.w	r3, r3, #7
 8008aca:	2b05      	cmp	r3, #5
 8008acc:	d826      	bhi.n	8008b1c <UART_SetConfig+0x52c>
 8008ace:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad4 <UART_SetConfig+0x4e4>)
 8008ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ad4:	08008aed 	.word	0x08008aed
 8008ad8:	08008af5 	.word	0x08008af5
 8008adc:	08008afd 	.word	0x08008afd
 8008ae0:	08008b05 	.word	0x08008b05
 8008ae4:	08008b0d 	.word	0x08008b0d
 8008ae8:	08008b15 	.word	0x08008b15
 8008aec:	2300      	movs	r3, #0
 8008aee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008af2:	e050      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008af4:	2304      	movs	r3, #4
 8008af6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008afa:	e04c      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008afc:	2308      	movs	r3, #8
 8008afe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b02:	e048      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b04:	2310      	movs	r3, #16
 8008b06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b0a:	e044      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b0c:	2320      	movs	r3, #32
 8008b0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b12:	e040      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b14:	2340      	movs	r3, #64	@ 0x40
 8008b16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b1a:	e03c      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b1c:	2380      	movs	r3, #128	@ 0x80
 8008b1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b22:	e038      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a5b      	ldr	r2, [pc, #364]	@ (8008c98 <UART_SetConfig+0x6a8>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d130      	bne.n	8008b90 <UART_SetConfig+0x5a0>
 8008b2e:	4b57      	ldr	r3, [pc, #348]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008b30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b32:	f003 0307 	and.w	r3, r3, #7
 8008b36:	2b05      	cmp	r3, #5
 8008b38:	d826      	bhi.n	8008b88 <UART_SetConfig+0x598>
 8008b3a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b40 <UART_SetConfig+0x550>)
 8008b3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b40:	08008b59 	.word	0x08008b59
 8008b44:	08008b61 	.word	0x08008b61
 8008b48:	08008b69 	.word	0x08008b69
 8008b4c:	08008b71 	.word	0x08008b71
 8008b50:	08008b79 	.word	0x08008b79
 8008b54:	08008b81 	.word	0x08008b81
 8008b58:	2302      	movs	r3, #2
 8008b5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b5e:	e01a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b60:	2304      	movs	r3, #4
 8008b62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b66:	e016      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b68:	2308      	movs	r3, #8
 8008b6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b6e:	e012      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b70:	2310      	movs	r3, #16
 8008b72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b76:	e00e      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b78:	2320      	movs	r3, #32
 8008b7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b7e:	e00a      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b80:	2340      	movs	r3, #64	@ 0x40
 8008b82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b86:	e006      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b88:	2380      	movs	r3, #128	@ 0x80
 8008b8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b8e:	e002      	b.n	8008b96 <UART_SetConfig+0x5a6>
 8008b90:	2380      	movs	r3, #128	@ 0x80
 8008b92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a3f      	ldr	r2, [pc, #252]	@ (8008c98 <UART_SetConfig+0x6a8>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	f040 80f8 	bne.w	8008d92 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008ba2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008ba6:	2b20      	cmp	r3, #32
 8008ba8:	dc46      	bgt.n	8008c38 <UART_SetConfig+0x648>
 8008baa:	2b02      	cmp	r3, #2
 8008bac:	f2c0 8082 	blt.w	8008cb4 <UART_SetConfig+0x6c4>
 8008bb0:	3b02      	subs	r3, #2
 8008bb2:	2b1e      	cmp	r3, #30
 8008bb4:	d87e      	bhi.n	8008cb4 <UART_SetConfig+0x6c4>
 8008bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bbc <UART_SetConfig+0x5cc>)
 8008bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bbc:	08008c3f 	.word	0x08008c3f
 8008bc0:	08008cb5 	.word	0x08008cb5
 8008bc4:	08008c47 	.word	0x08008c47
 8008bc8:	08008cb5 	.word	0x08008cb5
 8008bcc:	08008cb5 	.word	0x08008cb5
 8008bd0:	08008cb5 	.word	0x08008cb5
 8008bd4:	08008c57 	.word	0x08008c57
 8008bd8:	08008cb5 	.word	0x08008cb5
 8008bdc:	08008cb5 	.word	0x08008cb5
 8008be0:	08008cb5 	.word	0x08008cb5
 8008be4:	08008cb5 	.word	0x08008cb5
 8008be8:	08008cb5 	.word	0x08008cb5
 8008bec:	08008cb5 	.word	0x08008cb5
 8008bf0:	08008cb5 	.word	0x08008cb5
 8008bf4:	08008c67 	.word	0x08008c67
 8008bf8:	08008cb5 	.word	0x08008cb5
 8008bfc:	08008cb5 	.word	0x08008cb5
 8008c00:	08008cb5 	.word	0x08008cb5
 8008c04:	08008cb5 	.word	0x08008cb5
 8008c08:	08008cb5 	.word	0x08008cb5
 8008c0c:	08008cb5 	.word	0x08008cb5
 8008c10:	08008cb5 	.word	0x08008cb5
 8008c14:	08008cb5 	.word	0x08008cb5
 8008c18:	08008cb5 	.word	0x08008cb5
 8008c1c:	08008cb5 	.word	0x08008cb5
 8008c20:	08008cb5 	.word	0x08008cb5
 8008c24:	08008cb5 	.word	0x08008cb5
 8008c28:	08008cb5 	.word	0x08008cb5
 8008c2c:	08008cb5 	.word	0x08008cb5
 8008c30:	08008cb5 	.word	0x08008cb5
 8008c34:	08008ca7 	.word	0x08008ca7
 8008c38:	2b40      	cmp	r3, #64	@ 0x40
 8008c3a:	d037      	beq.n	8008cac <UART_SetConfig+0x6bc>
 8008c3c:	e03a      	b.n	8008cb4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008c3e:	f7fe fa8f 	bl	8007160 <HAL_RCCEx_GetD3PCLK1Freq>
 8008c42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008c44:	e03c      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	f7fe fa9e 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c54:	e034      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c56:	f107 0318 	add.w	r3, r7, #24
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fe fbea 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008c64:	e02c      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c66:	4b09      	ldr	r3, [pc, #36]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f003 0320 	and.w	r3, r3, #32
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d016      	beq.n	8008ca0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008c72:	4b06      	ldr	r3, [pc, #24]	@ (8008c8c <UART_SetConfig+0x69c>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	08db      	lsrs	r3, r3, #3
 8008c78:	f003 0303 	and.w	r3, r3, #3
 8008c7c:	4a07      	ldr	r2, [pc, #28]	@ (8008c9c <UART_SetConfig+0x6ac>)
 8008c7e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008c84:	e01c      	b.n	8008cc0 <UART_SetConfig+0x6d0>
 8008c86:	bf00      	nop
 8008c88:	40011400 	.word	0x40011400
 8008c8c:	58024400 	.word	0x58024400
 8008c90:	40007800 	.word	0x40007800
 8008c94:	40007c00 	.word	0x40007c00
 8008c98:	58000c00 	.word	0x58000c00
 8008c9c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008ca0:	4b9d      	ldr	r3, [pc, #628]	@ (8008f18 <UART_SetConfig+0x928>)
 8008ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ca4:	e00c      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008ca6:	4b9d      	ldr	r3, [pc, #628]	@ (8008f1c <UART_SetConfig+0x92c>)
 8008ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008caa:	e009      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008cac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008cb2:	e005      	b.n	8008cc0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008cb4:	2300      	movs	r3, #0
 8008cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008cb8:	2301      	movs	r3, #1
 8008cba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008cbe:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008cc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f000 81de 	beq.w	8009084 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ccc:	4a94      	ldr	r2, [pc, #592]	@ (8008f20 <UART_SetConfig+0x930>)
 8008cce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008cd6:	fbb3 f3f2 	udiv	r3, r3, r2
 8008cda:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	685a      	ldr	r2, [r3, #4]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	005b      	lsls	r3, r3, #1
 8008ce4:	4413      	add	r3, r2
 8008ce6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d305      	bcc.n	8008cf8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008cec:	697b      	ldr	r3, [r7, #20]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008cf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d903      	bls.n	8008d00 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008cf8:	2301      	movs	r3, #1
 8008cfa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008cfe:	e1c1      	b.n	8009084 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008d00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008d02:	2200      	movs	r2, #0
 8008d04:	60bb      	str	r3, [r7, #8]
 8008d06:	60fa      	str	r2, [r7, #12]
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d0c:	4a84      	ldr	r2, [pc, #528]	@ (8008f20 <UART_SetConfig+0x930>)
 8008d0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008d12:	b29b      	uxth	r3, r3
 8008d14:	2200      	movs	r2, #0
 8008d16:	603b      	str	r3, [r7, #0]
 8008d18:	607a      	str	r2, [r7, #4]
 8008d1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008d22:	f7f7 fb35 	bl	8000390 <__aeabi_uldivmod>
 8008d26:	4602      	mov	r2, r0
 8008d28:	460b      	mov	r3, r1
 8008d2a:	4610      	mov	r0, r2
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	f04f 0200 	mov.w	r2, #0
 8008d32:	f04f 0300 	mov.w	r3, #0
 8008d36:	020b      	lsls	r3, r1, #8
 8008d38:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008d3c:	0202      	lsls	r2, r0, #8
 8008d3e:	6979      	ldr	r1, [r7, #20]
 8008d40:	6849      	ldr	r1, [r1, #4]
 8008d42:	0849      	lsrs	r1, r1, #1
 8008d44:	2000      	movs	r0, #0
 8008d46:	460c      	mov	r4, r1
 8008d48:	4605      	mov	r5, r0
 8008d4a:	eb12 0804 	adds.w	r8, r2, r4
 8008d4e:	eb43 0905 	adc.w	r9, r3, r5
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	469a      	mov	sl, r3
 8008d5a:	4693      	mov	fp, r2
 8008d5c:	4652      	mov	r2, sl
 8008d5e:	465b      	mov	r3, fp
 8008d60:	4640      	mov	r0, r8
 8008d62:	4649      	mov	r1, r9
 8008d64:	f7f7 fb14 	bl	8000390 <__aeabi_uldivmod>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	460b      	mov	r3, r1
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d72:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d76:	d308      	bcc.n	8008d8a <UART_SetConfig+0x79a>
 8008d78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d7a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d7e:	d204      	bcs.n	8008d8a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008d80:	697b      	ldr	r3, [r7, #20]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008d86:	60da      	str	r2, [r3, #12]
 8008d88:	e17c      	b.n	8009084 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008d8a:	2301      	movs	r3, #1
 8008d8c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008d90:	e178      	b.n	8009084 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	69db      	ldr	r3, [r3, #28]
 8008d96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d9a:	f040 80c5 	bne.w	8008f28 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008d9e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008da2:	2b20      	cmp	r3, #32
 8008da4:	dc48      	bgt.n	8008e38 <UART_SetConfig+0x848>
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	db7b      	blt.n	8008ea2 <UART_SetConfig+0x8b2>
 8008daa:	2b20      	cmp	r3, #32
 8008dac:	d879      	bhi.n	8008ea2 <UART_SetConfig+0x8b2>
 8008dae:	a201      	add	r2, pc, #4	@ (adr r2, 8008db4 <UART_SetConfig+0x7c4>)
 8008db0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008db4:	08008e3f 	.word	0x08008e3f
 8008db8:	08008e47 	.word	0x08008e47
 8008dbc:	08008ea3 	.word	0x08008ea3
 8008dc0:	08008ea3 	.word	0x08008ea3
 8008dc4:	08008e4f 	.word	0x08008e4f
 8008dc8:	08008ea3 	.word	0x08008ea3
 8008dcc:	08008ea3 	.word	0x08008ea3
 8008dd0:	08008ea3 	.word	0x08008ea3
 8008dd4:	08008e5f 	.word	0x08008e5f
 8008dd8:	08008ea3 	.word	0x08008ea3
 8008ddc:	08008ea3 	.word	0x08008ea3
 8008de0:	08008ea3 	.word	0x08008ea3
 8008de4:	08008ea3 	.word	0x08008ea3
 8008de8:	08008ea3 	.word	0x08008ea3
 8008dec:	08008ea3 	.word	0x08008ea3
 8008df0:	08008ea3 	.word	0x08008ea3
 8008df4:	08008e6f 	.word	0x08008e6f
 8008df8:	08008ea3 	.word	0x08008ea3
 8008dfc:	08008ea3 	.word	0x08008ea3
 8008e00:	08008ea3 	.word	0x08008ea3
 8008e04:	08008ea3 	.word	0x08008ea3
 8008e08:	08008ea3 	.word	0x08008ea3
 8008e0c:	08008ea3 	.word	0x08008ea3
 8008e10:	08008ea3 	.word	0x08008ea3
 8008e14:	08008ea3 	.word	0x08008ea3
 8008e18:	08008ea3 	.word	0x08008ea3
 8008e1c:	08008ea3 	.word	0x08008ea3
 8008e20:	08008ea3 	.word	0x08008ea3
 8008e24:	08008ea3 	.word	0x08008ea3
 8008e28:	08008ea3 	.word	0x08008ea3
 8008e2c:	08008ea3 	.word	0x08008ea3
 8008e30:	08008ea3 	.word	0x08008ea3
 8008e34:	08008e95 	.word	0x08008e95
 8008e38:	2b40      	cmp	r3, #64	@ 0x40
 8008e3a:	d02e      	beq.n	8008e9a <UART_SetConfig+0x8aa>
 8008e3c:	e031      	b.n	8008ea2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e3e:	f7fc f9d9 	bl	80051f4 <HAL_RCC_GetPCLK1Freq>
 8008e42:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e44:	e033      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e46:	f7fc f9eb 	bl	8005220 <HAL_RCC_GetPCLK2Freq>
 8008e4a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008e4c:	e02f      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008e4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e52:	4618      	mov	r0, r3
 8008e54:	f7fe f99a 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008e58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e5c:	e027      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008e5e:	f107 0318 	add.w	r3, r7, #24
 8008e62:	4618      	mov	r0, r3
 8008e64:	f7fe fae6 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e6c:	e01f      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008e6e:	4b2d      	ldr	r3, [pc, #180]	@ (8008f24 <UART_SetConfig+0x934>)
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f003 0320 	and.w	r3, r3, #32
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d009      	beq.n	8008e8e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8008f24 <UART_SetConfig+0x934>)
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	08db      	lsrs	r3, r3, #3
 8008e80:	f003 0303 	and.w	r3, r3, #3
 8008e84:	4a24      	ldr	r2, [pc, #144]	@ (8008f18 <UART_SetConfig+0x928>)
 8008e86:	fa22 f303 	lsr.w	r3, r2, r3
 8008e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008e8c:	e00f      	b.n	8008eae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008e8e:	4b22      	ldr	r3, [pc, #136]	@ (8008f18 <UART_SetConfig+0x928>)
 8008e90:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e92:	e00c      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008e94:	4b21      	ldr	r3, [pc, #132]	@ (8008f1c <UART_SetConfig+0x92c>)
 8008e96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008e98:	e009      	b.n	8008eae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008e9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008e9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ea0:	e005      	b.n	8008eae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008eac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008eae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 80e7 	beq.w	8009084 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008eb6:	697b      	ldr	r3, [r7, #20]
 8008eb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008eba:	4a19      	ldr	r2, [pc, #100]	@ (8008f20 <UART_SetConfig+0x930>)
 8008ebc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ec0:	461a      	mov	r2, r3
 8008ec2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008ec4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ec8:	005a      	lsls	r2, r3, #1
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	085b      	lsrs	r3, r3, #1
 8008ed0:	441a      	add	r2, r3
 8008ed2:	697b      	ldr	r3, [r7, #20]
 8008ed4:	685b      	ldr	r3, [r3, #4]
 8008ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008eda:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008edc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ede:	2b0f      	cmp	r3, #15
 8008ee0:	d916      	bls.n	8008f10 <UART_SetConfig+0x920>
 8008ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008ee8:	d212      	bcs.n	8008f10 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eec:	b29b      	uxth	r3, r3
 8008eee:	f023 030f 	bic.w	r3, r3, #15
 8008ef2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef6:	085b      	lsrs	r3, r3, #1
 8008ef8:	b29b      	uxth	r3, r3
 8008efa:	f003 0307 	and.w	r3, r3, #7
 8008efe:	b29a      	uxth	r2, r3
 8008f00:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008f02:	4313      	orrs	r3, r2
 8008f04:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8008f0c:	60da      	str	r2, [r3, #12]
 8008f0e:	e0b9      	b.n	8009084 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8008f10:	2301      	movs	r3, #1
 8008f12:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008f16:	e0b5      	b.n	8009084 <UART_SetConfig+0xa94>
 8008f18:	03d09000 	.word	0x03d09000
 8008f1c:	003d0900 	.word	0x003d0900
 8008f20:	0800c170 	.word	0x0800c170
 8008f24:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8008f28:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008f2c:	2b20      	cmp	r3, #32
 8008f2e:	dc49      	bgt.n	8008fc4 <UART_SetConfig+0x9d4>
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	db7c      	blt.n	800902e <UART_SetConfig+0xa3e>
 8008f34:	2b20      	cmp	r3, #32
 8008f36:	d87a      	bhi.n	800902e <UART_SetConfig+0xa3e>
 8008f38:	a201      	add	r2, pc, #4	@ (adr r2, 8008f40 <UART_SetConfig+0x950>)
 8008f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f3e:	bf00      	nop
 8008f40:	08008fcb 	.word	0x08008fcb
 8008f44:	08008fd3 	.word	0x08008fd3
 8008f48:	0800902f 	.word	0x0800902f
 8008f4c:	0800902f 	.word	0x0800902f
 8008f50:	08008fdb 	.word	0x08008fdb
 8008f54:	0800902f 	.word	0x0800902f
 8008f58:	0800902f 	.word	0x0800902f
 8008f5c:	0800902f 	.word	0x0800902f
 8008f60:	08008feb 	.word	0x08008feb
 8008f64:	0800902f 	.word	0x0800902f
 8008f68:	0800902f 	.word	0x0800902f
 8008f6c:	0800902f 	.word	0x0800902f
 8008f70:	0800902f 	.word	0x0800902f
 8008f74:	0800902f 	.word	0x0800902f
 8008f78:	0800902f 	.word	0x0800902f
 8008f7c:	0800902f 	.word	0x0800902f
 8008f80:	08008ffb 	.word	0x08008ffb
 8008f84:	0800902f 	.word	0x0800902f
 8008f88:	0800902f 	.word	0x0800902f
 8008f8c:	0800902f 	.word	0x0800902f
 8008f90:	0800902f 	.word	0x0800902f
 8008f94:	0800902f 	.word	0x0800902f
 8008f98:	0800902f 	.word	0x0800902f
 8008f9c:	0800902f 	.word	0x0800902f
 8008fa0:	0800902f 	.word	0x0800902f
 8008fa4:	0800902f 	.word	0x0800902f
 8008fa8:	0800902f 	.word	0x0800902f
 8008fac:	0800902f 	.word	0x0800902f
 8008fb0:	0800902f 	.word	0x0800902f
 8008fb4:	0800902f 	.word	0x0800902f
 8008fb8:	0800902f 	.word	0x0800902f
 8008fbc:	0800902f 	.word	0x0800902f
 8008fc0:	08009021 	.word	0x08009021
 8008fc4:	2b40      	cmp	r3, #64	@ 0x40
 8008fc6:	d02e      	beq.n	8009026 <UART_SetConfig+0xa36>
 8008fc8:	e031      	b.n	800902e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fca:	f7fc f913 	bl	80051f4 <HAL_RCC_GetPCLK1Freq>
 8008fce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008fd0:	e033      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008fd2:	f7fc f925 	bl	8005220 <HAL_RCC_GetPCLK2Freq>
 8008fd6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008fd8:	e02f      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f7fe f8d4 	bl	800718c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fe6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fe8:	e027      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008fea:	f107 0318 	add.w	r3, r7, #24
 8008fee:	4618      	mov	r0, r3
 8008ff0:	f7fe fa20 	bl	8007434 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008ff4:	69fb      	ldr	r3, [r7, #28]
 8008ff6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008ff8:	e01f      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80090b0 <UART_SetConfig+0xac0>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f003 0320 	and.w	r3, r3, #32
 8009002:	2b00      	cmp	r3, #0
 8009004:	d009      	beq.n	800901a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8009006:	4b2a      	ldr	r3, [pc, #168]	@ (80090b0 <UART_SetConfig+0xac0>)
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	08db      	lsrs	r3, r3, #3
 800900c:	f003 0303 	and.w	r3, r3, #3
 8009010:	4a28      	ldr	r2, [pc, #160]	@ (80090b4 <UART_SetConfig+0xac4>)
 8009012:	fa22 f303 	lsr.w	r3, r2, r3
 8009016:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8009018:	e00f      	b.n	800903a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800901a:	4b26      	ldr	r3, [pc, #152]	@ (80090b4 <UART_SetConfig+0xac4>)
 800901c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800901e:	e00c      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009020:	4b25      	ldr	r3, [pc, #148]	@ (80090b8 <UART_SetConfig+0xac8>)
 8009022:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009024:	e009      	b.n	800903a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009026:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800902a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800902c:	e005      	b.n	800903a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800902e:	2300      	movs	r3, #0
 8009030:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009032:	2301      	movs	r3, #1
 8009034:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8009038:	bf00      	nop
    }

    if (pclk != 0U)
 800903a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800903c:	2b00      	cmp	r3, #0
 800903e:	d021      	beq.n	8009084 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009040:	697b      	ldr	r3, [r7, #20]
 8009042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009044:	4a1d      	ldr	r2, [pc, #116]	@ (80090bc <UART_SetConfig+0xacc>)
 8009046:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800904a:	461a      	mov	r2, r3
 800904c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800904e:	fbb3 f2f2 	udiv	r2, r3, r2
 8009052:	697b      	ldr	r3, [r7, #20]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	085b      	lsrs	r3, r3, #1
 8009058:	441a      	add	r2, r3
 800905a:	697b      	ldr	r3, [r7, #20]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009062:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009066:	2b0f      	cmp	r3, #15
 8009068:	d909      	bls.n	800907e <UART_SetConfig+0xa8e>
 800906a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800906c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009070:	d205      	bcs.n	800907e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009074:	b29a      	uxth	r2, r3
 8009076:	697b      	ldr	r3, [r7, #20]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	60da      	str	r2, [r3, #12]
 800907c:	e002      	b.n	8009084 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800907e:	2301      	movs	r3, #1
 8009080:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	2201      	movs	r2, #1
 8009088:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800908c:	697b      	ldr	r3, [r7, #20]
 800908e:	2201      	movs	r2, #1
 8009090:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009094:	697b      	ldr	r3, [r7, #20]
 8009096:	2200      	movs	r2, #0
 8009098:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	2200      	movs	r2, #0
 800909e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80090a0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80090a4:	4618      	mov	r0, r3
 80090a6:	3748      	adds	r7, #72	@ 0x48
 80090a8:	46bd      	mov	sp, r7
 80090aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80090ae:	bf00      	nop
 80090b0:	58024400 	.word	0x58024400
 80090b4:	03d09000 	.word	0x03d09000
 80090b8:	003d0900 	.word	0x003d0900
 80090bc:	0800c170 	.word	0x0800c170

080090c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090cc:	f003 0308 	and.w	r3, r3, #8
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00a      	beq.n	80090ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	685b      	ldr	r3, [r3, #4]
 80090da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	430a      	orrs	r2, r1
 80090e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80090ee:	f003 0301 	and.w	r3, r3, #1
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00a      	beq.n	800910c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	430a      	orrs	r2, r1
 800910a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009110:	f003 0302 	and.w	r3, r3, #2
 8009114:	2b00      	cmp	r3, #0
 8009116:	d00a      	beq.n	800912e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	685b      	ldr	r3, [r3, #4]
 800911e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	430a      	orrs	r2, r1
 800912c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009132:	f003 0304 	and.w	r3, r3, #4
 8009136:	2b00      	cmp	r3, #0
 8009138:	d00a      	beq.n	8009150 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009154:	f003 0310 	and.w	r3, r3, #16
 8009158:	2b00      	cmp	r3, #0
 800915a:	d00a      	beq.n	8009172 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	689b      	ldr	r3, [r3, #8]
 8009162:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	430a      	orrs	r2, r1
 8009170:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009176:	f003 0320 	and.w	r3, r3, #32
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00a      	beq.n	8009194 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	430a      	orrs	r2, r1
 8009192:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009198:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800919c:	2b00      	cmp	r3, #0
 800919e:	d01a      	beq.n	80091d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	430a      	orrs	r2, r1
 80091b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80091ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80091be:	d10a      	bne.n	80091d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	685b      	ldr	r3, [r3, #4]
 80091c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	430a      	orrs	r2, r1
 80091d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d00a      	beq.n	80091f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	685b      	ldr	r3, [r3, #4]
 80091e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	430a      	orrs	r2, r1
 80091f6:	605a      	str	r2, [r3, #4]
  }
}
 80091f8:	bf00      	nop
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009202:	4770      	bx	lr

08009204 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b098      	sub	sp, #96	@ 0x60
 8009208:	af02      	add	r7, sp, #8
 800920a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2200      	movs	r2, #0
 8009210:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009214:	f7f8 f9bc 	bl	8001590 <HAL_GetTick>
 8009218:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f003 0308 	and.w	r3, r3, #8
 8009224:	2b08      	cmp	r3, #8
 8009226:	d12f      	bne.n	8009288 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009228:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800922c:	9300      	str	r3, [sp, #0]
 800922e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009230:	2200      	movs	r2, #0
 8009232:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f88e 	bl	8009358 <UART_WaitOnFlagUntilTimeout>
 800923c:	4603      	mov	r3, r0
 800923e:	2b00      	cmp	r3, #0
 8009240:	d022      	beq.n	8009288 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800924a:	e853 3f00 	ldrex	r3, [r3]
 800924e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009250:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009252:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009256:	653b      	str	r3, [r7, #80]	@ 0x50
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	461a      	mov	r2, r3
 800925e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009260:	647b      	str	r3, [r7, #68]	@ 0x44
 8009262:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009264:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009266:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009268:	e841 2300 	strex	r3, r2, [r1]
 800926c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800926e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009270:	2b00      	cmp	r3, #0
 8009272:	d1e6      	bne.n	8009242 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2220      	movs	r2, #32
 8009278:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2200      	movs	r2, #0
 8009280:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009284:	2303      	movs	r3, #3
 8009286:	e063      	b.n	8009350 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	f003 0304 	and.w	r3, r3, #4
 8009292:	2b04      	cmp	r3, #4
 8009294:	d149      	bne.n	800932a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009296:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800929a:	9300      	str	r3, [sp, #0]
 800929c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800929e:	2200      	movs	r2, #0
 80092a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 f857 	bl	8009358 <UART_WaitOnFlagUntilTimeout>
 80092aa:	4603      	mov	r3, r0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d03c      	beq.n	800932a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b8:	e853 3f00 	ldrex	r3, [r3]
 80092bc:	623b      	str	r3, [r7, #32]
   return(result);
 80092be:	6a3b      	ldr	r3, [r7, #32]
 80092c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80092c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80092d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80092d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092d6:	e841 2300 	strex	r3, r2, [r1]
 80092da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80092dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1e6      	bne.n	80092b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3308      	adds	r3, #8
 80092e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ea:	693b      	ldr	r3, [r7, #16]
 80092ec:	e853 3f00 	ldrex	r3, [r3]
 80092f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f023 0301 	bic.w	r3, r3, #1
 80092f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3308      	adds	r3, #8
 8009300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009302:	61fa      	str	r2, [r7, #28]
 8009304:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009306:	69b9      	ldr	r1, [r7, #24]
 8009308:	69fa      	ldr	r2, [r7, #28]
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	617b      	str	r3, [r7, #20]
   return(result);
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1e5      	bne.n	80092e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2220      	movs	r2, #32
 800931a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2200      	movs	r2, #0
 8009322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009326:	2303      	movs	r3, #3
 8009328:	e012      	b.n	8009350 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	2220      	movs	r2, #32
 800932e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2220      	movs	r2, #32
 8009336:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	2200      	movs	r2, #0
 800933e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2200      	movs	r2, #0
 8009344:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3758      	adds	r7, #88	@ 0x58
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	603b      	str	r3, [r7, #0]
 8009364:	4613      	mov	r3, r2
 8009366:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009368:	e04f      	b.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800936a:	69bb      	ldr	r3, [r7, #24]
 800936c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009370:	d04b      	beq.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009372:	f7f8 f90d 	bl	8001590 <HAL_GetTick>
 8009376:	4602      	mov	r2, r0
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	1ad3      	subs	r3, r2, r3
 800937c:	69ba      	ldr	r2, [r7, #24]
 800937e:	429a      	cmp	r2, r3
 8009380:	d302      	bcc.n	8009388 <UART_WaitOnFlagUntilTimeout+0x30>
 8009382:	69bb      	ldr	r3, [r7, #24]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d101      	bne.n	800938c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009388:	2303      	movs	r3, #3
 800938a:	e04e      	b.n	800942a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f003 0304 	and.w	r3, r3, #4
 8009396:	2b00      	cmp	r3, #0
 8009398:	d037      	beq.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	2b80      	cmp	r3, #128	@ 0x80
 800939e:	d034      	beq.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	2b40      	cmp	r3, #64	@ 0x40
 80093a4:	d031      	beq.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	69db      	ldr	r3, [r3, #28]
 80093ac:	f003 0308 	and.w	r3, r3, #8
 80093b0:	2b08      	cmp	r3, #8
 80093b2:	d110      	bne.n	80093d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	2208      	movs	r2, #8
 80093ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093bc:	68f8      	ldr	r0, [r7, #12]
 80093be:	f000 f839 	bl	8009434 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2208      	movs	r2, #8
 80093c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	2200      	movs	r2, #0
 80093ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	e029      	b.n	800942a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80093e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80093e4:	d111      	bne.n	800940a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80093ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80093f0:	68f8      	ldr	r0, [r7, #12]
 80093f2:	f000 f81f 	bl	8009434 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2220      	movs	r2, #32
 80093fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	2200      	movs	r2, #0
 8009402:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009406:	2303      	movs	r3, #3
 8009408:	e00f      	b.n	800942a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	69da      	ldr	r2, [r3, #28]
 8009410:	68bb      	ldr	r3, [r7, #8]
 8009412:	4013      	ands	r3, r2
 8009414:	68ba      	ldr	r2, [r7, #8]
 8009416:	429a      	cmp	r2, r3
 8009418:	bf0c      	ite	eq
 800941a:	2301      	moveq	r3, #1
 800941c:	2300      	movne	r3, #0
 800941e:	b2db      	uxtb	r3, r3
 8009420:	461a      	mov	r2, r3
 8009422:	79fb      	ldrb	r3, [r7, #7]
 8009424:	429a      	cmp	r2, r3
 8009426:	d0a0      	beq.n	800936a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3710      	adds	r7, #16
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
	...

08009434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009434:	b480      	push	{r7}
 8009436:	b095      	sub	sp, #84	@ 0x54
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009442:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009444:	e853 3f00 	ldrex	r3, [r3]
 8009448:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800944a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800944c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009450:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	461a      	mov	r2, r3
 8009458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800945a:	643b      	str	r3, [r7, #64]	@ 0x40
 800945c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009460:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009462:	e841 2300 	strex	r3, r2, [r1]
 8009466:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800946a:	2b00      	cmp	r3, #0
 800946c:	d1e6      	bne.n	800943c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	3308      	adds	r3, #8
 8009474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	6a3b      	ldr	r3, [r7, #32]
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	61fb      	str	r3, [r7, #28]
   return(result);
 800947e:	69fa      	ldr	r2, [r7, #28]
 8009480:	4b1e      	ldr	r3, [pc, #120]	@ (80094fc <UART_EndRxTransfer+0xc8>)
 8009482:	4013      	ands	r3, r2
 8009484:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	3308      	adds	r3, #8
 800948c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800948e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009490:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009492:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009494:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009496:	e841 2300 	strex	r3, r2, [r1]
 800949a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800949c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d1e5      	bne.n	800946e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80094a6:	2b01      	cmp	r3, #1
 80094a8:	d118      	bne.n	80094dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	e853 3f00 	ldrex	r3, [r3]
 80094b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	f023 0310 	bic.w	r3, r3, #16
 80094be:	647b      	str	r3, [r7, #68]	@ 0x44
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	461a      	mov	r2, r3
 80094c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094c8:	61bb      	str	r3, [r7, #24]
 80094ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094cc:	6979      	ldr	r1, [r7, #20]
 80094ce:	69ba      	ldr	r2, [r7, #24]
 80094d0:	e841 2300 	strex	r3, r2, [r1]
 80094d4:	613b      	str	r3, [r7, #16]
   return(result);
 80094d6:	693b      	ldr	r3, [r7, #16]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d1e6      	bne.n	80094aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	2220      	movs	r2, #32
 80094e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2200      	movs	r2, #0
 80094e8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80094f0:	bf00      	nop
 80094f2:	3754      	adds	r7, #84	@ 0x54
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr
 80094fc:	effffffe 	.word	0xeffffffe

08009500 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009500:	b580      	push	{r7, lr}
 8009502:	b084      	sub	sp, #16
 8009504:	af00      	add	r7, sp, #0
 8009506:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2200      	movs	r2, #0
 8009512:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009516:	68f8      	ldr	r0, [r7, #12]
 8009518:	f7ff f854 	bl	80085c4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800951c:	bf00      	nop
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b088      	sub	sp, #32
 8009528:	af00      	add	r7, sp, #0
 800952a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	e853 3f00 	ldrex	r3, [r3]
 8009538:	60bb      	str	r3, [r7, #8]
   return(result);
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009540:	61fb      	str	r3, [r7, #28]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	461a      	mov	r2, r3
 8009548:	69fb      	ldr	r3, [r7, #28]
 800954a:	61bb      	str	r3, [r7, #24]
 800954c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800954e:	6979      	ldr	r1, [r7, #20]
 8009550:	69ba      	ldr	r2, [r7, #24]
 8009552:	e841 2300 	strex	r3, r2, [r1]
 8009556:	613b      	str	r3, [r7, #16]
   return(result);
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d1e6      	bne.n	800952c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	2220      	movs	r2, #32
 8009562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2200      	movs	r2, #0
 800956a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f7ff f81f 	bl	80085b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009572:	bf00      	nop
 8009574:	3720      	adds	r7, #32
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}

0800957a <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800957a:	b480      	push	{r7}
 800957c:	b083      	sub	sp, #12
 800957e:	af00      	add	r7, sp, #0
 8009580:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009582:	bf00      	nop
 8009584:	370c      	adds	r7, #12
 8009586:	46bd      	mov	sp, r7
 8009588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958c:	4770      	bx	lr

0800958e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800958e:	b480      	push	{r7}
 8009590:	b083      	sub	sp, #12
 8009592:	af00      	add	r7, sp, #0
 8009594:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009596:	bf00      	nop
 8009598:	370c      	adds	r7, #12
 800959a:	46bd      	mov	sp, r7
 800959c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a0:	4770      	bx	lr

080095a2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80095a2:	b480      	push	{r7}
 80095a4:	b083      	sub	sp, #12
 80095a6:	af00      	add	r7, sp, #0
 80095a8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80095aa:	bf00      	nop
 80095ac:	370c      	adds	r7, #12
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b085      	sub	sp, #20
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80095c4:	2b01      	cmp	r3, #1
 80095c6:	d101      	bne.n	80095cc <HAL_UARTEx_DisableFifoMode+0x16>
 80095c8:	2302      	movs	r3, #2
 80095ca:	e027      	b.n	800961c <HAL_UARTEx_DisableFifoMode+0x66>
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2201      	movs	r2, #1
 80095d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	2224      	movs	r2, #36	@ 0x24
 80095d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	681a      	ldr	r2, [r3, #0]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 0201 	bic.w	r2, r2, #1
 80095f2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80095fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2200      	movs	r2, #0
 8009600:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	68fa      	ldr	r2, [r7, #12]
 8009608:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2220      	movs	r2, #32
 800960e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	2200      	movs	r2, #0
 8009616:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800961a:	2300      	movs	r3, #0
}
 800961c:	4618      	mov	r0, r3
 800961e:	3714      	adds	r7, #20
 8009620:	46bd      	mov	sp, r7
 8009622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009626:	4770      	bx	lr

08009628 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009638:	2b01      	cmp	r3, #1
 800963a:	d101      	bne.n	8009640 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800963c:	2302      	movs	r3, #2
 800963e:	e02d      	b.n	800969c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2201      	movs	r2, #1
 8009644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2224      	movs	r2, #36	@ 0x24
 800964c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	681a      	ldr	r2, [r3, #0]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f022 0201 	bic.w	r2, r2, #1
 8009666:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	689b      	ldr	r3, [r3, #8]
 800966e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	430a      	orrs	r2, r1
 800967a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 f84f 	bl	8009720 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	68fa      	ldr	r2, [r7, #12]
 8009688:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2220      	movs	r2, #32
 800968e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2200      	movs	r2, #0
 8009696:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800969a:	2300      	movs	r3, #0
}
 800969c:	4618      	mov	r0, r3
 800969e:	3710      	adds	r7, #16
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}

080096a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b084      	sub	sp, #16
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80096b4:	2b01      	cmp	r3, #1
 80096b6:	d101      	bne.n	80096bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80096b8:	2302      	movs	r3, #2
 80096ba:	e02d      	b.n	8009718 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2201      	movs	r2, #1
 80096c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2224      	movs	r2, #36	@ 0x24
 80096c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f022 0201 	bic.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	683a      	ldr	r2, [r7, #0]
 80096f4:	430a      	orrs	r2, r1
 80096f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 f811 	bl	8009720 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	68fa      	ldr	r2, [r7, #12]
 8009704:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2220      	movs	r2, #32
 800970a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	2200      	movs	r2, #0
 8009712:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009716:	2300      	movs	r3, #0
}
 8009718:	4618      	mov	r0, r3
 800971a:	3710      	adds	r7, #16
 800971c:	46bd      	mov	sp, r7
 800971e:	bd80      	pop	{r7, pc}

08009720 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009720:	b480      	push	{r7}
 8009722:	b085      	sub	sp, #20
 8009724:	af00      	add	r7, sp, #0
 8009726:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800972c:	2b00      	cmp	r3, #0
 800972e:	d108      	bne.n	8009742 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2201      	movs	r2, #1
 8009734:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	2201      	movs	r2, #1
 800973c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009740:	e031      	b.n	80097a6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009742:	2310      	movs	r3, #16
 8009744:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009746:	2310      	movs	r3, #16
 8009748:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	689b      	ldr	r3, [r3, #8]
 8009750:	0e5b      	lsrs	r3, r3, #25
 8009752:	b2db      	uxtb	r3, r3
 8009754:	f003 0307 	and.w	r3, r3, #7
 8009758:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	0f5b      	lsrs	r3, r3, #29
 8009762:	b2db      	uxtb	r3, r3
 8009764:	f003 0307 	and.w	r3, r3, #7
 8009768:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800976a:	7bbb      	ldrb	r3, [r7, #14]
 800976c:	7b3a      	ldrb	r2, [r7, #12]
 800976e:	4911      	ldr	r1, [pc, #68]	@ (80097b4 <UARTEx_SetNbDataToProcess+0x94>)
 8009770:	5c8a      	ldrb	r2, [r1, r2]
 8009772:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009776:	7b3a      	ldrb	r2, [r7, #12]
 8009778:	490f      	ldr	r1, [pc, #60]	@ (80097b8 <UARTEx_SetNbDataToProcess+0x98>)
 800977a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800977c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009780:	b29a      	uxth	r2, r3
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009788:	7bfb      	ldrb	r3, [r7, #15]
 800978a:	7b7a      	ldrb	r2, [r7, #13]
 800978c:	4909      	ldr	r1, [pc, #36]	@ (80097b4 <UARTEx_SetNbDataToProcess+0x94>)
 800978e:	5c8a      	ldrb	r2, [r1, r2]
 8009790:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009794:	7b7a      	ldrb	r2, [r7, #13]
 8009796:	4908      	ldr	r1, [pc, #32]	@ (80097b8 <UARTEx_SetNbDataToProcess+0x98>)
 8009798:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800979a:	fb93 f3f2 	sdiv	r3, r3, r2
 800979e:	b29a      	uxth	r2, r3
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80097a6:	bf00      	nop
 80097a8:	3714      	adds	r7, #20
 80097aa:	46bd      	mov	sp, r7
 80097ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b0:	4770      	bx	lr
 80097b2:	bf00      	nop
 80097b4:	0800c188 	.word	0x0800c188
 80097b8:	0800c190 	.word	0x0800c190

080097bc <HAL_WWDG_IRQHandler>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg)
{
 80097bc:	b580      	push	{r7, lr}
 80097be:	b082      	sub	sp, #8
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  /* Check if Early Wakeup Interrupt is enable */
  if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	685b      	ldr	r3, [r3, #4]
 80097ca:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80097ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80097d2:	d10e      	bne.n	80097f2 <HAL_WWDG_IRQHandler+0x36>
  {
    /* Check if WWDG Early Wakeup Interrupt occurred */
    if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET)
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	f003 0301 	and.w	r3, r3, #1
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d107      	bne.n	80097f2 <HAL_WWDG_IRQHandler+0x36>
    {
      /* Clear the WWDG Early Wakeup flag */
      __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	f06f 0201 	mvn.w	r2, #1
 80097ea:	609a      	str	r2, [r3, #8]
#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1)
      /* Early Wakeup registered callback */
      hwwdg->EwiCallback(hwwdg);
#else
      /* Early Wakeup callback */
      HAL_WWDG_EarlyWakeupCallback(hwwdg);
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 f804 	bl	80097fa <HAL_WWDG_EarlyWakeupCallback>
#endif /* USE_HAL_WWDG_REGISTER_CALLBACKS */
    }
  }
}
 80097f2:	bf00      	nop
 80097f4:	3708      	adds	r7, #8
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}

080097fa <HAL_WWDG_EarlyWakeupCallback>:
  * @param  hwwdg  pointer to a WWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified WWDG module.
  * @retval None
  */
__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg)
{
 80097fa:	b480      	push	{r7}
 80097fc:	b083      	sub	sp, #12
 80097fe:	af00      	add	r7, sp, #0
 8009800:	6078      	str	r0, [r7, #4]
  UNUSED(hwwdg);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file
   */
}
 8009802:	bf00      	nop
 8009804:	370c      	adds	r7, #12
 8009806:	46bd      	mov	sp, r7
 8009808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980c:	4770      	bx	lr

0800980e <__cvt>:
 800980e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009810:	ed2d 8b02 	vpush	{d8}
 8009814:	eeb0 8b40 	vmov.f64	d8, d0
 8009818:	b085      	sub	sp, #20
 800981a:	4617      	mov	r7, r2
 800981c:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800981e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009820:	ee18 2a90 	vmov	r2, s17
 8009824:	f025 0520 	bic.w	r5, r5, #32
 8009828:	2a00      	cmp	r2, #0
 800982a:	bfb6      	itet	lt
 800982c:	222d      	movlt	r2, #45	@ 0x2d
 800982e:	2200      	movge	r2, #0
 8009830:	eeb1 8b40 	vneglt.f64	d8, d0
 8009834:	2d46      	cmp	r5, #70	@ 0x46
 8009836:	460c      	mov	r4, r1
 8009838:	701a      	strb	r2, [r3, #0]
 800983a:	d004      	beq.n	8009846 <__cvt+0x38>
 800983c:	2d45      	cmp	r5, #69	@ 0x45
 800983e:	d100      	bne.n	8009842 <__cvt+0x34>
 8009840:	3401      	adds	r4, #1
 8009842:	2102      	movs	r1, #2
 8009844:	e000      	b.n	8009848 <__cvt+0x3a>
 8009846:	2103      	movs	r1, #3
 8009848:	ab03      	add	r3, sp, #12
 800984a:	9301      	str	r3, [sp, #4]
 800984c:	ab02      	add	r3, sp, #8
 800984e:	9300      	str	r3, [sp, #0]
 8009850:	4622      	mov	r2, r4
 8009852:	4633      	mov	r3, r6
 8009854:	eeb0 0b48 	vmov.f64	d0, d8
 8009858:	f000 ff22 	bl	800a6a0 <_dtoa_r>
 800985c:	2d47      	cmp	r5, #71	@ 0x47
 800985e:	d114      	bne.n	800988a <__cvt+0x7c>
 8009860:	07fb      	lsls	r3, r7, #31
 8009862:	d50a      	bpl.n	800987a <__cvt+0x6c>
 8009864:	1902      	adds	r2, r0, r4
 8009866:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800986a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800986e:	bf08      	it	eq
 8009870:	9203      	streq	r2, [sp, #12]
 8009872:	2130      	movs	r1, #48	@ 0x30
 8009874:	9b03      	ldr	r3, [sp, #12]
 8009876:	4293      	cmp	r3, r2
 8009878:	d319      	bcc.n	80098ae <__cvt+0xa0>
 800987a:	9b03      	ldr	r3, [sp, #12]
 800987c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800987e:	1a1b      	subs	r3, r3, r0
 8009880:	6013      	str	r3, [r2, #0]
 8009882:	b005      	add	sp, #20
 8009884:	ecbd 8b02 	vpop	{d8}
 8009888:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800988a:	2d46      	cmp	r5, #70	@ 0x46
 800988c:	eb00 0204 	add.w	r2, r0, r4
 8009890:	d1e9      	bne.n	8009866 <__cvt+0x58>
 8009892:	7803      	ldrb	r3, [r0, #0]
 8009894:	2b30      	cmp	r3, #48	@ 0x30
 8009896:	d107      	bne.n	80098a8 <__cvt+0x9a>
 8009898:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800989c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098a0:	bf1c      	itt	ne
 80098a2:	f1c4 0401 	rsbne	r4, r4, #1
 80098a6:	6034      	strne	r4, [r6, #0]
 80098a8:	6833      	ldr	r3, [r6, #0]
 80098aa:	441a      	add	r2, r3
 80098ac:	e7db      	b.n	8009866 <__cvt+0x58>
 80098ae:	1c5c      	adds	r4, r3, #1
 80098b0:	9403      	str	r4, [sp, #12]
 80098b2:	7019      	strb	r1, [r3, #0]
 80098b4:	e7de      	b.n	8009874 <__cvt+0x66>

080098b6 <__exponent>:
 80098b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098b8:	2900      	cmp	r1, #0
 80098ba:	bfba      	itte	lt
 80098bc:	4249      	neglt	r1, r1
 80098be:	232d      	movlt	r3, #45	@ 0x2d
 80098c0:	232b      	movge	r3, #43	@ 0x2b
 80098c2:	2909      	cmp	r1, #9
 80098c4:	7002      	strb	r2, [r0, #0]
 80098c6:	7043      	strb	r3, [r0, #1]
 80098c8:	dd29      	ble.n	800991e <__exponent+0x68>
 80098ca:	f10d 0307 	add.w	r3, sp, #7
 80098ce:	461d      	mov	r5, r3
 80098d0:	270a      	movs	r7, #10
 80098d2:	461a      	mov	r2, r3
 80098d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80098d8:	fb07 1416 	mls	r4, r7, r6, r1
 80098dc:	3430      	adds	r4, #48	@ 0x30
 80098de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80098e2:	460c      	mov	r4, r1
 80098e4:	2c63      	cmp	r4, #99	@ 0x63
 80098e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80098ea:	4631      	mov	r1, r6
 80098ec:	dcf1      	bgt.n	80098d2 <__exponent+0x1c>
 80098ee:	3130      	adds	r1, #48	@ 0x30
 80098f0:	1e94      	subs	r4, r2, #2
 80098f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80098f6:	1c41      	adds	r1, r0, #1
 80098f8:	4623      	mov	r3, r4
 80098fa:	42ab      	cmp	r3, r5
 80098fc:	d30a      	bcc.n	8009914 <__exponent+0x5e>
 80098fe:	f10d 0309 	add.w	r3, sp, #9
 8009902:	1a9b      	subs	r3, r3, r2
 8009904:	42ac      	cmp	r4, r5
 8009906:	bf88      	it	hi
 8009908:	2300      	movhi	r3, #0
 800990a:	3302      	adds	r3, #2
 800990c:	4403      	add	r3, r0
 800990e:	1a18      	subs	r0, r3, r0
 8009910:	b003      	add	sp, #12
 8009912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009914:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009918:	f801 6f01 	strb.w	r6, [r1, #1]!
 800991c:	e7ed      	b.n	80098fa <__exponent+0x44>
 800991e:	2330      	movs	r3, #48	@ 0x30
 8009920:	3130      	adds	r1, #48	@ 0x30
 8009922:	7083      	strb	r3, [r0, #2]
 8009924:	70c1      	strb	r1, [r0, #3]
 8009926:	1d03      	adds	r3, r0, #4
 8009928:	e7f1      	b.n	800990e <__exponent+0x58>
 800992a:	0000      	movs	r0, r0
 800992c:	0000      	movs	r0, r0
	...

08009930 <_printf_float>:
 8009930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009934:	b08d      	sub	sp, #52	@ 0x34
 8009936:	460c      	mov	r4, r1
 8009938:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800993c:	4616      	mov	r6, r2
 800993e:	461f      	mov	r7, r3
 8009940:	4605      	mov	r5, r0
 8009942:	f000 fdad 	bl	800a4a0 <_localeconv_r>
 8009946:	f8d0 b000 	ldr.w	fp, [r0]
 800994a:	4658      	mov	r0, fp
 800994c:	f7f6 fd18 	bl	8000380 <strlen>
 8009950:	2300      	movs	r3, #0
 8009952:	930a      	str	r3, [sp, #40]	@ 0x28
 8009954:	f8d8 3000 	ldr.w	r3, [r8]
 8009958:	f894 9018 	ldrb.w	r9, [r4, #24]
 800995c:	6822      	ldr	r2, [r4, #0]
 800995e:	9005      	str	r0, [sp, #20]
 8009960:	3307      	adds	r3, #7
 8009962:	f023 0307 	bic.w	r3, r3, #7
 8009966:	f103 0108 	add.w	r1, r3, #8
 800996a:	f8c8 1000 	str.w	r1, [r8]
 800996e:	ed93 0b00 	vldr	d0, [r3]
 8009972:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8009bd0 <_printf_float+0x2a0>
 8009976:	eeb0 7bc0 	vabs.f64	d7, d0
 800997a:	eeb4 7b46 	vcmp.f64	d7, d6
 800997e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009982:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8009986:	dd24      	ble.n	80099d2 <_printf_float+0xa2>
 8009988:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800998c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009990:	d502      	bpl.n	8009998 <_printf_float+0x68>
 8009992:	232d      	movs	r3, #45	@ 0x2d
 8009994:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009998:	498f      	ldr	r1, [pc, #572]	@ (8009bd8 <_printf_float+0x2a8>)
 800999a:	4b90      	ldr	r3, [pc, #576]	@ (8009bdc <_printf_float+0x2ac>)
 800999c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80099a0:	bf8c      	ite	hi
 80099a2:	4688      	movhi	r8, r1
 80099a4:	4698      	movls	r8, r3
 80099a6:	f022 0204 	bic.w	r2, r2, #4
 80099aa:	2303      	movs	r3, #3
 80099ac:	6123      	str	r3, [r4, #16]
 80099ae:	6022      	str	r2, [r4, #0]
 80099b0:	f04f 0a00 	mov.w	sl, #0
 80099b4:	9700      	str	r7, [sp, #0]
 80099b6:	4633      	mov	r3, r6
 80099b8:	aa0b      	add	r2, sp, #44	@ 0x2c
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f000 f9d1 	bl	8009d64 <_printf_common>
 80099c2:	3001      	adds	r0, #1
 80099c4:	f040 8089 	bne.w	8009ada <_printf_float+0x1aa>
 80099c8:	f04f 30ff 	mov.w	r0, #4294967295
 80099cc:	b00d      	add	sp, #52	@ 0x34
 80099ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099d2:	eeb4 0b40 	vcmp.f64	d0, d0
 80099d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099da:	d709      	bvc.n	80099f0 <_printf_float+0xc0>
 80099dc:	ee10 3a90 	vmov	r3, s1
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	bfbc      	itt	lt
 80099e4:	232d      	movlt	r3, #45	@ 0x2d
 80099e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80099ea:	497d      	ldr	r1, [pc, #500]	@ (8009be0 <_printf_float+0x2b0>)
 80099ec:	4b7d      	ldr	r3, [pc, #500]	@ (8009be4 <_printf_float+0x2b4>)
 80099ee:	e7d5      	b.n	800999c <_printf_float+0x6c>
 80099f0:	6863      	ldr	r3, [r4, #4]
 80099f2:	1c59      	adds	r1, r3, #1
 80099f4:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 80099f8:	d139      	bne.n	8009a6e <_printf_float+0x13e>
 80099fa:	2306      	movs	r3, #6
 80099fc:	6063      	str	r3, [r4, #4]
 80099fe:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009a02:	2300      	movs	r3, #0
 8009a04:	6022      	str	r2, [r4, #0]
 8009a06:	9303      	str	r3, [sp, #12]
 8009a08:	ab0a      	add	r3, sp, #40	@ 0x28
 8009a0a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8009a0e:	ab09      	add	r3, sp, #36	@ 0x24
 8009a10:	9300      	str	r3, [sp, #0]
 8009a12:	6861      	ldr	r1, [r4, #4]
 8009a14:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009a18:	4628      	mov	r0, r5
 8009a1a:	f7ff fef8 	bl	800980e <__cvt>
 8009a1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a24:	4680      	mov	r8, r0
 8009a26:	d129      	bne.n	8009a7c <_printf_float+0x14c>
 8009a28:	1cc8      	adds	r0, r1, #3
 8009a2a:	db02      	blt.n	8009a32 <_printf_float+0x102>
 8009a2c:	6863      	ldr	r3, [r4, #4]
 8009a2e:	4299      	cmp	r1, r3
 8009a30:	dd41      	ble.n	8009ab6 <_printf_float+0x186>
 8009a32:	f1a9 0902 	sub.w	r9, r9, #2
 8009a36:	fa5f f989 	uxtb.w	r9, r9
 8009a3a:	3901      	subs	r1, #1
 8009a3c:	464a      	mov	r2, r9
 8009a3e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009a42:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a44:	f7ff ff37 	bl	80098b6 <__exponent>
 8009a48:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a4a:	1813      	adds	r3, r2, r0
 8009a4c:	2a01      	cmp	r2, #1
 8009a4e:	4682      	mov	sl, r0
 8009a50:	6123      	str	r3, [r4, #16]
 8009a52:	dc02      	bgt.n	8009a5a <_printf_float+0x12a>
 8009a54:	6822      	ldr	r2, [r4, #0]
 8009a56:	07d2      	lsls	r2, r2, #31
 8009a58:	d501      	bpl.n	8009a5e <_printf_float+0x12e>
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	6123      	str	r3, [r4, #16]
 8009a5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d0a6      	beq.n	80099b4 <_printf_float+0x84>
 8009a66:	232d      	movs	r3, #45	@ 0x2d
 8009a68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a6c:	e7a2      	b.n	80099b4 <_printf_float+0x84>
 8009a6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a72:	d1c4      	bne.n	80099fe <_printf_float+0xce>
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1c2      	bne.n	80099fe <_printf_float+0xce>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	e7bf      	b.n	80099fc <_printf_float+0xcc>
 8009a7c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009a80:	d9db      	bls.n	8009a3a <_printf_float+0x10a>
 8009a82:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8009a86:	d118      	bne.n	8009aba <_printf_float+0x18a>
 8009a88:	2900      	cmp	r1, #0
 8009a8a:	6863      	ldr	r3, [r4, #4]
 8009a8c:	dd0b      	ble.n	8009aa6 <_printf_float+0x176>
 8009a8e:	6121      	str	r1, [r4, #16]
 8009a90:	b913      	cbnz	r3, 8009a98 <_printf_float+0x168>
 8009a92:	6822      	ldr	r2, [r4, #0]
 8009a94:	07d0      	lsls	r0, r2, #31
 8009a96:	d502      	bpl.n	8009a9e <_printf_float+0x16e>
 8009a98:	3301      	adds	r3, #1
 8009a9a:	440b      	add	r3, r1
 8009a9c:	6123      	str	r3, [r4, #16]
 8009a9e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009aa0:	f04f 0a00 	mov.w	sl, #0
 8009aa4:	e7db      	b.n	8009a5e <_printf_float+0x12e>
 8009aa6:	b913      	cbnz	r3, 8009aae <_printf_float+0x17e>
 8009aa8:	6822      	ldr	r2, [r4, #0]
 8009aaa:	07d2      	lsls	r2, r2, #31
 8009aac:	d501      	bpl.n	8009ab2 <_printf_float+0x182>
 8009aae:	3302      	adds	r3, #2
 8009ab0:	e7f4      	b.n	8009a9c <_printf_float+0x16c>
 8009ab2:	2301      	movs	r3, #1
 8009ab4:	e7f2      	b.n	8009a9c <_printf_float+0x16c>
 8009ab6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8009aba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009abc:	4299      	cmp	r1, r3
 8009abe:	db05      	blt.n	8009acc <_printf_float+0x19c>
 8009ac0:	6823      	ldr	r3, [r4, #0]
 8009ac2:	6121      	str	r1, [r4, #16]
 8009ac4:	07d8      	lsls	r0, r3, #31
 8009ac6:	d5ea      	bpl.n	8009a9e <_printf_float+0x16e>
 8009ac8:	1c4b      	adds	r3, r1, #1
 8009aca:	e7e7      	b.n	8009a9c <_printf_float+0x16c>
 8009acc:	2900      	cmp	r1, #0
 8009ace:	bfd4      	ite	le
 8009ad0:	f1c1 0202 	rsble	r2, r1, #2
 8009ad4:	2201      	movgt	r2, #1
 8009ad6:	4413      	add	r3, r2
 8009ad8:	e7e0      	b.n	8009a9c <_printf_float+0x16c>
 8009ada:	6823      	ldr	r3, [r4, #0]
 8009adc:	055a      	lsls	r2, r3, #21
 8009ade:	d407      	bmi.n	8009af0 <_printf_float+0x1c0>
 8009ae0:	6923      	ldr	r3, [r4, #16]
 8009ae2:	4642      	mov	r2, r8
 8009ae4:	4631      	mov	r1, r6
 8009ae6:	4628      	mov	r0, r5
 8009ae8:	47b8      	blx	r7
 8009aea:	3001      	adds	r0, #1
 8009aec:	d12a      	bne.n	8009b44 <_printf_float+0x214>
 8009aee:	e76b      	b.n	80099c8 <_printf_float+0x98>
 8009af0:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8009af4:	f240 80e0 	bls.w	8009cb8 <_printf_float+0x388>
 8009af8:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009afc:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009b04:	d133      	bne.n	8009b6e <_printf_float+0x23e>
 8009b06:	4a38      	ldr	r2, [pc, #224]	@ (8009be8 <_printf_float+0x2b8>)
 8009b08:	2301      	movs	r3, #1
 8009b0a:	4631      	mov	r1, r6
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	47b8      	blx	r7
 8009b10:	3001      	adds	r0, #1
 8009b12:	f43f af59 	beq.w	80099c8 <_printf_float+0x98>
 8009b16:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009b1a:	4543      	cmp	r3, r8
 8009b1c:	db02      	blt.n	8009b24 <_printf_float+0x1f4>
 8009b1e:	6823      	ldr	r3, [r4, #0]
 8009b20:	07d8      	lsls	r0, r3, #31
 8009b22:	d50f      	bpl.n	8009b44 <_printf_float+0x214>
 8009b24:	9b05      	ldr	r3, [sp, #20]
 8009b26:	465a      	mov	r2, fp
 8009b28:	4631      	mov	r1, r6
 8009b2a:	4628      	mov	r0, r5
 8009b2c:	47b8      	blx	r7
 8009b2e:	3001      	adds	r0, #1
 8009b30:	f43f af4a 	beq.w	80099c8 <_printf_float+0x98>
 8009b34:	f04f 0900 	mov.w	r9, #0
 8009b38:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b3c:	f104 0a1a 	add.w	sl, r4, #26
 8009b40:	45c8      	cmp	r8, r9
 8009b42:	dc09      	bgt.n	8009b58 <_printf_float+0x228>
 8009b44:	6823      	ldr	r3, [r4, #0]
 8009b46:	079b      	lsls	r3, r3, #30
 8009b48:	f100 8107 	bmi.w	8009d5a <_printf_float+0x42a>
 8009b4c:	68e0      	ldr	r0, [r4, #12]
 8009b4e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b50:	4298      	cmp	r0, r3
 8009b52:	bfb8      	it	lt
 8009b54:	4618      	movlt	r0, r3
 8009b56:	e739      	b.n	80099cc <_printf_float+0x9c>
 8009b58:	2301      	movs	r3, #1
 8009b5a:	4652      	mov	r2, sl
 8009b5c:	4631      	mov	r1, r6
 8009b5e:	4628      	mov	r0, r5
 8009b60:	47b8      	blx	r7
 8009b62:	3001      	adds	r0, #1
 8009b64:	f43f af30 	beq.w	80099c8 <_printf_float+0x98>
 8009b68:	f109 0901 	add.w	r9, r9, #1
 8009b6c:	e7e8      	b.n	8009b40 <_printf_float+0x210>
 8009b6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	dc3b      	bgt.n	8009bec <_printf_float+0x2bc>
 8009b74:	4a1c      	ldr	r2, [pc, #112]	@ (8009be8 <_printf_float+0x2b8>)
 8009b76:	2301      	movs	r3, #1
 8009b78:	4631      	mov	r1, r6
 8009b7a:	4628      	mov	r0, r5
 8009b7c:	47b8      	blx	r7
 8009b7e:	3001      	adds	r0, #1
 8009b80:	f43f af22 	beq.w	80099c8 <_printf_float+0x98>
 8009b84:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009b88:	ea59 0303 	orrs.w	r3, r9, r3
 8009b8c:	d102      	bne.n	8009b94 <_printf_float+0x264>
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	07d9      	lsls	r1, r3, #31
 8009b92:	d5d7      	bpl.n	8009b44 <_printf_float+0x214>
 8009b94:	9b05      	ldr	r3, [sp, #20]
 8009b96:	465a      	mov	r2, fp
 8009b98:	4631      	mov	r1, r6
 8009b9a:	4628      	mov	r0, r5
 8009b9c:	47b8      	blx	r7
 8009b9e:	3001      	adds	r0, #1
 8009ba0:	f43f af12 	beq.w	80099c8 <_printf_float+0x98>
 8009ba4:	f04f 0a00 	mov.w	sl, #0
 8009ba8:	f104 0b1a 	add.w	fp, r4, #26
 8009bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bae:	425b      	negs	r3, r3
 8009bb0:	4553      	cmp	r3, sl
 8009bb2:	dc01      	bgt.n	8009bb8 <_printf_float+0x288>
 8009bb4:	464b      	mov	r3, r9
 8009bb6:	e794      	b.n	8009ae2 <_printf_float+0x1b2>
 8009bb8:	2301      	movs	r3, #1
 8009bba:	465a      	mov	r2, fp
 8009bbc:	4631      	mov	r1, r6
 8009bbe:	4628      	mov	r0, r5
 8009bc0:	47b8      	blx	r7
 8009bc2:	3001      	adds	r0, #1
 8009bc4:	f43f af00 	beq.w	80099c8 <_printf_float+0x98>
 8009bc8:	f10a 0a01 	add.w	sl, sl, #1
 8009bcc:	e7ee      	b.n	8009bac <_printf_float+0x27c>
 8009bce:	bf00      	nop
 8009bd0:	ffffffff 	.word	0xffffffff
 8009bd4:	7fefffff 	.word	0x7fefffff
 8009bd8:	0800c19c 	.word	0x0800c19c
 8009bdc:	0800c198 	.word	0x0800c198
 8009be0:	0800c1a4 	.word	0x0800c1a4
 8009be4:	0800c1a0 	.word	0x0800c1a0
 8009be8:	0800c1a8 	.word	0x0800c1a8
 8009bec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009bee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009bf2:	4553      	cmp	r3, sl
 8009bf4:	bfa8      	it	ge
 8009bf6:	4653      	movge	r3, sl
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	4699      	mov	r9, r3
 8009bfc:	dc37      	bgt.n	8009c6e <_printf_float+0x33e>
 8009bfe:	2300      	movs	r3, #0
 8009c00:	9307      	str	r3, [sp, #28]
 8009c02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c06:	f104 021a 	add.w	r2, r4, #26
 8009c0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009c0c:	9907      	ldr	r1, [sp, #28]
 8009c0e:	9306      	str	r3, [sp, #24]
 8009c10:	eba3 0309 	sub.w	r3, r3, r9
 8009c14:	428b      	cmp	r3, r1
 8009c16:	dc31      	bgt.n	8009c7c <_printf_float+0x34c>
 8009c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c1a:	459a      	cmp	sl, r3
 8009c1c:	dc3b      	bgt.n	8009c96 <_printf_float+0x366>
 8009c1e:	6823      	ldr	r3, [r4, #0]
 8009c20:	07da      	lsls	r2, r3, #31
 8009c22:	d438      	bmi.n	8009c96 <_printf_float+0x366>
 8009c24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c26:	ebaa 0903 	sub.w	r9, sl, r3
 8009c2a:	9b06      	ldr	r3, [sp, #24]
 8009c2c:	ebaa 0303 	sub.w	r3, sl, r3
 8009c30:	4599      	cmp	r9, r3
 8009c32:	bfa8      	it	ge
 8009c34:	4699      	movge	r9, r3
 8009c36:	f1b9 0f00 	cmp.w	r9, #0
 8009c3a:	dc34      	bgt.n	8009ca6 <_printf_float+0x376>
 8009c3c:	f04f 0800 	mov.w	r8, #0
 8009c40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009c44:	f104 0b1a 	add.w	fp, r4, #26
 8009c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c4a:	ebaa 0303 	sub.w	r3, sl, r3
 8009c4e:	eba3 0309 	sub.w	r3, r3, r9
 8009c52:	4543      	cmp	r3, r8
 8009c54:	f77f af76 	ble.w	8009b44 <_printf_float+0x214>
 8009c58:	2301      	movs	r3, #1
 8009c5a:	465a      	mov	r2, fp
 8009c5c:	4631      	mov	r1, r6
 8009c5e:	4628      	mov	r0, r5
 8009c60:	47b8      	blx	r7
 8009c62:	3001      	adds	r0, #1
 8009c64:	f43f aeb0 	beq.w	80099c8 <_printf_float+0x98>
 8009c68:	f108 0801 	add.w	r8, r8, #1
 8009c6c:	e7ec      	b.n	8009c48 <_printf_float+0x318>
 8009c6e:	4642      	mov	r2, r8
 8009c70:	4631      	mov	r1, r6
 8009c72:	4628      	mov	r0, r5
 8009c74:	47b8      	blx	r7
 8009c76:	3001      	adds	r0, #1
 8009c78:	d1c1      	bne.n	8009bfe <_printf_float+0x2ce>
 8009c7a:	e6a5      	b.n	80099c8 <_printf_float+0x98>
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	4631      	mov	r1, r6
 8009c80:	4628      	mov	r0, r5
 8009c82:	9206      	str	r2, [sp, #24]
 8009c84:	47b8      	blx	r7
 8009c86:	3001      	adds	r0, #1
 8009c88:	f43f ae9e 	beq.w	80099c8 <_printf_float+0x98>
 8009c8c:	9b07      	ldr	r3, [sp, #28]
 8009c8e:	9a06      	ldr	r2, [sp, #24]
 8009c90:	3301      	adds	r3, #1
 8009c92:	9307      	str	r3, [sp, #28]
 8009c94:	e7b9      	b.n	8009c0a <_printf_float+0x2da>
 8009c96:	9b05      	ldr	r3, [sp, #20]
 8009c98:	465a      	mov	r2, fp
 8009c9a:	4631      	mov	r1, r6
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	47b8      	blx	r7
 8009ca0:	3001      	adds	r0, #1
 8009ca2:	d1bf      	bne.n	8009c24 <_printf_float+0x2f4>
 8009ca4:	e690      	b.n	80099c8 <_printf_float+0x98>
 8009ca6:	9a06      	ldr	r2, [sp, #24]
 8009ca8:	464b      	mov	r3, r9
 8009caa:	4442      	add	r2, r8
 8009cac:	4631      	mov	r1, r6
 8009cae:	4628      	mov	r0, r5
 8009cb0:	47b8      	blx	r7
 8009cb2:	3001      	adds	r0, #1
 8009cb4:	d1c2      	bne.n	8009c3c <_printf_float+0x30c>
 8009cb6:	e687      	b.n	80099c8 <_printf_float+0x98>
 8009cb8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8009cbc:	f1b9 0f01 	cmp.w	r9, #1
 8009cc0:	dc01      	bgt.n	8009cc6 <_printf_float+0x396>
 8009cc2:	07db      	lsls	r3, r3, #31
 8009cc4:	d536      	bpl.n	8009d34 <_printf_float+0x404>
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	4642      	mov	r2, r8
 8009cca:	4631      	mov	r1, r6
 8009ccc:	4628      	mov	r0, r5
 8009cce:	47b8      	blx	r7
 8009cd0:	3001      	adds	r0, #1
 8009cd2:	f43f ae79 	beq.w	80099c8 <_printf_float+0x98>
 8009cd6:	9b05      	ldr	r3, [sp, #20]
 8009cd8:	465a      	mov	r2, fp
 8009cda:	4631      	mov	r1, r6
 8009cdc:	4628      	mov	r0, r5
 8009cde:	47b8      	blx	r7
 8009ce0:	3001      	adds	r0, #1
 8009ce2:	f43f ae71 	beq.w	80099c8 <_printf_float+0x98>
 8009ce6:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8009cea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8009cee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009cf2:	f109 39ff 	add.w	r9, r9, #4294967295
 8009cf6:	d018      	beq.n	8009d2a <_printf_float+0x3fa>
 8009cf8:	464b      	mov	r3, r9
 8009cfa:	f108 0201 	add.w	r2, r8, #1
 8009cfe:	4631      	mov	r1, r6
 8009d00:	4628      	mov	r0, r5
 8009d02:	47b8      	blx	r7
 8009d04:	3001      	adds	r0, #1
 8009d06:	d10c      	bne.n	8009d22 <_printf_float+0x3f2>
 8009d08:	e65e      	b.n	80099c8 <_printf_float+0x98>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	465a      	mov	r2, fp
 8009d0e:	4631      	mov	r1, r6
 8009d10:	4628      	mov	r0, r5
 8009d12:	47b8      	blx	r7
 8009d14:	3001      	adds	r0, #1
 8009d16:	f43f ae57 	beq.w	80099c8 <_printf_float+0x98>
 8009d1a:	f108 0801 	add.w	r8, r8, #1
 8009d1e:	45c8      	cmp	r8, r9
 8009d20:	dbf3      	blt.n	8009d0a <_printf_float+0x3da>
 8009d22:	4653      	mov	r3, sl
 8009d24:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009d28:	e6dc      	b.n	8009ae4 <_printf_float+0x1b4>
 8009d2a:	f04f 0800 	mov.w	r8, #0
 8009d2e:	f104 0b1a 	add.w	fp, r4, #26
 8009d32:	e7f4      	b.n	8009d1e <_printf_float+0x3ee>
 8009d34:	2301      	movs	r3, #1
 8009d36:	4642      	mov	r2, r8
 8009d38:	e7e1      	b.n	8009cfe <_printf_float+0x3ce>
 8009d3a:	2301      	movs	r3, #1
 8009d3c:	464a      	mov	r2, r9
 8009d3e:	4631      	mov	r1, r6
 8009d40:	4628      	mov	r0, r5
 8009d42:	47b8      	blx	r7
 8009d44:	3001      	adds	r0, #1
 8009d46:	f43f ae3f 	beq.w	80099c8 <_printf_float+0x98>
 8009d4a:	f108 0801 	add.w	r8, r8, #1
 8009d4e:	68e3      	ldr	r3, [r4, #12]
 8009d50:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d52:	1a5b      	subs	r3, r3, r1
 8009d54:	4543      	cmp	r3, r8
 8009d56:	dcf0      	bgt.n	8009d3a <_printf_float+0x40a>
 8009d58:	e6f8      	b.n	8009b4c <_printf_float+0x21c>
 8009d5a:	f04f 0800 	mov.w	r8, #0
 8009d5e:	f104 0919 	add.w	r9, r4, #25
 8009d62:	e7f4      	b.n	8009d4e <_printf_float+0x41e>

08009d64 <_printf_common>:
 8009d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d68:	4616      	mov	r6, r2
 8009d6a:	4698      	mov	r8, r3
 8009d6c:	688a      	ldr	r2, [r1, #8]
 8009d6e:	690b      	ldr	r3, [r1, #16]
 8009d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d74:	4293      	cmp	r3, r2
 8009d76:	bfb8      	it	lt
 8009d78:	4613      	movlt	r3, r2
 8009d7a:	6033      	str	r3, [r6, #0]
 8009d7c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009d80:	4607      	mov	r7, r0
 8009d82:	460c      	mov	r4, r1
 8009d84:	b10a      	cbz	r2, 8009d8a <_printf_common+0x26>
 8009d86:	3301      	adds	r3, #1
 8009d88:	6033      	str	r3, [r6, #0]
 8009d8a:	6823      	ldr	r3, [r4, #0]
 8009d8c:	0699      	lsls	r1, r3, #26
 8009d8e:	bf42      	ittt	mi
 8009d90:	6833      	ldrmi	r3, [r6, #0]
 8009d92:	3302      	addmi	r3, #2
 8009d94:	6033      	strmi	r3, [r6, #0]
 8009d96:	6825      	ldr	r5, [r4, #0]
 8009d98:	f015 0506 	ands.w	r5, r5, #6
 8009d9c:	d106      	bne.n	8009dac <_printf_common+0x48>
 8009d9e:	f104 0a19 	add.w	sl, r4, #25
 8009da2:	68e3      	ldr	r3, [r4, #12]
 8009da4:	6832      	ldr	r2, [r6, #0]
 8009da6:	1a9b      	subs	r3, r3, r2
 8009da8:	42ab      	cmp	r3, r5
 8009daa:	dc26      	bgt.n	8009dfa <_printf_common+0x96>
 8009dac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009db0:	6822      	ldr	r2, [r4, #0]
 8009db2:	3b00      	subs	r3, #0
 8009db4:	bf18      	it	ne
 8009db6:	2301      	movne	r3, #1
 8009db8:	0692      	lsls	r2, r2, #26
 8009dba:	d42b      	bmi.n	8009e14 <_printf_common+0xb0>
 8009dbc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009dc0:	4641      	mov	r1, r8
 8009dc2:	4638      	mov	r0, r7
 8009dc4:	47c8      	blx	r9
 8009dc6:	3001      	adds	r0, #1
 8009dc8:	d01e      	beq.n	8009e08 <_printf_common+0xa4>
 8009dca:	6823      	ldr	r3, [r4, #0]
 8009dcc:	6922      	ldr	r2, [r4, #16]
 8009dce:	f003 0306 	and.w	r3, r3, #6
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	bf02      	ittt	eq
 8009dd6:	68e5      	ldreq	r5, [r4, #12]
 8009dd8:	6833      	ldreq	r3, [r6, #0]
 8009dda:	1aed      	subeq	r5, r5, r3
 8009ddc:	68a3      	ldr	r3, [r4, #8]
 8009dde:	bf0c      	ite	eq
 8009de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009de4:	2500      	movne	r5, #0
 8009de6:	4293      	cmp	r3, r2
 8009de8:	bfc4      	itt	gt
 8009dea:	1a9b      	subgt	r3, r3, r2
 8009dec:	18ed      	addgt	r5, r5, r3
 8009dee:	2600      	movs	r6, #0
 8009df0:	341a      	adds	r4, #26
 8009df2:	42b5      	cmp	r5, r6
 8009df4:	d11a      	bne.n	8009e2c <_printf_common+0xc8>
 8009df6:	2000      	movs	r0, #0
 8009df8:	e008      	b.n	8009e0c <_printf_common+0xa8>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	4652      	mov	r2, sl
 8009dfe:	4641      	mov	r1, r8
 8009e00:	4638      	mov	r0, r7
 8009e02:	47c8      	blx	r9
 8009e04:	3001      	adds	r0, #1
 8009e06:	d103      	bne.n	8009e10 <_printf_common+0xac>
 8009e08:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e10:	3501      	adds	r5, #1
 8009e12:	e7c6      	b.n	8009da2 <_printf_common+0x3e>
 8009e14:	18e1      	adds	r1, r4, r3
 8009e16:	1c5a      	adds	r2, r3, #1
 8009e18:	2030      	movs	r0, #48	@ 0x30
 8009e1a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009e1e:	4422      	add	r2, r4
 8009e20:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009e24:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009e28:	3302      	adds	r3, #2
 8009e2a:	e7c7      	b.n	8009dbc <_printf_common+0x58>
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	4622      	mov	r2, r4
 8009e30:	4641      	mov	r1, r8
 8009e32:	4638      	mov	r0, r7
 8009e34:	47c8      	blx	r9
 8009e36:	3001      	adds	r0, #1
 8009e38:	d0e6      	beq.n	8009e08 <_printf_common+0xa4>
 8009e3a:	3601      	adds	r6, #1
 8009e3c:	e7d9      	b.n	8009df2 <_printf_common+0x8e>
	...

08009e40 <_printf_i>:
 8009e40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009e44:	7e0f      	ldrb	r7, [r1, #24]
 8009e46:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009e48:	2f78      	cmp	r7, #120	@ 0x78
 8009e4a:	4691      	mov	r9, r2
 8009e4c:	4680      	mov	r8, r0
 8009e4e:	460c      	mov	r4, r1
 8009e50:	469a      	mov	sl, r3
 8009e52:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009e56:	d807      	bhi.n	8009e68 <_printf_i+0x28>
 8009e58:	2f62      	cmp	r7, #98	@ 0x62
 8009e5a:	d80a      	bhi.n	8009e72 <_printf_i+0x32>
 8009e5c:	2f00      	cmp	r7, #0
 8009e5e:	f000 80d1 	beq.w	800a004 <_printf_i+0x1c4>
 8009e62:	2f58      	cmp	r7, #88	@ 0x58
 8009e64:	f000 80b8 	beq.w	8009fd8 <_printf_i+0x198>
 8009e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e6c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009e70:	e03a      	b.n	8009ee8 <_printf_i+0xa8>
 8009e72:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009e76:	2b15      	cmp	r3, #21
 8009e78:	d8f6      	bhi.n	8009e68 <_printf_i+0x28>
 8009e7a:	a101      	add	r1, pc, #4	@ (adr r1, 8009e80 <_printf_i+0x40>)
 8009e7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e80:	08009ed9 	.word	0x08009ed9
 8009e84:	08009eed 	.word	0x08009eed
 8009e88:	08009e69 	.word	0x08009e69
 8009e8c:	08009e69 	.word	0x08009e69
 8009e90:	08009e69 	.word	0x08009e69
 8009e94:	08009e69 	.word	0x08009e69
 8009e98:	08009eed 	.word	0x08009eed
 8009e9c:	08009e69 	.word	0x08009e69
 8009ea0:	08009e69 	.word	0x08009e69
 8009ea4:	08009e69 	.word	0x08009e69
 8009ea8:	08009e69 	.word	0x08009e69
 8009eac:	08009feb 	.word	0x08009feb
 8009eb0:	08009f17 	.word	0x08009f17
 8009eb4:	08009fa5 	.word	0x08009fa5
 8009eb8:	08009e69 	.word	0x08009e69
 8009ebc:	08009e69 	.word	0x08009e69
 8009ec0:	0800a00d 	.word	0x0800a00d
 8009ec4:	08009e69 	.word	0x08009e69
 8009ec8:	08009f17 	.word	0x08009f17
 8009ecc:	08009e69 	.word	0x08009e69
 8009ed0:	08009e69 	.word	0x08009e69
 8009ed4:	08009fad 	.word	0x08009fad
 8009ed8:	6833      	ldr	r3, [r6, #0]
 8009eda:	1d1a      	adds	r2, r3, #4
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	6032      	str	r2, [r6, #0]
 8009ee0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ee4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e09c      	b.n	800a026 <_printf_i+0x1e6>
 8009eec:	6833      	ldr	r3, [r6, #0]
 8009eee:	6820      	ldr	r0, [r4, #0]
 8009ef0:	1d19      	adds	r1, r3, #4
 8009ef2:	6031      	str	r1, [r6, #0]
 8009ef4:	0606      	lsls	r6, r0, #24
 8009ef6:	d501      	bpl.n	8009efc <_printf_i+0xbc>
 8009ef8:	681d      	ldr	r5, [r3, #0]
 8009efa:	e003      	b.n	8009f04 <_printf_i+0xc4>
 8009efc:	0645      	lsls	r5, r0, #25
 8009efe:	d5fb      	bpl.n	8009ef8 <_printf_i+0xb8>
 8009f00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009f04:	2d00      	cmp	r5, #0
 8009f06:	da03      	bge.n	8009f10 <_printf_i+0xd0>
 8009f08:	232d      	movs	r3, #45	@ 0x2d
 8009f0a:	426d      	negs	r5, r5
 8009f0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f10:	4858      	ldr	r0, [pc, #352]	@ (800a074 <_printf_i+0x234>)
 8009f12:	230a      	movs	r3, #10
 8009f14:	e011      	b.n	8009f3a <_printf_i+0xfa>
 8009f16:	6821      	ldr	r1, [r4, #0]
 8009f18:	6833      	ldr	r3, [r6, #0]
 8009f1a:	0608      	lsls	r0, r1, #24
 8009f1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8009f20:	d402      	bmi.n	8009f28 <_printf_i+0xe8>
 8009f22:	0649      	lsls	r1, r1, #25
 8009f24:	bf48      	it	mi
 8009f26:	b2ad      	uxthmi	r5, r5
 8009f28:	2f6f      	cmp	r7, #111	@ 0x6f
 8009f2a:	4852      	ldr	r0, [pc, #328]	@ (800a074 <_printf_i+0x234>)
 8009f2c:	6033      	str	r3, [r6, #0]
 8009f2e:	bf14      	ite	ne
 8009f30:	230a      	movne	r3, #10
 8009f32:	2308      	moveq	r3, #8
 8009f34:	2100      	movs	r1, #0
 8009f36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009f3a:	6866      	ldr	r6, [r4, #4]
 8009f3c:	60a6      	str	r6, [r4, #8]
 8009f3e:	2e00      	cmp	r6, #0
 8009f40:	db05      	blt.n	8009f4e <_printf_i+0x10e>
 8009f42:	6821      	ldr	r1, [r4, #0]
 8009f44:	432e      	orrs	r6, r5
 8009f46:	f021 0104 	bic.w	r1, r1, #4
 8009f4a:	6021      	str	r1, [r4, #0]
 8009f4c:	d04b      	beq.n	8009fe6 <_printf_i+0x1a6>
 8009f4e:	4616      	mov	r6, r2
 8009f50:	fbb5 f1f3 	udiv	r1, r5, r3
 8009f54:	fb03 5711 	mls	r7, r3, r1, r5
 8009f58:	5dc7      	ldrb	r7, [r0, r7]
 8009f5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009f5e:	462f      	mov	r7, r5
 8009f60:	42bb      	cmp	r3, r7
 8009f62:	460d      	mov	r5, r1
 8009f64:	d9f4      	bls.n	8009f50 <_printf_i+0x110>
 8009f66:	2b08      	cmp	r3, #8
 8009f68:	d10b      	bne.n	8009f82 <_printf_i+0x142>
 8009f6a:	6823      	ldr	r3, [r4, #0]
 8009f6c:	07df      	lsls	r7, r3, #31
 8009f6e:	d508      	bpl.n	8009f82 <_printf_i+0x142>
 8009f70:	6923      	ldr	r3, [r4, #16]
 8009f72:	6861      	ldr	r1, [r4, #4]
 8009f74:	4299      	cmp	r1, r3
 8009f76:	bfde      	ittt	le
 8009f78:	2330      	movle	r3, #48	@ 0x30
 8009f7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009f7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009f82:	1b92      	subs	r2, r2, r6
 8009f84:	6122      	str	r2, [r4, #16]
 8009f86:	f8cd a000 	str.w	sl, [sp]
 8009f8a:	464b      	mov	r3, r9
 8009f8c:	aa03      	add	r2, sp, #12
 8009f8e:	4621      	mov	r1, r4
 8009f90:	4640      	mov	r0, r8
 8009f92:	f7ff fee7 	bl	8009d64 <_printf_common>
 8009f96:	3001      	adds	r0, #1
 8009f98:	d14a      	bne.n	800a030 <_printf_i+0x1f0>
 8009f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f9e:	b004      	add	sp, #16
 8009fa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fa4:	6823      	ldr	r3, [r4, #0]
 8009fa6:	f043 0320 	orr.w	r3, r3, #32
 8009faa:	6023      	str	r3, [r4, #0]
 8009fac:	4832      	ldr	r0, [pc, #200]	@ (800a078 <_printf_i+0x238>)
 8009fae:	2778      	movs	r7, #120	@ 0x78
 8009fb0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009fb4:	6823      	ldr	r3, [r4, #0]
 8009fb6:	6831      	ldr	r1, [r6, #0]
 8009fb8:	061f      	lsls	r7, r3, #24
 8009fba:	f851 5b04 	ldr.w	r5, [r1], #4
 8009fbe:	d402      	bmi.n	8009fc6 <_printf_i+0x186>
 8009fc0:	065f      	lsls	r7, r3, #25
 8009fc2:	bf48      	it	mi
 8009fc4:	b2ad      	uxthmi	r5, r5
 8009fc6:	6031      	str	r1, [r6, #0]
 8009fc8:	07d9      	lsls	r1, r3, #31
 8009fca:	bf44      	itt	mi
 8009fcc:	f043 0320 	orrmi.w	r3, r3, #32
 8009fd0:	6023      	strmi	r3, [r4, #0]
 8009fd2:	b11d      	cbz	r5, 8009fdc <_printf_i+0x19c>
 8009fd4:	2310      	movs	r3, #16
 8009fd6:	e7ad      	b.n	8009f34 <_printf_i+0xf4>
 8009fd8:	4826      	ldr	r0, [pc, #152]	@ (800a074 <_printf_i+0x234>)
 8009fda:	e7e9      	b.n	8009fb0 <_printf_i+0x170>
 8009fdc:	6823      	ldr	r3, [r4, #0]
 8009fde:	f023 0320 	bic.w	r3, r3, #32
 8009fe2:	6023      	str	r3, [r4, #0]
 8009fe4:	e7f6      	b.n	8009fd4 <_printf_i+0x194>
 8009fe6:	4616      	mov	r6, r2
 8009fe8:	e7bd      	b.n	8009f66 <_printf_i+0x126>
 8009fea:	6833      	ldr	r3, [r6, #0]
 8009fec:	6825      	ldr	r5, [r4, #0]
 8009fee:	6961      	ldr	r1, [r4, #20]
 8009ff0:	1d18      	adds	r0, r3, #4
 8009ff2:	6030      	str	r0, [r6, #0]
 8009ff4:	062e      	lsls	r6, r5, #24
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	d501      	bpl.n	8009ffe <_printf_i+0x1be>
 8009ffa:	6019      	str	r1, [r3, #0]
 8009ffc:	e002      	b.n	800a004 <_printf_i+0x1c4>
 8009ffe:	0668      	lsls	r0, r5, #25
 800a000:	d5fb      	bpl.n	8009ffa <_printf_i+0x1ba>
 800a002:	8019      	strh	r1, [r3, #0]
 800a004:	2300      	movs	r3, #0
 800a006:	6123      	str	r3, [r4, #16]
 800a008:	4616      	mov	r6, r2
 800a00a:	e7bc      	b.n	8009f86 <_printf_i+0x146>
 800a00c:	6833      	ldr	r3, [r6, #0]
 800a00e:	1d1a      	adds	r2, r3, #4
 800a010:	6032      	str	r2, [r6, #0]
 800a012:	681e      	ldr	r6, [r3, #0]
 800a014:	6862      	ldr	r2, [r4, #4]
 800a016:	2100      	movs	r1, #0
 800a018:	4630      	mov	r0, r6
 800a01a:	f7f6 f961 	bl	80002e0 <memchr>
 800a01e:	b108      	cbz	r0, 800a024 <_printf_i+0x1e4>
 800a020:	1b80      	subs	r0, r0, r6
 800a022:	6060      	str	r0, [r4, #4]
 800a024:	6863      	ldr	r3, [r4, #4]
 800a026:	6123      	str	r3, [r4, #16]
 800a028:	2300      	movs	r3, #0
 800a02a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a02e:	e7aa      	b.n	8009f86 <_printf_i+0x146>
 800a030:	6923      	ldr	r3, [r4, #16]
 800a032:	4632      	mov	r2, r6
 800a034:	4649      	mov	r1, r9
 800a036:	4640      	mov	r0, r8
 800a038:	47d0      	blx	sl
 800a03a:	3001      	adds	r0, #1
 800a03c:	d0ad      	beq.n	8009f9a <_printf_i+0x15a>
 800a03e:	6823      	ldr	r3, [r4, #0]
 800a040:	079b      	lsls	r3, r3, #30
 800a042:	d413      	bmi.n	800a06c <_printf_i+0x22c>
 800a044:	68e0      	ldr	r0, [r4, #12]
 800a046:	9b03      	ldr	r3, [sp, #12]
 800a048:	4298      	cmp	r0, r3
 800a04a:	bfb8      	it	lt
 800a04c:	4618      	movlt	r0, r3
 800a04e:	e7a6      	b.n	8009f9e <_printf_i+0x15e>
 800a050:	2301      	movs	r3, #1
 800a052:	4632      	mov	r2, r6
 800a054:	4649      	mov	r1, r9
 800a056:	4640      	mov	r0, r8
 800a058:	47d0      	blx	sl
 800a05a:	3001      	adds	r0, #1
 800a05c:	d09d      	beq.n	8009f9a <_printf_i+0x15a>
 800a05e:	3501      	adds	r5, #1
 800a060:	68e3      	ldr	r3, [r4, #12]
 800a062:	9903      	ldr	r1, [sp, #12]
 800a064:	1a5b      	subs	r3, r3, r1
 800a066:	42ab      	cmp	r3, r5
 800a068:	dcf2      	bgt.n	800a050 <_printf_i+0x210>
 800a06a:	e7eb      	b.n	800a044 <_printf_i+0x204>
 800a06c:	2500      	movs	r5, #0
 800a06e:	f104 0619 	add.w	r6, r4, #25
 800a072:	e7f5      	b.n	800a060 <_printf_i+0x220>
 800a074:	0800c1aa 	.word	0x0800c1aa
 800a078:	0800c1bb 	.word	0x0800c1bb

0800a07c <std>:
 800a07c:	2300      	movs	r3, #0
 800a07e:	b510      	push	{r4, lr}
 800a080:	4604      	mov	r4, r0
 800a082:	e9c0 3300 	strd	r3, r3, [r0]
 800a086:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a08a:	6083      	str	r3, [r0, #8]
 800a08c:	8181      	strh	r1, [r0, #12]
 800a08e:	6643      	str	r3, [r0, #100]	@ 0x64
 800a090:	81c2      	strh	r2, [r0, #14]
 800a092:	6183      	str	r3, [r0, #24]
 800a094:	4619      	mov	r1, r3
 800a096:	2208      	movs	r2, #8
 800a098:	305c      	adds	r0, #92	@ 0x5c
 800a09a:	f000 f9f9 	bl	800a490 <memset>
 800a09e:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d4 <std+0x58>)
 800a0a0:	6263      	str	r3, [r4, #36]	@ 0x24
 800a0a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a0d8 <std+0x5c>)
 800a0a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a0a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a0dc <std+0x60>)
 800a0a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a0aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e0 <std+0x64>)
 800a0ac:	6323      	str	r3, [r4, #48]	@ 0x30
 800a0ae:	4b0d      	ldr	r3, [pc, #52]	@ (800a0e4 <std+0x68>)
 800a0b0:	6224      	str	r4, [r4, #32]
 800a0b2:	429c      	cmp	r4, r3
 800a0b4:	d006      	beq.n	800a0c4 <std+0x48>
 800a0b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a0ba:	4294      	cmp	r4, r2
 800a0bc:	d002      	beq.n	800a0c4 <std+0x48>
 800a0be:	33d0      	adds	r3, #208	@ 0xd0
 800a0c0:	429c      	cmp	r4, r3
 800a0c2:	d105      	bne.n	800a0d0 <std+0x54>
 800a0c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a0c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0cc:	f000 ba5c 	b.w	800a588 <__retarget_lock_init_recursive>
 800a0d0:	bd10      	pop	{r4, pc}
 800a0d2:	bf00      	nop
 800a0d4:	0800a2e1 	.word	0x0800a2e1
 800a0d8:	0800a303 	.word	0x0800a303
 800a0dc:	0800a33b 	.word	0x0800a33b
 800a0e0:	0800a35f 	.word	0x0800a35f
 800a0e4:	24000320 	.word	0x24000320

0800a0e8 <stdio_exit_handler>:
 800a0e8:	4a02      	ldr	r2, [pc, #8]	@ (800a0f4 <stdio_exit_handler+0xc>)
 800a0ea:	4903      	ldr	r1, [pc, #12]	@ (800a0f8 <stdio_exit_handler+0x10>)
 800a0ec:	4803      	ldr	r0, [pc, #12]	@ (800a0fc <stdio_exit_handler+0x14>)
 800a0ee:	f000 b869 	b.w	800a1c4 <_fwalk_sglue>
 800a0f2:	bf00      	nop
 800a0f4:	24000014 	.word	0x24000014
 800a0f8:	0800bddd 	.word	0x0800bddd
 800a0fc:	24000024 	.word	0x24000024

0800a100 <cleanup_stdio>:
 800a100:	6841      	ldr	r1, [r0, #4]
 800a102:	4b0c      	ldr	r3, [pc, #48]	@ (800a134 <cleanup_stdio+0x34>)
 800a104:	4299      	cmp	r1, r3
 800a106:	b510      	push	{r4, lr}
 800a108:	4604      	mov	r4, r0
 800a10a:	d001      	beq.n	800a110 <cleanup_stdio+0x10>
 800a10c:	f001 fe66 	bl	800bddc <_fflush_r>
 800a110:	68a1      	ldr	r1, [r4, #8]
 800a112:	4b09      	ldr	r3, [pc, #36]	@ (800a138 <cleanup_stdio+0x38>)
 800a114:	4299      	cmp	r1, r3
 800a116:	d002      	beq.n	800a11e <cleanup_stdio+0x1e>
 800a118:	4620      	mov	r0, r4
 800a11a:	f001 fe5f 	bl	800bddc <_fflush_r>
 800a11e:	68e1      	ldr	r1, [r4, #12]
 800a120:	4b06      	ldr	r3, [pc, #24]	@ (800a13c <cleanup_stdio+0x3c>)
 800a122:	4299      	cmp	r1, r3
 800a124:	d004      	beq.n	800a130 <cleanup_stdio+0x30>
 800a126:	4620      	mov	r0, r4
 800a128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a12c:	f001 be56 	b.w	800bddc <_fflush_r>
 800a130:	bd10      	pop	{r4, pc}
 800a132:	bf00      	nop
 800a134:	24000320 	.word	0x24000320
 800a138:	24000388 	.word	0x24000388
 800a13c:	240003f0 	.word	0x240003f0

0800a140 <global_stdio_init.part.0>:
 800a140:	b510      	push	{r4, lr}
 800a142:	4b0b      	ldr	r3, [pc, #44]	@ (800a170 <global_stdio_init.part.0+0x30>)
 800a144:	4c0b      	ldr	r4, [pc, #44]	@ (800a174 <global_stdio_init.part.0+0x34>)
 800a146:	4a0c      	ldr	r2, [pc, #48]	@ (800a178 <global_stdio_init.part.0+0x38>)
 800a148:	601a      	str	r2, [r3, #0]
 800a14a:	4620      	mov	r0, r4
 800a14c:	2200      	movs	r2, #0
 800a14e:	2104      	movs	r1, #4
 800a150:	f7ff ff94 	bl	800a07c <std>
 800a154:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a158:	2201      	movs	r2, #1
 800a15a:	2109      	movs	r1, #9
 800a15c:	f7ff ff8e 	bl	800a07c <std>
 800a160:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a164:	2202      	movs	r2, #2
 800a166:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a16a:	2112      	movs	r1, #18
 800a16c:	f7ff bf86 	b.w	800a07c <std>
 800a170:	24000458 	.word	0x24000458
 800a174:	24000320 	.word	0x24000320
 800a178:	0800a0e9 	.word	0x0800a0e9

0800a17c <__sfp_lock_acquire>:
 800a17c:	4801      	ldr	r0, [pc, #4]	@ (800a184 <__sfp_lock_acquire+0x8>)
 800a17e:	f000 ba04 	b.w	800a58a <__retarget_lock_acquire_recursive>
 800a182:	bf00      	nop
 800a184:	24000461 	.word	0x24000461

0800a188 <__sfp_lock_release>:
 800a188:	4801      	ldr	r0, [pc, #4]	@ (800a190 <__sfp_lock_release+0x8>)
 800a18a:	f000 b9ff 	b.w	800a58c <__retarget_lock_release_recursive>
 800a18e:	bf00      	nop
 800a190:	24000461 	.word	0x24000461

0800a194 <__sinit>:
 800a194:	b510      	push	{r4, lr}
 800a196:	4604      	mov	r4, r0
 800a198:	f7ff fff0 	bl	800a17c <__sfp_lock_acquire>
 800a19c:	6a23      	ldr	r3, [r4, #32]
 800a19e:	b11b      	cbz	r3, 800a1a8 <__sinit+0x14>
 800a1a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1a4:	f7ff bff0 	b.w	800a188 <__sfp_lock_release>
 800a1a8:	4b04      	ldr	r3, [pc, #16]	@ (800a1bc <__sinit+0x28>)
 800a1aa:	6223      	str	r3, [r4, #32]
 800a1ac:	4b04      	ldr	r3, [pc, #16]	@ (800a1c0 <__sinit+0x2c>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1f5      	bne.n	800a1a0 <__sinit+0xc>
 800a1b4:	f7ff ffc4 	bl	800a140 <global_stdio_init.part.0>
 800a1b8:	e7f2      	b.n	800a1a0 <__sinit+0xc>
 800a1ba:	bf00      	nop
 800a1bc:	0800a101 	.word	0x0800a101
 800a1c0:	24000458 	.word	0x24000458

0800a1c4 <_fwalk_sglue>:
 800a1c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1c8:	4607      	mov	r7, r0
 800a1ca:	4688      	mov	r8, r1
 800a1cc:	4614      	mov	r4, r2
 800a1ce:	2600      	movs	r6, #0
 800a1d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a1d4:	f1b9 0901 	subs.w	r9, r9, #1
 800a1d8:	d505      	bpl.n	800a1e6 <_fwalk_sglue+0x22>
 800a1da:	6824      	ldr	r4, [r4, #0]
 800a1dc:	2c00      	cmp	r4, #0
 800a1de:	d1f7      	bne.n	800a1d0 <_fwalk_sglue+0xc>
 800a1e0:	4630      	mov	r0, r6
 800a1e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1e6:	89ab      	ldrh	r3, [r5, #12]
 800a1e8:	2b01      	cmp	r3, #1
 800a1ea:	d907      	bls.n	800a1fc <_fwalk_sglue+0x38>
 800a1ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a1f0:	3301      	adds	r3, #1
 800a1f2:	d003      	beq.n	800a1fc <_fwalk_sglue+0x38>
 800a1f4:	4629      	mov	r1, r5
 800a1f6:	4638      	mov	r0, r7
 800a1f8:	47c0      	blx	r8
 800a1fa:	4306      	orrs	r6, r0
 800a1fc:	3568      	adds	r5, #104	@ 0x68
 800a1fe:	e7e9      	b.n	800a1d4 <_fwalk_sglue+0x10>

0800a200 <iprintf>:
 800a200:	b40f      	push	{r0, r1, r2, r3}
 800a202:	b507      	push	{r0, r1, r2, lr}
 800a204:	4906      	ldr	r1, [pc, #24]	@ (800a220 <iprintf+0x20>)
 800a206:	ab04      	add	r3, sp, #16
 800a208:	6808      	ldr	r0, [r1, #0]
 800a20a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a20e:	6881      	ldr	r1, [r0, #8]
 800a210:	9301      	str	r3, [sp, #4]
 800a212:	f001 fc47 	bl	800baa4 <_vfiprintf_r>
 800a216:	b003      	add	sp, #12
 800a218:	f85d eb04 	ldr.w	lr, [sp], #4
 800a21c:	b004      	add	sp, #16
 800a21e:	4770      	bx	lr
 800a220:	24000020 	.word	0x24000020

0800a224 <_puts_r>:
 800a224:	6a03      	ldr	r3, [r0, #32]
 800a226:	b570      	push	{r4, r5, r6, lr}
 800a228:	6884      	ldr	r4, [r0, #8]
 800a22a:	4605      	mov	r5, r0
 800a22c:	460e      	mov	r6, r1
 800a22e:	b90b      	cbnz	r3, 800a234 <_puts_r+0x10>
 800a230:	f7ff ffb0 	bl	800a194 <__sinit>
 800a234:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a236:	07db      	lsls	r3, r3, #31
 800a238:	d405      	bmi.n	800a246 <_puts_r+0x22>
 800a23a:	89a3      	ldrh	r3, [r4, #12]
 800a23c:	0598      	lsls	r0, r3, #22
 800a23e:	d402      	bmi.n	800a246 <_puts_r+0x22>
 800a240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a242:	f000 f9a2 	bl	800a58a <__retarget_lock_acquire_recursive>
 800a246:	89a3      	ldrh	r3, [r4, #12]
 800a248:	0719      	lsls	r1, r3, #28
 800a24a:	d502      	bpl.n	800a252 <_puts_r+0x2e>
 800a24c:	6923      	ldr	r3, [r4, #16]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d135      	bne.n	800a2be <_puts_r+0x9a>
 800a252:	4621      	mov	r1, r4
 800a254:	4628      	mov	r0, r5
 800a256:	f000 f8c5 	bl	800a3e4 <__swsetup_r>
 800a25a:	b380      	cbz	r0, 800a2be <_puts_r+0x9a>
 800a25c:	f04f 35ff 	mov.w	r5, #4294967295
 800a260:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a262:	07da      	lsls	r2, r3, #31
 800a264:	d405      	bmi.n	800a272 <_puts_r+0x4e>
 800a266:	89a3      	ldrh	r3, [r4, #12]
 800a268:	059b      	lsls	r3, r3, #22
 800a26a:	d402      	bmi.n	800a272 <_puts_r+0x4e>
 800a26c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a26e:	f000 f98d 	bl	800a58c <__retarget_lock_release_recursive>
 800a272:	4628      	mov	r0, r5
 800a274:	bd70      	pop	{r4, r5, r6, pc}
 800a276:	2b00      	cmp	r3, #0
 800a278:	da04      	bge.n	800a284 <_puts_r+0x60>
 800a27a:	69a2      	ldr	r2, [r4, #24]
 800a27c:	429a      	cmp	r2, r3
 800a27e:	dc17      	bgt.n	800a2b0 <_puts_r+0x8c>
 800a280:	290a      	cmp	r1, #10
 800a282:	d015      	beq.n	800a2b0 <_puts_r+0x8c>
 800a284:	6823      	ldr	r3, [r4, #0]
 800a286:	1c5a      	adds	r2, r3, #1
 800a288:	6022      	str	r2, [r4, #0]
 800a28a:	7019      	strb	r1, [r3, #0]
 800a28c:	68a3      	ldr	r3, [r4, #8]
 800a28e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a292:	3b01      	subs	r3, #1
 800a294:	60a3      	str	r3, [r4, #8]
 800a296:	2900      	cmp	r1, #0
 800a298:	d1ed      	bne.n	800a276 <_puts_r+0x52>
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	da11      	bge.n	800a2c2 <_puts_r+0x9e>
 800a29e:	4622      	mov	r2, r4
 800a2a0:	210a      	movs	r1, #10
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	f000 f85f 	bl	800a366 <__swbuf_r>
 800a2a8:	3001      	adds	r0, #1
 800a2aa:	d0d7      	beq.n	800a25c <_puts_r+0x38>
 800a2ac:	250a      	movs	r5, #10
 800a2ae:	e7d7      	b.n	800a260 <_puts_r+0x3c>
 800a2b0:	4622      	mov	r2, r4
 800a2b2:	4628      	mov	r0, r5
 800a2b4:	f000 f857 	bl	800a366 <__swbuf_r>
 800a2b8:	3001      	adds	r0, #1
 800a2ba:	d1e7      	bne.n	800a28c <_puts_r+0x68>
 800a2bc:	e7ce      	b.n	800a25c <_puts_r+0x38>
 800a2be:	3e01      	subs	r6, #1
 800a2c0:	e7e4      	b.n	800a28c <_puts_r+0x68>
 800a2c2:	6823      	ldr	r3, [r4, #0]
 800a2c4:	1c5a      	adds	r2, r3, #1
 800a2c6:	6022      	str	r2, [r4, #0]
 800a2c8:	220a      	movs	r2, #10
 800a2ca:	701a      	strb	r2, [r3, #0]
 800a2cc:	e7ee      	b.n	800a2ac <_puts_r+0x88>
	...

0800a2d0 <puts>:
 800a2d0:	4b02      	ldr	r3, [pc, #8]	@ (800a2dc <puts+0xc>)
 800a2d2:	4601      	mov	r1, r0
 800a2d4:	6818      	ldr	r0, [r3, #0]
 800a2d6:	f7ff bfa5 	b.w	800a224 <_puts_r>
 800a2da:	bf00      	nop
 800a2dc:	24000020 	.word	0x24000020

0800a2e0 <__sread>:
 800a2e0:	b510      	push	{r4, lr}
 800a2e2:	460c      	mov	r4, r1
 800a2e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2e8:	f000 f900 	bl	800a4ec <_read_r>
 800a2ec:	2800      	cmp	r0, #0
 800a2ee:	bfab      	itete	ge
 800a2f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a2f2:	89a3      	ldrhlt	r3, [r4, #12]
 800a2f4:	181b      	addge	r3, r3, r0
 800a2f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a2fa:	bfac      	ite	ge
 800a2fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a2fe:	81a3      	strhlt	r3, [r4, #12]
 800a300:	bd10      	pop	{r4, pc}

0800a302 <__swrite>:
 800a302:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a306:	461f      	mov	r7, r3
 800a308:	898b      	ldrh	r3, [r1, #12]
 800a30a:	05db      	lsls	r3, r3, #23
 800a30c:	4605      	mov	r5, r0
 800a30e:	460c      	mov	r4, r1
 800a310:	4616      	mov	r6, r2
 800a312:	d505      	bpl.n	800a320 <__swrite+0x1e>
 800a314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a318:	2302      	movs	r3, #2
 800a31a:	2200      	movs	r2, #0
 800a31c:	f000 f8d4 	bl	800a4c8 <_lseek_r>
 800a320:	89a3      	ldrh	r3, [r4, #12]
 800a322:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a326:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a32a:	81a3      	strh	r3, [r4, #12]
 800a32c:	4632      	mov	r2, r6
 800a32e:	463b      	mov	r3, r7
 800a330:	4628      	mov	r0, r5
 800a332:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a336:	f000 b8eb 	b.w	800a510 <_write_r>

0800a33a <__sseek>:
 800a33a:	b510      	push	{r4, lr}
 800a33c:	460c      	mov	r4, r1
 800a33e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a342:	f000 f8c1 	bl	800a4c8 <_lseek_r>
 800a346:	1c43      	adds	r3, r0, #1
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	bf15      	itete	ne
 800a34c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a34e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a352:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a356:	81a3      	strheq	r3, [r4, #12]
 800a358:	bf18      	it	ne
 800a35a:	81a3      	strhne	r3, [r4, #12]
 800a35c:	bd10      	pop	{r4, pc}

0800a35e <__sclose>:
 800a35e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a362:	f000 b8a1 	b.w	800a4a8 <_close_r>

0800a366 <__swbuf_r>:
 800a366:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a368:	460e      	mov	r6, r1
 800a36a:	4614      	mov	r4, r2
 800a36c:	4605      	mov	r5, r0
 800a36e:	b118      	cbz	r0, 800a378 <__swbuf_r+0x12>
 800a370:	6a03      	ldr	r3, [r0, #32]
 800a372:	b90b      	cbnz	r3, 800a378 <__swbuf_r+0x12>
 800a374:	f7ff ff0e 	bl	800a194 <__sinit>
 800a378:	69a3      	ldr	r3, [r4, #24]
 800a37a:	60a3      	str	r3, [r4, #8]
 800a37c:	89a3      	ldrh	r3, [r4, #12]
 800a37e:	071a      	lsls	r2, r3, #28
 800a380:	d501      	bpl.n	800a386 <__swbuf_r+0x20>
 800a382:	6923      	ldr	r3, [r4, #16]
 800a384:	b943      	cbnz	r3, 800a398 <__swbuf_r+0x32>
 800a386:	4621      	mov	r1, r4
 800a388:	4628      	mov	r0, r5
 800a38a:	f000 f82b 	bl	800a3e4 <__swsetup_r>
 800a38e:	b118      	cbz	r0, 800a398 <__swbuf_r+0x32>
 800a390:	f04f 37ff 	mov.w	r7, #4294967295
 800a394:	4638      	mov	r0, r7
 800a396:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a398:	6823      	ldr	r3, [r4, #0]
 800a39a:	6922      	ldr	r2, [r4, #16]
 800a39c:	1a98      	subs	r0, r3, r2
 800a39e:	6963      	ldr	r3, [r4, #20]
 800a3a0:	b2f6      	uxtb	r6, r6
 800a3a2:	4283      	cmp	r3, r0
 800a3a4:	4637      	mov	r7, r6
 800a3a6:	dc05      	bgt.n	800a3b4 <__swbuf_r+0x4e>
 800a3a8:	4621      	mov	r1, r4
 800a3aa:	4628      	mov	r0, r5
 800a3ac:	f001 fd16 	bl	800bddc <_fflush_r>
 800a3b0:	2800      	cmp	r0, #0
 800a3b2:	d1ed      	bne.n	800a390 <__swbuf_r+0x2a>
 800a3b4:	68a3      	ldr	r3, [r4, #8]
 800a3b6:	3b01      	subs	r3, #1
 800a3b8:	60a3      	str	r3, [r4, #8]
 800a3ba:	6823      	ldr	r3, [r4, #0]
 800a3bc:	1c5a      	adds	r2, r3, #1
 800a3be:	6022      	str	r2, [r4, #0]
 800a3c0:	701e      	strb	r6, [r3, #0]
 800a3c2:	6962      	ldr	r2, [r4, #20]
 800a3c4:	1c43      	adds	r3, r0, #1
 800a3c6:	429a      	cmp	r2, r3
 800a3c8:	d004      	beq.n	800a3d4 <__swbuf_r+0x6e>
 800a3ca:	89a3      	ldrh	r3, [r4, #12]
 800a3cc:	07db      	lsls	r3, r3, #31
 800a3ce:	d5e1      	bpl.n	800a394 <__swbuf_r+0x2e>
 800a3d0:	2e0a      	cmp	r6, #10
 800a3d2:	d1df      	bne.n	800a394 <__swbuf_r+0x2e>
 800a3d4:	4621      	mov	r1, r4
 800a3d6:	4628      	mov	r0, r5
 800a3d8:	f001 fd00 	bl	800bddc <_fflush_r>
 800a3dc:	2800      	cmp	r0, #0
 800a3de:	d0d9      	beq.n	800a394 <__swbuf_r+0x2e>
 800a3e0:	e7d6      	b.n	800a390 <__swbuf_r+0x2a>
	...

0800a3e4 <__swsetup_r>:
 800a3e4:	b538      	push	{r3, r4, r5, lr}
 800a3e6:	4b29      	ldr	r3, [pc, #164]	@ (800a48c <__swsetup_r+0xa8>)
 800a3e8:	4605      	mov	r5, r0
 800a3ea:	6818      	ldr	r0, [r3, #0]
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	b118      	cbz	r0, 800a3f8 <__swsetup_r+0x14>
 800a3f0:	6a03      	ldr	r3, [r0, #32]
 800a3f2:	b90b      	cbnz	r3, 800a3f8 <__swsetup_r+0x14>
 800a3f4:	f7ff fece 	bl	800a194 <__sinit>
 800a3f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3fc:	0719      	lsls	r1, r3, #28
 800a3fe:	d422      	bmi.n	800a446 <__swsetup_r+0x62>
 800a400:	06da      	lsls	r2, r3, #27
 800a402:	d407      	bmi.n	800a414 <__swsetup_r+0x30>
 800a404:	2209      	movs	r2, #9
 800a406:	602a      	str	r2, [r5, #0]
 800a408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a40c:	81a3      	strh	r3, [r4, #12]
 800a40e:	f04f 30ff 	mov.w	r0, #4294967295
 800a412:	e033      	b.n	800a47c <__swsetup_r+0x98>
 800a414:	0758      	lsls	r0, r3, #29
 800a416:	d512      	bpl.n	800a43e <__swsetup_r+0x5a>
 800a418:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a41a:	b141      	cbz	r1, 800a42e <__swsetup_r+0x4a>
 800a41c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a420:	4299      	cmp	r1, r3
 800a422:	d002      	beq.n	800a42a <__swsetup_r+0x46>
 800a424:	4628      	mov	r0, r5
 800a426:	f000 fe99 	bl	800b15c <_free_r>
 800a42a:	2300      	movs	r3, #0
 800a42c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a42e:	89a3      	ldrh	r3, [r4, #12]
 800a430:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a434:	81a3      	strh	r3, [r4, #12]
 800a436:	2300      	movs	r3, #0
 800a438:	6063      	str	r3, [r4, #4]
 800a43a:	6923      	ldr	r3, [r4, #16]
 800a43c:	6023      	str	r3, [r4, #0]
 800a43e:	89a3      	ldrh	r3, [r4, #12]
 800a440:	f043 0308 	orr.w	r3, r3, #8
 800a444:	81a3      	strh	r3, [r4, #12]
 800a446:	6923      	ldr	r3, [r4, #16]
 800a448:	b94b      	cbnz	r3, 800a45e <__swsetup_r+0x7a>
 800a44a:	89a3      	ldrh	r3, [r4, #12]
 800a44c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a454:	d003      	beq.n	800a45e <__swsetup_r+0x7a>
 800a456:	4621      	mov	r1, r4
 800a458:	4628      	mov	r0, r5
 800a45a:	f001 fd0d 	bl	800be78 <__smakebuf_r>
 800a45e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a462:	f013 0201 	ands.w	r2, r3, #1
 800a466:	d00a      	beq.n	800a47e <__swsetup_r+0x9a>
 800a468:	2200      	movs	r2, #0
 800a46a:	60a2      	str	r2, [r4, #8]
 800a46c:	6962      	ldr	r2, [r4, #20]
 800a46e:	4252      	negs	r2, r2
 800a470:	61a2      	str	r2, [r4, #24]
 800a472:	6922      	ldr	r2, [r4, #16]
 800a474:	b942      	cbnz	r2, 800a488 <__swsetup_r+0xa4>
 800a476:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a47a:	d1c5      	bne.n	800a408 <__swsetup_r+0x24>
 800a47c:	bd38      	pop	{r3, r4, r5, pc}
 800a47e:	0799      	lsls	r1, r3, #30
 800a480:	bf58      	it	pl
 800a482:	6962      	ldrpl	r2, [r4, #20]
 800a484:	60a2      	str	r2, [r4, #8]
 800a486:	e7f4      	b.n	800a472 <__swsetup_r+0x8e>
 800a488:	2000      	movs	r0, #0
 800a48a:	e7f7      	b.n	800a47c <__swsetup_r+0x98>
 800a48c:	24000020 	.word	0x24000020

0800a490 <memset>:
 800a490:	4402      	add	r2, r0
 800a492:	4603      	mov	r3, r0
 800a494:	4293      	cmp	r3, r2
 800a496:	d100      	bne.n	800a49a <memset+0xa>
 800a498:	4770      	bx	lr
 800a49a:	f803 1b01 	strb.w	r1, [r3], #1
 800a49e:	e7f9      	b.n	800a494 <memset+0x4>

0800a4a0 <_localeconv_r>:
 800a4a0:	4800      	ldr	r0, [pc, #0]	@ (800a4a4 <_localeconv_r+0x4>)
 800a4a2:	4770      	bx	lr
 800a4a4:	24000160 	.word	0x24000160

0800a4a8 <_close_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4d06      	ldr	r5, [pc, #24]	@ (800a4c4 <_close_r+0x1c>)
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	4604      	mov	r4, r0
 800a4b0:	4608      	mov	r0, r1
 800a4b2:	602b      	str	r3, [r5, #0]
 800a4b4:	f7f6 fdc8 	bl	8001048 <_close>
 800a4b8:	1c43      	adds	r3, r0, #1
 800a4ba:	d102      	bne.n	800a4c2 <_close_r+0x1a>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	b103      	cbz	r3, 800a4c2 <_close_r+0x1a>
 800a4c0:	6023      	str	r3, [r4, #0]
 800a4c2:	bd38      	pop	{r3, r4, r5, pc}
 800a4c4:	2400045c 	.word	0x2400045c

0800a4c8 <_lseek_r>:
 800a4c8:	b538      	push	{r3, r4, r5, lr}
 800a4ca:	4d07      	ldr	r5, [pc, #28]	@ (800a4e8 <_lseek_r+0x20>)
 800a4cc:	4604      	mov	r4, r0
 800a4ce:	4608      	mov	r0, r1
 800a4d0:	4611      	mov	r1, r2
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	602a      	str	r2, [r5, #0]
 800a4d6:	461a      	mov	r2, r3
 800a4d8:	f7f6 fddd 	bl	8001096 <_lseek>
 800a4dc:	1c43      	adds	r3, r0, #1
 800a4de:	d102      	bne.n	800a4e6 <_lseek_r+0x1e>
 800a4e0:	682b      	ldr	r3, [r5, #0]
 800a4e2:	b103      	cbz	r3, 800a4e6 <_lseek_r+0x1e>
 800a4e4:	6023      	str	r3, [r4, #0]
 800a4e6:	bd38      	pop	{r3, r4, r5, pc}
 800a4e8:	2400045c 	.word	0x2400045c

0800a4ec <_read_r>:
 800a4ec:	b538      	push	{r3, r4, r5, lr}
 800a4ee:	4d07      	ldr	r5, [pc, #28]	@ (800a50c <_read_r+0x20>)
 800a4f0:	4604      	mov	r4, r0
 800a4f2:	4608      	mov	r0, r1
 800a4f4:	4611      	mov	r1, r2
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	602a      	str	r2, [r5, #0]
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	f7f6 fd6b 	bl	8000fd6 <_read>
 800a500:	1c43      	adds	r3, r0, #1
 800a502:	d102      	bne.n	800a50a <_read_r+0x1e>
 800a504:	682b      	ldr	r3, [r5, #0]
 800a506:	b103      	cbz	r3, 800a50a <_read_r+0x1e>
 800a508:	6023      	str	r3, [r4, #0]
 800a50a:	bd38      	pop	{r3, r4, r5, pc}
 800a50c:	2400045c 	.word	0x2400045c

0800a510 <_write_r>:
 800a510:	b538      	push	{r3, r4, r5, lr}
 800a512:	4d07      	ldr	r5, [pc, #28]	@ (800a530 <_write_r+0x20>)
 800a514:	4604      	mov	r4, r0
 800a516:	4608      	mov	r0, r1
 800a518:	4611      	mov	r1, r2
 800a51a:	2200      	movs	r2, #0
 800a51c:	602a      	str	r2, [r5, #0]
 800a51e:	461a      	mov	r2, r3
 800a520:	f7f6 fd76 	bl	8001010 <_write>
 800a524:	1c43      	adds	r3, r0, #1
 800a526:	d102      	bne.n	800a52e <_write_r+0x1e>
 800a528:	682b      	ldr	r3, [r5, #0]
 800a52a:	b103      	cbz	r3, 800a52e <_write_r+0x1e>
 800a52c:	6023      	str	r3, [r4, #0]
 800a52e:	bd38      	pop	{r3, r4, r5, pc}
 800a530:	2400045c 	.word	0x2400045c

0800a534 <__errno>:
 800a534:	4b01      	ldr	r3, [pc, #4]	@ (800a53c <__errno+0x8>)
 800a536:	6818      	ldr	r0, [r3, #0]
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	24000020 	.word	0x24000020

0800a540 <__libc_init_array>:
 800a540:	b570      	push	{r4, r5, r6, lr}
 800a542:	4d0d      	ldr	r5, [pc, #52]	@ (800a578 <__libc_init_array+0x38>)
 800a544:	4c0d      	ldr	r4, [pc, #52]	@ (800a57c <__libc_init_array+0x3c>)
 800a546:	1b64      	subs	r4, r4, r5
 800a548:	10a4      	asrs	r4, r4, #2
 800a54a:	2600      	movs	r6, #0
 800a54c:	42a6      	cmp	r6, r4
 800a54e:	d109      	bne.n	800a564 <__libc_init_array+0x24>
 800a550:	4d0b      	ldr	r5, [pc, #44]	@ (800a580 <__libc_init_array+0x40>)
 800a552:	4c0c      	ldr	r4, [pc, #48]	@ (800a584 <__libc_init_array+0x44>)
 800a554:	f001 fdbc 	bl	800c0d0 <_init>
 800a558:	1b64      	subs	r4, r4, r5
 800a55a:	10a4      	asrs	r4, r4, #2
 800a55c:	2600      	movs	r6, #0
 800a55e:	42a6      	cmp	r6, r4
 800a560:	d105      	bne.n	800a56e <__libc_init_array+0x2e>
 800a562:	bd70      	pop	{r4, r5, r6, pc}
 800a564:	f855 3b04 	ldr.w	r3, [r5], #4
 800a568:	4798      	blx	r3
 800a56a:	3601      	adds	r6, #1
 800a56c:	e7ee      	b.n	800a54c <__libc_init_array+0xc>
 800a56e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a572:	4798      	blx	r3
 800a574:	3601      	adds	r6, #1
 800a576:	e7f2      	b.n	800a55e <__libc_init_array+0x1e>
 800a578:	0800c514 	.word	0x0800c514
 800a57c:	0800c514 	.word	0x0800c514
 800a580:	0800c514 	.word	0x0800c514
 800a584:	0800c518 	.word	0x0800c518

0800a588 <__retarget_lock_init_recursive>:
 800a588:	4770      	bx	lr

0800a58a <__retarget_lock_acquire_recursive>:
 800a58a:	4770      	bx	lr

0800a58c <__retarget_lock_release_recursive>:
 800a58c:	4770      	bx	lr

0800a58e <quorem>:
 800a58e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a592:	6903      	ldr	r3, [r0, #16]
 800a594:	690c      	ldr	r4, [r1, #16]
 800a596:	42a3      	cmp	r3, r4
 800a598:	4607      	mov	r7, r0
 800a59a:	db7e      	blt.n	800a69a <quorem+0x10c>
 800a59c:	3c01      	subs	r4, #1
 800a59e:	f101 0814 	add.w	r8, r1, #20
 800a5a2:	00a3      	lsls	r3, r4, #2
 800a5a4:	f100 0514 	add.w	r5, r0, #20
 800a5a8:	9300      	str	r3, [sp, #0]
 800a5aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a5ae:	9301      	str	r3, [sp, #4]
 800a5b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a5b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a5c0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a5c4:	d32e      	bcc.n	800a624 <quorem+0x96>
 800a5c6:	f04f 0a00 	mov.w	sl, #0
 800a5ca:	46c4      	mov	ip, r8
 800a5cc:	46ae      	mov	lr, r5
 800a5ce:	46d3      	mov	fp, sl
 800a5d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a5d4:	b298      	uxth	r0, r3
 800a5d6:	fb06 a000 	mla	r0, r6, r0, sl
 800a5da:	0c02      	lsrs	r2, r0, #16
 800a5dc:	0c1b      	lsrs	r3, r3, #16
 800a5de:	fb06 2303 	mla	r3, r6, r3, r2
 800a5e2:	f8de 2000 	ldr.w	r2, [lr]
 800a5e6:	b280      	uxth	r0, r0
 800a5e8:	b292      	uxth	r2, r2
 800a5ea:	1a12      	subs	r2, r2, r0
 800a5ec:	445a      	add	r2, fp
 800a5ee:	f8de 0000 	ldr.w	r0, [lr]
 800a5f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a5f6:	b29b      	uxth	r3, r3
 800a5f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a5fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a600:	b292      	uxth	r2, r2
 800a602:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a606:	45e1      	cmp	r9, ip
 800a608:	f84e 2b04 	str.w	r2, [lr], #4
 800a60c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a610:	d2de      	bcs.n	800a5d0 <quorem+0x42>
 800a612:	9b00      	ldr	r3, [sp, #0]
 800a614:	58eb      	ldr	r3, [r5, r3]
 800a616:	b92b      	cbnz	r3, 800a624 <quorem+0x96>
 800a618:	9b01      	ldr	r3, [sp, #4]
 800a61a:	3b04      	subs	r3, #4
 800a61c:	429d      	cmp	r5, r3
 800a61e:	461a      	mov	r2, r3
 800a620:	d32f      	bcc.n	800a682 <quorem+0xf4>
 800a622:	613c      	str	r4, [r7, #16]
 800a624:	4638      	mov	r0, r7
 800a626:	f001 f90b 	bl	800b840 <__mcmp>
 800a62a:	2800      	cmp	r0, #0
 800a62c:	db25      	blt.n	800a67a <quorem+0xec>
 800a62e:	4629      	mov	r1, r5
 800a630:	2000      	movs	r0, #0
 800a632:	f858 2b04 	ldr.w	r2, [r8], #4
 800a636:	f8d1 c000 	ldr.w	ip, [r1]
 800a63a:	fa1f fe82 	uxth.w	lr, r2
 800a63e:	fa1f f38c 	uxth.w	r3, ip
 800a642:	eba3 030e 	sub.w	r3, r3, lr
 800a646:	4403      	add	r3, r0
 800a648:	0c12      	lsrs	r2, r2, #16
 800a64a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a64e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a652:	b29b      	uxth	r3, r3
 800a654:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a658:	45c1      	cmp	r9, r8
 800a65a:	f841 3b04 	str.w	r3, [r1], #4
 800a65e:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a662:	d2e6      	bcs.n	800a632 <quorem+0xa4>
 800a664:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a668:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a66c:	b922      	cbnz	r2, 800a678 <quorem+0xea>
 800a66e:	3b04      	subs	r3, #4
 800a670:	429d      	cmp	r5, r3
 800a672:	461a      	mov	r2, r3
 800a674:	d30b      	bcc.n	800a68e <quorem+0x100>
 800a676:	613c      	str	r4, [r7, #16]
 800a678:	3601      	adds	r6, #1
 800a67a:	4630      	mov	r0, r6
 800a67c:	b003      	add	sp, #12
 800a67e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a682:	6812      	ldr	r2, [r2, #0]
 800a684:	3b04      	subs	r3, #4
 800a686:	2a00      	cmp	r2, #0
 800a688:	d1cb      	bne.n	800a622 <quorem+0x94>
 800a68a:	3c01      	subs	r4, #1
 800a68c:	e7c6      	b.n	800a61c <quorem+0x8e>
 800a68e:	6812      	ldr	r2, [r2, #0]
 800a690:	3b04      	subs	r3, #4
 800a692:	2a00      	cmp	r2, #0
 800a694:	d1ef      	bne.n	800a676 <quorem+0xe8>
 800a696:	3c01      	subs	r4, #1
 800a698:	e7ea      	b.n	800a670 <quorem+0xe2>
 800a69a:	2000      	movs	r0, #0
 800a69c:	e7ee      	b.n	800a67c <quorem+0xee>
	...

0800a6a0 <_dtoa_r>:
 800a6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a4:	ed2d 8b02 	vpush	{d8}
 800a6a8:	69c7      	ldr	r7, [r0, #28]
 800a6aa:	b091      	sub	sp, #68	@ 0x44
 800a6ac:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a6b0:	ec55 4b10 	vmov	r4, r5, d0
 800a6b4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800a6b6:	9107      	str	r1, [sp, #28]
 800a6b8:	4681      	mov	r9, r0
 800a6ba:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6bc:	930d      	str	r3, [sp, #52]	@ 0x34
 800a6be:	b97f      	cbnz	r7, 800a6e0 <_dtoa_r+0x40>
 800a6c0:	2010      	movs	r0, #16
 800a6c2:	f000 fd95 	bl	800b1f0 <malloc>
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	f8c9 001c 	str.w	r0, [r9, #28]
 800a6cc:	b920      	cbnz	r0, 800a6d8 <_dtoa_r+0x38>
 800a6ce:	4ba0      	ldr	r3, [pc, #640]	@ (800a950 <_dtoa_r+0x2b0>)
 800a6d0:	21ef      	movs	r1, #239	@ 0xef
 800a6d2:	48a0      	ldr	r0, [pc, #640]	@ (800a954 <_dtoa_r+0x2b4>)
 800a6d4:	f001 fc4c 	bl	800bf70 <__assert_func>
 800a6d8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a6dc:	6007      	str	r7, [r0, #0]
 800a6de:	60c7      	str	r7, [r0, #12]
 800a6e0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a6e4:	6819      	ldr	r1, [r3, #0]
 800a6e6:	b159      	cbz	r1, 800a700 <_dtoa_r+0x60>
 800a6e8:	685a      	ldr	r2, [r3, #4]
 800a6ea:	604a      	str	r2, [r1, #4]
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	4093      	lsls	r3, r2
 800a6f0:	608b      	str	r3, [r1, #8]
 800a6f2:	4648      	mov	r0, r9
 800a6f4:	f000 fe72 	bl	800b3dc <_Bfree>
 800a6f8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	601a      	str	r2, [r3, #0]
 800a700:	1e2b      	subs	r3, r5, #0
 800a702:	bfbb      	ittet	lt
 800a704:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a708:	9303      	strlt	r3, [sp, #12]
 800a70a:	2300      	movge	r3, #0
 800a70c:	2201      	movlt	r2, #1
 800a70e:	bfac      	ite	ge
 800a710:	6033      	strge	r3, [r6, #0]
 800a712:	6032      	strlt	r2, [r6, #0]
 800a714:	4b90      	ldr	r3, [pc, #576]	@ (800a958 <_dtoa_r+0x2b8>)
 800a716:	9e03      	ldr	r6, [sp, #12]
 800a718:	43b3      	bics	r3, r6
 800a71a:	d110      	bne.n	800a73e <_dtoa_r+0x9e>
 800a71c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a71e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a722:	6013      	str	r3, [r2, #0]
 800a724:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800a728:	4323      	orrs	r3, r4
 800a72a:	f000 84e6 	beq.w	800b0fa <_dtoa_r+0xa5a>
 800a72e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a730:	4f8a      	ldr	r7, [pc, #552]	@ (800a95c <_dtoa_r+0x2bc>)
 800a732:	2b00      	cmp	r3, #0
 800a734:	f000 84e8 	beq.w	800b108 <_dtoa_r+0xa68>
 800a738:	1cfb      	adds	r3, r7, #3
 800a73a:	f000 bce3 	b.w	800b104 <_dtoa_r+0xa64>
 800a73e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800a742:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800a746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a74a:	d10a      	bne.n	800a762 <_dtoa_r+0xc2>
 800a74c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a74e:	2301      	movs	r3, #1
 800a750:	6013      	str	r3, [r2, #0]
 800a752:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a754:	b113      	cbz	r3, 800a75c <_dtoa_r+0xbc>
 800a756:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800a758:	4b81      	ldr	r3, [pc, #516]	@ (800a960 <_dtoa_r+0x2c0>)
 800a75a:	6013      	str	r3, [r2, #0]
 800a75c:	4f81      	ldr	r7, [pc, #516]	@ (800a964 <_dtoa_r+0x2c4>)
 800a75e:	f000 bcd3 	b.w	800b108 <_dtoa_r+0xa68>
 800a762:	aa0e      	add	r2, sp, #56	@ 0x38
 800a764:	a90f      	add	r1, sp, #60	@ 0x3c
 800a766:	4648      	mov	r0, r9
 800a768:	eeb0 0b48 	vmov.f64	d0, d8
 800a76c:	f001 f918 	bl	800b9a0 <__d2b>
 800a770:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800a774:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a776:	9001      	str	r0, [sp, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d045      	beq.n	800a808 <_dtoa_r+0x168>
 800a77c:	eeb0 7b48 	vmov.f64	d7, d8
 800a780:	ee18 1a90 	vmov	r1, s17
 800a784:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a788:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800a78c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800a790:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800a794:	2500      	movs	r5, #0
 800a796:	ee07 1a90 	vmov	s15, r1
 800a79a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800a79e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a938 <_dtoa_r+0x298>
 800a7a2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800a7a6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800a940 <_dtoa_r+0x2a0>
 800a7aa:	eea7 6b05 	vfma.f64	d6, d7, d5
 800a7ae:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800a948 <_dtoa_r+0x2a8>
 800a7b2:	ee07 3a90 	vmov	s15, r3
 800a7b6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800a7ba:	eeb0 7b46 	vmov.f64	d7, d6
 800a7be:	eea4 7b05 	vfma.f64	d7, d4, d5
 800a7c2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800a7c6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800a7ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7ce:	ee16 8a90 	vmov	r8, s13
 800a7d2:	d508      	bpl.n	800a7e6 <_dtoa_r+0x146>
 800a7d4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800a7d8:	eeb4 6b47 	vcmp.f64	d6, d7
 800a7dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7e0:	bf18      	it	ne
 800a7e2:	f108 38ff 	addne.w	r8, r8, #4294967295
 800a7e6:	f1b8 0f16 	cmp.w	r8, #22
 800a7ea:	d82b      	bhi.n	800a844 <_dtoa_r+0x1a4>
 800a7ec:	495e      	ldr	r1, [pc, #376]	@ (800a968 <_dtoa_r+0x2c8>)
 800a7ee:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a7f2:	ed91 7b00 	vldr	d7, [r1]
 800a7f6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800a7fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7fe:	d501      	bpl.n	800a804 <_dtoa_r+0x164>
 800a800:	f108 38ff 	add.w	r8, r8, #4294967295
 800a804:	2100      	movs	r1, #0
 800a806:	e01e      	b.n	800a846 <_dtoa_r+0x1a6>
 800a808:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a80a:	4413      	add	r3, r2
 800a80c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800a810:	2920      	cmp	r1, #32
 800a812:	bfc1      	itttt	gt
 800a814:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800a818:	408e      	lslgt	r6, r1
 800a81a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800a81e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800a822:	bfd6      	itet	le
 800a824:	f1c1 0120 	rsble	r1, r1, #32
 800a828:	4331      	orrgt	r1, r6
 800a82a:	fa04 f101 	lslle.w	r1, r4, r1
 800a82e:	ee07 1a90 	vmov	s15, r1
 800a832:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800a836:	3b01      	subs	r3, #1
 800a838:	ee17 1a90 	vmov	r1, s15
 800a83c:	2501      	movs	r5, #1
 800a83e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800a842:	e7a8      	b.n	800a796 <_dtoa_r+0xf6>
 800a844:	2101      	movs	r1, #1
 800a846:	1ad2      	subs	r2, r2, r3
 800a848:	1e53      	subs	r3, r2, #1
 800a84a:	9306      	str	r3, [sp, #24]
 800a84c:	bf45      	ittet	mi
 800a84e:	f1c2 0301 	rsbmi	r3, r2, #1
 800a852:	9304      	strmi	r3, [sp, #16]
 800a854:	2300      	movpl	r3, #0
 800a856:	2300      	movmi	r3, #0
 800a858:	bf4c      	ite	mi
 800a85a:	9306      	strmi	r3, [sp, #24]
 800a85c:	9304      	strpl	r3, [sp, #16]
 800a85e:	f1b8 0f00 	cmp.w	r8, #0
 800a862:	910c      	str	r1, [sp, #48]	@ 0x30
 800a864:	db18      	blt.n	800a898 <_dtoa_r+0x1f8>
 800a866:	9b06      	ldr	r3, [sp, #24]
 800a868:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800a86c:	4443      	add	r3, r8
 800a86e:	9306      	str	r3, [sp, #24]
 800a870:	2300      	movs	r3, #0
 800a872:	9a07      	ldr	r2, [sp, #28]
 800a874:	2a09      	cmp	r2, #9
 800a876:	d845      	bhi.n	800a904 <_dtoa_r+0x264>
 800a878:	2a05      	cmp	r2, #5
 800a87a:	bfc4      	itt	gt
 800a87c:	3a04      	subgt	r2, #4
 800a87e:	9207      	strgt	r2, [sp, #28]
 800a880:	9a07      	ldr	r2, [sp, #28]
 800a882:	f1a2 0202 	sub.w	r2, r2, #2
 800a886:	bfcc      	ite	gt
 800a888:	2400      	movgt	r4, #0
 800a88a:	2401      	movle	r4, #1
 800a88c:	2a03      	cmp	r2, #3
 800a88e:	d844      	bhi.n	800a91a <_dtoa_r+0x27a>
 800a890:	e8df f002 	tbb	[pc, r2]
 800a894:	0b173634 	.word	0x0b173634
 800a898:	9b04      	ldr	r3, [sp, #16]
 800a89a:	2200      	movs	r2, #0
 800a89c:	eba3 0308 	sub.w	r3, r3, r8
 800a8a0:	9304      	str	r3, [sp, #16]
 800a8a2:	920a      	str	r2, [sp, #40]	@ 0x28
 800a8a4:	f1c8 0300 	rsb	r3, r8, #0
 800a8a8:	e7e3      	b.n	800a872 <_dtoa_r+0x1d2>
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	9208      	str	r2, [sp, #32]
 800a8ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8b0:	eb08 0b02 	add.w	fp, r8, r2
 800a8b4:	f10b 0a01 	add.w	sl, fp, #1
 800a8b8:	4652      	mov	r2, sl
 800a8ba:	2a01      	cmp	r2, #1
 800a8bc:	bfb8      	it	lt
 800a8be:	2201      	movlt	r2, #1
 800a8c0:	e006      	b.n	800a8d0 <_dtoa_r+0x230>
 800a8c2:	2201      	movs	r2, #1
 800a8c4:	9208      	str	r2, [sp, #32]
 800a8c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a8c8:	2a00      	cmp	r2, #0
 800a8ca:	dd29      	ble.n	800a920 <_dtoa_r+0x280>
 800a8cc:	4693      	mov	fp, r2
 800a8ce:	4692      	mov	sl, r2
 800a8d0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800a8d4:	2100      	movs	r1, #0
 800a8d6:	2004      	movs	r0, #4
 800a8d8:	f100 0614 	add.w	r6, r0, #20
 800a8dc:	4296      	cmp	r6, r2
 800a8de:	d926      	bls.n	800a92e <_dtoa_r+0x28e>
 800a8e0:	6079      	str	r1, [r7, #4]
 800a8e2:	4648      	mov	r0, r9
 800a8e4:	9305      	str	r3, [sp, #20]
 800a8e6:	f000 fd39 	bl	800b35c <_Balloc>
 800a8ea:	9b05      	ldr	r3, [sp, #20]
 800a8ec:	4607      	mov	r7, r0
 800a8ee:	2800      	cmp	r0, #0
 800a8f0:	d13e      	bne.n	800a970 <_dtoa_r+0x2d0>
 800a8f2:	4b1e      	ldr	r3, [pc, #120]	@ (800a96c <_dtoa_r+0x2cc>)
 800a8f4:	4602      	mov	r2, r0
 800a8f6:	f240 11af 	movw	r1, #431	@ 0x1af
 800a8fa:	e6ea      	b.n	800a6d2 <_dtoa_r+0x32>
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	e7e1      	b.n	800a8c4 <_dtoa_r+0x224>
 800a900:	2200      	movs	r2, #0
 800a902:	e7d3      	b.n	800a8ac <_dtoa_r+0x20c>
 800a904:	2401      	movs	r4, #1
 800a906:	2200      	movs	r2, #0
 800a908:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800a90c:	f04f 3bff 	mov.w	fp, #4294967295
 800a910:	2100      	movs	r1, #0
 800a912:	46da      	mov	sl, fp
 800a914:	2212      	movs	r2, #18
 800a916:	9109      	str	r1, [sp, #36]	@ 0x24
 800a918:	e7da      	b.n	800a8d0 <_dtoa_r+0x230>
 800a91a:	2201      	movs	r2, #1
 800a91c:	9208      	str	r2, [sp, #32]
 800a91e:	e7f5      	b.n	800a90c <_dtoa_r+0x26c>
 800a920:	f04f 0b01 	mov.w	fp, #1
 800a924:	46da      	mov	sl, fp
 800a926:	465a      	mov	r2, fp
 800a928:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800a92c:	e7d0      	b.n	800a8d0 <_dtoa_r+0x230>
 800a92e:	3101      	adds	r1, #1
 800a930:	0040      	lsls	r0, r0, #1
 800a932:	e7d1      	b.n	800a8d8 <_dtoa_r+0x238>
 800a934:	f3af 8000 	nop.w
 800a938:	636f4361 	.word	0x636f4361
 800a93c:	3fd287a7 	.word	0x3fd287a7
 800a940:	8b60c8b3 	.word	0x8b60c8b3
 800a944:	3fc68a28 	.word	0x3fc68a28
 800a948:	509f79fb 	.word	0x509f79fb
 800a94c:	3fd34413 	.word	0x3fd34413
 800a950:	0800c1d9 	.word	0x0800c1d9
 800a954:	0800c1f0 	.word	0x0800c1f0
 800a958:	7ff00000 	.word	0x7ff00000
 800a95c:	0800c1d5 	.word	0x0800c1d5
 800a960:	0800c1a9 	.word	0x0800c1a9
 800a964:	0800c1a8 	.word	0x0800c1a8
 800a968:	0800c340 	.word	0x0800c340
 800a96c:	0800c248 	.word	0x0800c248
 800a970:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800a974:	f1ba 0f0e 	cmp.w	sl, #14
 800a978:	6010      	str	r0, [r2, #0]
 800a97a:	d86e      	bhi.n	800aa5a <_dtoa_r+0x3ba>
 800a97c:	2c00      	cmp	r4, #0
 800a97e:	d06c      	beq.n	800aa5a <_dtoa_r+0x3ba>
 800a980:	f1b8 0f00 	cmp.w	r8, #0
 800a984:	f340 80b4 	ble.w	800aaf0 <_dtoa_r+0x450>
 800a988:	4ac8      	ldr	r2, [pc, #800]	@ (800acac <_dtoa_r+0x60c>)
 800a98a:	f008 010f 	and.w	r1, r8, #15
 800a98e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800a992:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800a996:	ed92 7b00 	vldr	d7, [r2]
 800a99a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800a99e:	f000 809b 	beq.w	800aad8 <_dtoa_r+0x438>
 800a9a2:	4ac3      	ldr	r2, [pc, #780]	@ (800acb0 <_dtoa_r+0x610>)
 800a9a4:	ed92 6b08 	vldr	d6, [r2, #32]
 800a9a8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800a9ac:	ed8d 6b02 	vstr	d6, [sp, #8]
 800a9b0:	f001 010f 	and.w	r1, r1, #15
 800a9b4:	2203      	movs	r2, #3
 800a9b6:	48be      	ldr	r0, [pc, #760]	@ (800acb0 <_dtoa_r+0x610>)
 800a9b8:	2900      	cmp	r1, #0
 800a9ba:	f040 808f 	bne.w	800aadc <_dtoa_r+0x43c>
 800a9be:	ed9d 6b02 	vldr	d6, [sp, #8]
 800a9c2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800a9c6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a9ca:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a9cc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9d0:	2900      	cmp	r1, #0
 800a9d2:	f000 80b3 	beq.w	800ab3c <_dtoa_r+0x49c>
 800a9d6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800a9da:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800a9de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9e2:	f140 80ab 	bpl.w	800ab3c <_dtoa_r+0x49c>
 800a9e6:	f1ba 0f00 	cmp.w	sl, #0
 800a9ea:	f000 80a7 	beq.w	800ab3c <_dtoa_r+0x49c>
 800a9ee:	f1bb 0f00 	cmp.w	fp, #0
 800a9f2:	dd30      	ble.n	800aa56 <_dtoa_r+0x3b6>
 800a9f4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800a9f8:	ee27 7b06 	vmul.f64	d7, d7, d6
 800a9fc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aa00:	f108 31ff 	add.w	r1, r8, #4294967295
 800aa04:	9105      	str	r1, [sp, #20]
 800aa06:	3201      	adds	r2, #1
 800aa08:	465c      	mov	r4, fp
 800aa0a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800aa0e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800aa12:	ee07 2a90 	vmov	s15, r2
 800aa16:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800aa1a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800aa1e:	ee15 2a90 	vmov	r2, s11
 800aa22:	ec51 0b15 	vmov	r0, r1, d5
 800aa26:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800aa2a:	2c00      	cmp	r4, #0
 800aa2c:	f040 808a 	bne.w	800ab44 <_dtoa_r+0x4a4>
 800aa30:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800aa34:	ee36 6b47 	vsub.f64	d6, d6, d7
 800aa38:	ec41 0b17 	vmov	d7, r0, r1
 800aa3c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa44:	f300 826a 	bgt.w	800af1c <_dtoa_r+0x87c>
 800aa48:	eeb1 7b47 	vneg.f64	d7, d7
 800aa4c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa54:	d423      	bmi.n	800aa9e <_dtoa_r+0x3fe>
 800aa56:	ed8d 8b02 	vstr	d8, [sp, #8]
 800aa5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800aa5c:	2a00      	cmp	r2, #0
 800aa5e:	f2c0 8129 	blt.w	800acb4 <_dtoa_r+0x614>
 800aa62:	f1b8 0f0e 	cmp.w	r8, #14
 800aa66:	f300 8125 	bgt.w	800acb4 <_dtoa_r+0x614>
 800aa6a:	4b90      	ldr	r3, [pc, #576]	@ (800acac <_dtoa_r+0x60c>)
 800aa6c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800aa70:	ed93 6b00 	vldr	d6, [r3]
 800aa74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	f280 80c8 	bge.w	800ac0c <_dtoa_r+0x56c>
 800aa7c:	f1ba 0f00 	cmp.w	sl, #0
 800aa80:	f300 80c4 	bgt.w	800ac0c <_dtoa_r+0x56c>
 800aa84:	d10b      	bne.n	800aa9e <_dtoa_r+0x3fe>
 800aa86:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800aa8a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800aa8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aa92:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800aa96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa9a:	f2c0 823c 	blt.w	800af16 <_dtoa_r+0x876>
 800aa9e:	2400      	movs	r4, #0
 800aaa0:	4625      	mov	r5, r4
 800aaa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aaa4:	43db      	mvns	r3, r3
 800aaa6:	9305      	str	r3, [sp, #20]
 800aaa8:	463e      	mov	r6, r7
 800aaaa:	f04f 0800 	mov.w	r8, #0
 800aaae:	4621      	mov	r1, r4
 800aab0:	4648      	mov	r0, r9
 800aab2:	f000 fc93 	bl	800b3dc <_Bfree>
 800aab6:	2d00      	cmp	r5, #0
 800aab8:	f000 80a2 	beq.w	800ac00 <_dtoa_r+0x560>
 800aabc:	f1b8 0f00 	cmp.w	r8, #0
 800aac0:	d005      	beq.n	800aace <_dtoa_r+0x42e>
 800aac2:	45a8      	cmp	r8, r5
 800aac4:	d003      	beq.n	800aace <_dtoa_r+0x42e>
 800aac6:	4641      	mov	r1, r8
 800aac8:	4648      	mov	r0, r9
 800aaca:	f000 fc87 	bl	800b3dc <_Bfree>
 800aace:	4629      	mov	r1, r5
 800aad0:	4648      	mov	r0, r9
 800aad2:	f000 fc83 	bl	800b3dc <_Bfree>
 800aad6:	e093      	b.n	800ac00 <_dtoa_r+0x560>
 800aad8:	2202      	movs	r2, #2
 800aada:	e76c      	b.n	800a9b6 <_dtoa_r+0x316>
 800aadc:	07cc      	lsls	r4, r1, #31
 800aade:	d504      	bpl.n	800aaea <_dtoa_r+0x44a>
 800aae0:	ed90 6b00 	vldr	d6, [r0]
 800aae4:	3201      	adds	r2, #1
 800aae6:	ee27 7b06 	vmul.f64	d7, d7, d6
 800aaea:	1049      	asrs	r1, r1, #1
 800aaec:	3008      	adds	r0, #8
 800aaee:	e763      	b.n	800a9b8 <_dtoa_r+0x318>
 800aaf0:	d022      	beq.n	800ab38 <_dtoa_r+0x498>
 800aaf2:	f1c8 0100 	rsb	r1, r8, #0
 800aaf6:	4a6d      	ldr	r2, [pc, #436]	@ (800acac <_dtoa_r+0x60c>)
 800aaf8:	f001 000f 	and.w	r0, r1, #15
 800aafc:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800ab00:	ed92 7b00 	vldr	d7, [r2]
 800ab04:	ee28 7b07 	vmul.f64	d7, d8, d7
 800ab08:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ab0c:	4868      	ldr	r0, [pc, #416]	@ (800acb0 <_dtoa_r+0x610>)
 800ab0e:	1109      	asrs	r1, r1, #4
 800ab10:	2400      	movs	r4, #0
 800ab12:	2202      	movs	r2, #2
 800ab14:	b929      	cbnz	r1, 800ab22 <_dtoa_r+0x482>
 800ab16:	2c00      	cmp	r4, #0
 800ab18:	f43f af57 	beq.w	800a9ca <_dtoa_r+0x32a>
 800ab1c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ab20:	e753      	b.n	800a9ca <_dtoa_r+0x32a>
 800ab22:	07ce      	lsls	r6, r1, #31
 800ab24:	d505      	bpl.n	800ab32 <_dtoa_r+0x492>
 800ab26:	ed90 6b00 	vldr	d6, [r0]
 800ab2a:	3201      	adds	r2, #1
 800ab2c:	2401      	movs	r4, #1
 800ab2e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ab32:	1049      	asrs	r1, r1, #1
 800ab34:	3008      	adds	r0, #8
 800ab36:	e7ed      	b.n	800ab14 <_dtoa_r+0x474>
 800ab38:	2202      	movs	r2, #2
 800ab3a:	e746      	b.n	800a9ca <_dtoa_r+0x32a>
 800ab3c:	f8cd 8014 	str.w	r8, [sp, #20]
 800ab40:	4654      	mov	r4, sl
 800ab42:	e762      	b.n	800aa0a <_dtoa_r+0x36a>
 800ab44:	4a59      	ldr	r2, [pc, #356]	@ (800acac <_dtoa_r+0x60c>)
 800ab46:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800ab4a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800ab4e:	9a08      	ldr	r2, [sp, #32]
 800ab50:	ec41 0b17 	vmov	d7, r0, r1
 800ab54:	443c      	add	r4, r7
 800ab56:	b34a      	cbz	r2, 800abac <_dtoa_r+0x50c>
 800ab58:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800ab5c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800ab60:	463e      	mov	r6, r7
 800ab62:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800ab66:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800ab6a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800ab6e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800ab72:	ee14 2a90 	vmov	r2, s9
 800ab76:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800ab7a:	3230      	adds	r2, #48	@ 0x30
 800ab7c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800ab80:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800ab84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab88:	f806 2b01 	strb.w	r2, [r6], #1
 800ab8c:	d438      	bmi.n	800ac00 <_dtoa_r+0x560>
 800ab8e:	ee32 5b46 	vsub.f64	d5, d2, d6
 800ab92:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800ab96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab9a:	d46e      	bmi.n	800ac7a <_dtoa_r+0x5da>
 800ab9c:	42a6      	cmp	r6, r4
 800ab9e:	f43f af5a 	beq.w	800aa56 <_dtoa_r+0x3b6>
 800aba2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800aba6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800abaa:	e7e0      	b.n	800ab6e <_dtoa_r+0x4ce>
 800abac:	4621      	mov	r1, r4
 800abae:	463e      	mov	r6, r7
 800abb0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800abb4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800abb8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800abbc:	ee14 2a90 	vmov	r2, s9
 800abc0:	3230      	adds	r2, #48	@ 0x30
 800abc2:	f806 2b01 	strb.w	r2, [r6], #1
 800abc6:	42a6      	cmp	r6, r4
 800abc8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800abcc:	ee36 6b45 	vsub.f64	d6, d6, d5
 800abd0:	d119      	bne.n	800ac06 <_dtoa_r+0x566>
 800abd2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800abd6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800abda:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800abde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe2:	dc4a      	bgt.n	800ac7a <_dtoa_r+0x5da>
 800abe4:	ee35 5b47 	vsub.f64	d5, d5, d7
 800abe8:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800abec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abf0:	f57f af31 	bpl.w	800aa56 <_dtoa_r+0x3b6>
 800abf4:	460e      	mov	r6, r1
 800abf6:	3901      	subs	r1, #1
 800abf8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800abfc:	2b30      	cmp	r3, #48	@ 0x30
 800abfe:	d0f9      	beq.n	800abf4 <_dtoa_r+0x554>
 800ac00:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800ac04:	e027      	b.n	800ac56 <_dtoa_r+0x5b6>
 800ac06:	ee26 6b03 	vmul.f64	d6, d6, d3
 800ac0a:	e7d5      	b.n	800abb8 <_dtoa_r+0x518>
 800ac0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ac10:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800ac14:	463e      	mov	r6, r7
 800ac16:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800ac1a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800ac1e:	ee15 3a10 	vmov	r3, s10
 800ac22:	3330      	adds	r3, #48	@ 0x30
 800ac24:	f806 3b01 	strb.w	r3, [r6], #1
 800ac28:	1bf3      	subs	r3, r6, r7
 800ac2a:	459a      	cmp	sl, r3
 800ac2c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800ac30:	eea3 7b46 	vfms.f64	d7, d3, d6
 800ac34:	d132      	bne.n	800ac9c <_dtoa_r+0x5fc>
 800ac36:	ee37 7b07 	vadd.f64	d7, d7, d7
 800ac3a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ac3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac42:	dc18      	bgt.n	800ac76 <_dtoa_r+0x5d6>
 800ac44:	eeb4 7b46 	vcmp.f64	d7, d6
 800ac48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac4c:	d103      	bne.n	800ac56 <_dtoa_r+0x5b6>
 800ac4e:	ee15 3a10 	vmov	r3, s10
 800ac52:	07db      	lsls	r3, r3, #31
 800ac54:	d40f      	bmi.n	800ac76 <_dtoa_r+0x5d6>
 800ac56:	9901      	ldr	r1, [sp, #4]
 800ac58:	4648      	mov	r0, r9
 800ac5a:	f000 fbbf 	bl	800b3dc <_Bfree>
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ac62:	7033      	strb	r3, [r6, #0]
 800ac64:	f108 0301 	add.w	r3, r8, #1
 800ac68:	6013      	str	r3, [r2, #0]
 800ac6a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	f000 824b 	beq.w	800b108 <_dtoa_r+0xa68>
 800ac72:	601e      	str	r6, [r3, #0]
 800ac74:	e248      	b.n	800b108 <_dtoa_r+0xa68>
 800ac76:	f8cd 8014 	str.w	r8, [sp, #20]
 800ac7a:	4633      	mov	r3, r6
 800ac7c:	461e      	mov	r6, r3
 800ac7e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac82:	2a39      	cmp	r2, #57	@ 0x39
 800ac84:	d106      	bne.n	800ac94 <_dtoa_r+0x5f4>
 800ac86:	429f      	cmp	r7, r3
 800ac88:	d1f8      	bne.n	800ac7c <_dtoa_r+0x5dc>
 800ac8a:	9a05      	ldr	r2, [sp, #20]
 800ac8c:	3201      	adds	r2, #1
 800ac8e:	9205      	str	r2, [sp, #20]
 800ac90:	2230      	movs	r2, #48	@ 0x30
 800ac92:	703a      	strb	r2, [r7, #0]
 800ac94:	781a      	ldrb	r2, [r3, #0]
 800ac96:	3201      	adds	r2, #1
 800ac98:	701a      	strb	r2, [r3, #0]
 800ac9a:	e7b1      	b.n	800ac00 <_dtoa_r+0x560>
 800ac9c:	ee27 7b04 	vmul.f64	d7, d7, d4
 800aca0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800aca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aca8:	d1b5      	bne.n	800ac16 <_dtoa_r+0x576>
 800acaa:	e7d4      	b.n	800ac56 <_dtoa_r+0x5b6>
 800acac:	0800c340 	.word	0x0800c340
 800acb0:	0800c318 	.word	0x0800c318
 800acb4:	9908      	ldr	r1, [sp, #32]
 800acb6:	2900      	cmp	r1, #0
 800acb8:	f000 80e9 	beq.w	800ae8e <_dtoa_r+0x7ee>
 800acbc:	9907      	ldr	r1, [sp, #28]
 800acbe:	2901      	cmp	r1, #1
 800acc0:	f300 80cb 	bgt.w	800ae5a <_dtoa_r+0x7ba>
 800acc4:	2d00      	cmp	r5, #0
 800acc6:	f000 80c4 	beq.w	800ae52 <_dtoa_r+0x7b2>
 800acca:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800acce:	9e04      	ldr	r6, [sp, #16]
 800acd0:	461c      	mov	r4, r3
 800acd2:	9305      	str	r3, [sp, #20]
 800acd4:	9b04      	ldr	r3, [sp, #16]
 800acd6:	4413      	add	r3, r2
 800acd8:	9304      	str	r3, [sp, #16]
 800acda:	9b06      	ldr	r3, [sp, #24]
 800acdc:	2101      	movs	r1, #1
 800acde:	4413      	add	r3, r2
 800ace0:	4648      	mov	r0, r9
 800ace2:	9306      	str	r3, [sp, #24]
 800ace4:	f000 fc2e 	bl	800b544 <__i2b>
 800ace8:	9b05      	ldr	r3, [sp, #20]
 800acea:	4605      	mov	r5, r0
 800acec:	b166      	cbz	r6, 800ad08 <_dtoa_r+0x668>
 800acee:	9a06      	ldr	r2, [sp, #24]
 800acf0:	2a00      	cmp	r2, #0
 800acf2:	dd09      	ble.n	800ad08 <_dtoa_r+0x668>
 800acf4:	42b2      	cmp	r2, r6
 800acf6:	9904      	ldr	r1, [sp, #16]
 800acf8:	bfa8      	it	ge
 800acfa:	4632      	movge	r2, r6
 800acfc:	1a89      	subs	r1, r1, r2
 800acfe:	9104      	str	r1, [sp, #16]
 800ad00:	9906      	ldr	r1, [sp, #24]
 800ad02:	1ab6      	subs	r6, r6, r2
 800ad04:	1a8a      	subs	r2, r1, r2
 800ad06:	9206      	str	r2, [sp, #24]
 800ad08:	b30b      	cbz	r3, 800ad4e <_dtoa_r+0x6ae>
 800ad0a:	9a08      	ldr	r2, [sp, #32]
 800ad0c:	2a00      	cmp	r2, #0
 800ad0e:	f000 80c5 	beq.w	800ae9c <_dtoa_r+0x7fc>
 800ad12:	2c00      	cmp	r4, #0
 800ad14:	f000 80bf 	beq.w	800ae96 <_dtoa_r+0x7f6>
 800ad18:	4629      	mov	r1, r5
 800ad1a:	4622      	mov	r2, r4
 800ad1c:	4648      	mov	r0, r9
 800ad1e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad20:	f000 fcc8 	bl	800b6b4 <__pow5mult>
 800ad24:	9a01      	ldr	r2, [sp, #4]
 800ad26:	4601      	mov	r1, r0
 800ad28:	4605      	mov	r5, r0
 800ad2a:	4648      	mov	r0, r9
 800ad2c:	f000 fc20 	bl	800b570 <__multiply>
 800ad30:	9901      	ldr	r1, [sp, #4]
 800ad32:	9005      	str	r0, [sp, #20]
 800ad34:	4648      	mov	r0, r9
 800ad36:	f000 fb51 	bl	800b3dc <_Bfree>
 800ad3a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ad3c:	1b1b      	subs	r3, r3, r4
 800ad3e:	f000 80b0 	beq.w	800aea2 <_dtoa_r+0x802>
 800ad42:	9905      	ldr	r1, [sp, #20]
 800ad44:	461a      	mov	r2, r3
 800ad46:	4648      	mov	r0, r9
 800ad48:	f000 fcb4 	bl	800b6b4 <__pow5mult>
 800ad4c:	9001      	str	r0, [sp, #4]
 800ad4e:	2101      	movs	r1, #1
 800ad50:	4648      	mov	r0, r9
 800ad52:	f000 fbf7 	bl	800b544 <__i2b>
 800ad56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad58:	4604      	mov	r4, r0
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	f000 81da 	beq.w	800b114 <_dtoa_r+0xa74>
 800ad60:	461a      	mov	r2, r3
 800ad62:	4601      	mov	r1, r0
 800ad64:	4648      	mov	r0, r9
 800ad66:	f000 fca5 	bl	800b6b4 <__pow5mult>
 800ad6a:	9b07      	ldr	r3, [sp, #28]
 800ad6c:	2b01      	cmp	r3, #1
 800ad6e:	4604      	mov	r4, r0
 800ad70:	f300 80a0 	bgt.w	800aeb4 <_dtoa_r+0x814>
 800ad74:	9b02      	ldr	r3, [sp, #8]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	f040 8096 	bne.w	800aea8 <_dtoa_r+0x808>
 800ad7c:	9b03      	ldr	r3, [sp, #12]
 800ad7e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800ad82:	2a00      	cmp	r2, #0
 800ad84:	f040 8092 	bne.w	800aeac <_dtoa_r+0x80c>
 800ad88:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800ad8c:	0d12      	lsrs	r2, r2, #20
 800ad8e:	0512      	lsls	r2, r2, #20
 800ad90:	2a00      	cmp	r2, #0
 800ad92:	f000 808d 	beq.w	800aeb0 <_dtoa_r+0x810>
 800ad96:	9b04      	ldr	r3, [sp, #16]
 800ad98:	3301      	adds	r3, #1
 800ad9a:	9304      	str	r3, [sp, #16]
 800ad9c:	9b06      	ldr	r3, [sp, #24]
 800ad9e:	3301      	adds	r3, #1
 800ada0:	9306      	str	r3, [sp, #24]
 800ada2:	2301      	movs	r3, #1
 800ada4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ada6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	f000 81b9 	beq.w	800b120 <_dtoa_r+0xa80>
 800adae:	6922      	ldr	r2, [r4, #16]
 800adb0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800adb4:	6910      	ldr	r0, [r2, #16]
 800adb6:	f000 fb79 	bl	800b4ac <__hi0bits>
 800adba:	f1c0 0020 	rsb	r0, r0, #32
 800adbe:	9b06      	ldr	r3, [sp, #24]
 800adc0:	4418      	add	r0, r3
 800adc2:	f010 001f 	ands.w	r0, r0, #31
 800adc6:	f000 8081 	beq.w	800aecc <_dtoa_r+0x82c>
 800adca:	f1c0 0220 	rsb	r2, r0, #32
 800adce:	2a04      	cmp	r2, #4
 800add0:	dd73      	ble.n	800aeba <_dtoa_r+0x81a>
 800add2:	9b04      	ldr	r3, [sp, #16]
 800add4:	f1c0 001c 	rsb	r0, r0, #28
 800add8:	4403      	add	r3, r0
 800adda:	9304      	str	r3, [sp, #16]
 800addc:	9b06      	ldr	r3, [sp, #24]
 800adde:	4406      	add	r6, r0
 800ade0:	4403      	add	r3, r0
 800ade2:	9306      	str	r3, [sp, #24]
 800ade4:	9b04      	ldr	r3, [sp, #16]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	dd05      	ble.n	800adf6 <_dtoa_r+0x756>
 800adea:	9901      	ldr	r1, [sp, #4]
 800adec:	461a      	mov	r2, r3
 800adee:	4648      	mov	r0, r9
 800adf0:	f000 fcba 	bl	800b768 <__lshift>
 800adf4:	9001      	str	r0, [sp, #4]
 800adf6:	9b06      	ldr	r3, [sp, #24]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	dd05      	ble.n	800ae08 <_dtoa_r+0x768>
 800adfc:	4621      	mov	r1, r4
 800adfe:	461a      	mov	r2, r3
 800ae00:	4648      	mov	r0, r9
 800ae02:	f000 fcb1 	bl	800b768 <__lshift>
 800ae06:	4604      	mov	r4, r0
 800ae08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d060      	beq.n	800aed0 <_dtoa_r+0x830>
 800ae0e:	9801      	ldr	r0, [sp, #4]
 800ae10:	4621      	mov	r1, r4
 800ae12:	f000 fd15 	bl	800b840 <__mcmp>
 800ae16:	2800      	cmp	r0, #0
 800ae18:	da5a      	bge.n	800aed0 <_dtoa_r+0x830>
 800ae1a:	f108 33ff 	add.w	r3, r8, #4294967295
 800ae1e:	9305      	str	r3, [sp, #20]
 800ae20:	9901      	ldr	r1, [sp, #4]
 800ae22:	2300      	movs	r3, #0
 800ae24:	220a      	movs	r2, #10
 800ae26:	4648      	mov	r0, r9
 800ae28:	f000 fafa 	bl	800b420 <__multadd>
 800ae2c:	9b08      	ldr	r3, [sp, #32]
 800ae2e:	9001      	str	r0, [sp, #4]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f000 8177 	beq.w	800b124 <_dtoa_r+0xa84>
 800ae36:	4629      	mov	r1, r5
 800ae38:	2300      	movs	r3, #0
 800ae3a:	220a      	movs	r2, #10
 800ae3c:	4648      	mov	r0, r9
 800ae3e:	f000 faef 	bl	800b420 <__multadd>
 800ae42:	f1bb 0f00 	cmp.w	fp, #0
 800ae46:	4605      	mov	r5, r0
 800ae48:	dc6e      	bgt.n	800af28 <_dtoa_r+0x888>
 800ae4a:	9b07      	ldr	r3, [sp, #28]
 800ae4c:	2b02      	cmp	r3, #2
 800ae4e:	dc48      	bgt.n	800aee2 <_dtoa_r+0x842>
 800ae50:	e06a      	b.n	800af28 <_dtoa_r+0x888>
 800ae52:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae54:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800ae58:	e739      	b.n	800acce <_dtoa_r+0x62e>
 800ae5a:	f10a 34ff 	add.w	r4, sl, #4294967295
 800ae5e:	42a3      	cmp	r3, r4
 800ae60:	db07      	blt.n	800ae72 <_dtoa_r+0x7d2>
 800ae62:	f1ba 0f00 	cmp.w	sl, #0
 800ae66:	eba3 0404 	sub.w	r4, r3, r4
 800ae6a:	db0b      	blt.n	800ae84 <_dtoa_r+0x7e4>
 800ae6c:	9e04      	ldr	r6, [sp, #16]
 800ae6e:	4652      	mov	r2, sl
 800ae70:	e72f      	b.n	800acd2 <_dtoa_r+0x632>
 800ae72:	1ae2      	subs	r2, r4, r3
 800ae74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae76:	9e04      	ldr	r6, [sp, #16]
 800ae78:	4413      	add	r3, r2
 800ae7a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae7c:	4652      	mov	r2, sl
 800ae7e:	4623      	mov	r3, r4
 800ae80:	2400      	movs	r4, #0
 800ae82:	e726      	b.n	800acd2 <_dtoa_r+0x632>
 800ae84:	9a04      	ldr	r2, [sp, #16]
 800ae86:	eba2 060a 	sub.w	r6, r2, sl
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	e721      	b.n	800acd2 <_dtoa_r+0x632>
 800ae8e:	9e04      	ldr	r6, [sp, #16]
 800ae90:	9d08      	ldr	r5, [sp, #32]
 800ae92:	461c      	mov	r4, r3
 800ae94:	e72a      	b.n	800acec <_dtoa_r+0x64c>
 800ae96:	9a01      	ldr	r2, [sp, #4]
 800ae98:	9205      	str	r2, [sp, #20]
 800ae9a:	e752      	b.n	800ad42 <_dtoa_r+0x6a2>
 800ae9c:	9901      	ldr	r1, [sp, #4]
 800ae9e:	461a      	mov	r2, r3
 800aea0:	e751      	b.n	800ad46 <_dtoa_r+0x6a6>
 800aea2:	9b05      	ldr	r3, [sp, #20]
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	e752      	b.n	800ad4e <_dtoa_r+0x6ae>
 800aea8:	2300      	movs	r3, #0
 800aeaa:	e77b      	b.n	800ada4 <_dtoa_r+0x704>
 800aeac:	9b02      	ldr	r3, [sp, #8]
 800aeae:	e779      	b.n	800ada4 <_dtoa_r+0x704>
 800aeb0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800aeb2:	e778      	b.n	800ada6 <_dtoa_r+0x706>
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aeb8:	e779      	b.n	800adae <_dtoa_r+0x70e>
 800aeba:	d093      	beq.n	800ade4 <_dtoa_r+0x744>
 800aebc:	9b04      	ldr	r3, [sp, #16]
 800aebe:	321c      	adds	r2, #28
 800aec0:	4413      	add	r3, r2
 800aec2:	9304      	str	r3, [sp, #16]
 800aec4:	9b06      	ldr	r3, [sp, #24]
 800aec6:	4416      	add	r6, r2
 800aec8:	4413      	add	r3, r2
 800aeca:	e78a      	b.n	800ade2 <_dtoa_r+0x742>
 800aecc:	4602      	mov	r2, r0
 800aece:	e7f5      	b.n	800aebc <_dtoa_r+0x81c>
 800aed0:	f1ba 0f00 	cmp.w	sl, #0
 800aed4:	f8cd 8014 	str.w	r8, [sp, #20]
 800aed8:	46d3      	mov	fp, sl
 800aeda:	dc21      	bgt.n	800af20 <_dtoa_r+0x880>
 800aedc:	9b07      	ldr	r3, [sp, #28]
 800aede:	2b02      	cmp	r3, #2
 800aee0:	dd1e      	ble.n	800af20 <_dtoa_r+0x880>
 800aee2:	f1bb 0f00 	cmp.w	fp, #0
 800aee6:	f47f addc 	bne.w	800aaa2 <_dtoa_r+0x402>
 800aeea:	4621      	mov	r1, r4
 800aeec:	465b      	mov	r3, fp
 800aeee:	2205      	movs	r2, #5
 800aef0:	4648      	mov	r0, r9
 800aef2:	f000 fa95 	bl	800b420 <__multadd>
 800aef6:	4601      	mov	r1, r0
 800aef8:	4604      	mov	r4, r0
 800aefa:	9801      	ldr	r0, [sp, #4]
 800aefc:	f000 fca0 	bl	800b840 <__mcmp>
 800af00:	2800      	cmp	r0, #0
 800af02:	f77f adce 	ble.w	800aaa2 <_dtoa_r+0x402>
 800af06:	463e      	mov	r6, r7
 800af08:	2331      	movs	r3, #49	@ 0x31
 800af0a:	f806 3b01 	strb.w	r3, [r6], #1
 800af0e:	9b05      	ldr	r3, [sp, #20]
 800af10:	3301      	adds	r3, #1
 800af12:	9305      	str	r3, [sp, #20]
 800af14:	e5c9      	b.n	800aaaa <_dtoa_r+0x40a>
 800af16:	f8cd 8014 	str.w	r8, [sp, #20]
 800af1a:	4654      	mov	r4, sl
 800af1c:	4625      	mov	r5, r4
 800af1e:	e7f2      	b.n	800af06 <_dtoa_r+0x866>
 800af20:	9b08      	ldr	r3, [sp, #32]
 800af22:	2b00      	cmp	r3, #0
 800af24:	f000 8102 	beq.w	800b12c <_dtoa_r+0xa8c>
 800af28:	2e00      	cmp	r6, #0
 800af2a:	dd05      	ble.n	800af38 <_dtoa_r+0x898>
 800af2c:	4629      	mov	r1, r5
 800af2e:	4632      	mov	r2, r6
 800af30:	4648      	mov	r0, r9
 800af32:	f000 fc19 	bl	800b768 <__lshift>
 800af36:	4605      	mov	r5, r0
 800af38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d058      	beq.n	800aff0 <_dtoa_r+0x950>
 800af3e:	6869      	ldr	r1, [r5, #4]
 800af40:	4648      	mov	r0, r9
 800af42:	f000 fa0b 	bl	800b35c <_Balloc>
 800af46:	4606      	mov	r6, r0
 800af48:	b928      	cbnz	r0, 800af56 <_dtoa_r+0x8b6>
 800af4a:	4b82      	ldr	r3, [pc, #520]	@ (800b154 <_dtoa_r+0xab4>)
 800af4c:	4602      	mov	r2, r0
 800af4e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800af52:	f7ff bbbe 	b.w	800a6d2 <_dtoa_r+0x32>
 800af56:	692a      	ldr	r2, [r5, #16]
 800af58:	3202      	adds	r2, #2
 800af5a:	0092      	lsls	r2, r2, #2
 800af5c:	f105 010c 	add.w	r1, r5, #12
 800af60:	300c      	adds	r0, #12
 800af62:	f000 fff7 	bl	800bf54 <memcpy>
 800af66:	2201      	movs	r2, #1
 800af68:	4631      	mov	r1, r6
 800af6a:	4648      	mov	r0, r9
 800af6c:	f000 fbfc 	bl	800b768 <__lshift>
 800af70:	1c7b      	adds	r3, r7, #1
 800af72:	9304      	str	r3, [sp, #16]
 800af74:	eb07 030b 	add.w	r3, r7, fp
 800af78:	9309      	str	r3, [sp, #36]	@ 0x24
 800af7a:	9b02      	ldr	r3, [sp, #8]
 800af7c:	f003 0301 	and.w	r3, r3, #1
 800af80:	46a8      	mov	r8, r5
 800af82:	9308      	str	r3, [sp, #32]
 800af84:	4605      	mov	r5, r0
 800af86:	9b04      	ldr	r3, [sp, #16]
 800af88:	9801      	ldr	r0, [sp, #4]
 800af8a:	4621      	mov	r1, r4
 800af8c:	f103 3bff 	add.w	fp, r3, #4294967295
 800af90:	f7ff fafd 	bl	800a58e <quorem>
 800af94:	4641      	mov	r1, r8
 800af96:	9002      	str	r0, [sp, #8]
 800af98:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800af9c:	9801      	ldr	r0, [sp, #4]
 800af9e:	f000 fc4f 	bl	800b840 <__mcmp>
 800afa2:	462a      	mov	r2, r5
 800afa4:	9006      	str	r0, [sp, #24]
 800afa6:	4621      	mov	r1, r4
 800afa8:	4648      	mov	r0, r9
 800afaa:	f000 fc65 	bl	800b878 <__mdiff>
 800afae:	68c2      	ldr	r2, [r0, #12]
 800afb0:	4606      	mov	r6, r0
 800afb2:	b9fa      	cbnz	r2, 800aff4 <_dtoa_r+0x954>
 800afb4:	4601      	mov	r1, r0
 800afb6:	9801      	ldr	r0, [sp, #4]
 800afb8:	f000 fc42 	bl	800b840 <__mcmp>
 800afbc:	4602      	mov	r2, r0
 800afbe:	4631      	mov	r1, r6
 800afc0:	4648      	mov	r0, r9
 800afc2:	920a      	str	r2, [sp, #40]	@ 0x28
 800afc4:	f000 fa0a 	bl	800b3dc <_Bfree>
 800afc8:	9b07      	ldr	r3, [sp, #28]
 800afca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800afcc:	9e04      	ldr	r6, [sp, #16]
 800afce:	ea42 0103 	orr.w	r1, r2, r3
 800afd2:	9b08      	ldr	r3, [sp, #32]
 800afd4:	4319      	orrs	r1, r3
 800afd6:	d10f      	bne.n	800aff8 <_dtoa_r+0x958>
 800afd8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800afdc:	d028      	beq.n	800b030 <_dtoa_r+0x990>
 800afde:	9b06      	ldr	r3, [sp, #24]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	dd02      	ble.n	800afea <_dtoa_r+0x94a>
 800afe4:	9b02      	ldr	r3, [sp, #8]
 800afe6:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800afea:	f88b a000 	strb.w	sl, [fp]
 800afee:	e55e      	b.n	800aaae <_dtoa_r+0x40e>
 800aff0:	4628      	mov	r0, r5
 800aff2:	e7bd      	b.n	800af70 <_dtoa_r+0x8d0>
 800aff4:	2201      	movs	r2, #1
 800aff6:	e7e2      	b.n	800afbe <_dtoa_r+0x91e>
 800aff8:	9b06      	ldr	r3, [sp, #24]
 800affa:	2b00      	cmp	r3, #0
 800affc:	db04      	blt.n	800b008 <_dtoa_r+0x968>
 800affe:	9907      	ldr	r1, [sp, #28]
 800b000:	430b      	orrs	r3, r1
 800b002:	9908      	ldr	r1, [sp, #32]
 800b004:	430b      	orrs	r3, r1
 800b006:	d120      	bne.n	800b04a <_dtoa_r+0x9aa>
 800b008:	2a00      	cmp	r2, #0
 800b00a:	ddee      	ble.n	800afea <_dtoa_r+0x94a>
 800b00c:	9901      	ldr	r1, [sp, #4]
 800b00e:	2201      	movs	r2, #1
 800b010:	4648      	mov	r0, r9
 800b012:	f000 fba9 	bl	800b768 <__lshift>
 800b016:	4621      	mov	r1, r4
 800b018:	9001      	str	r0, [sp, #4]
 800b01a:	f000 fc11 	bl	800b840 <__mcmp>
 800b01e:	2800      	cmp	r0, #0
 800b020:	dc03      	bgt.n	800b02a <_dtoa_r+0x98a>
 800b022:	d1e2      	bne.n	800afea <_dtoa_r+0x94a>
 800b024:	f01a 0f01 	tst.w	sl, #1
 800b028:	d0df      	beq.n	800afea <_dtoa_r+0x94a>
 800b02a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b02e:	d1d9      	bne.n	800afe4 <_dtoa_r+0x944>
 800b030:	2339      	movs	r3, #57	@ 0x39
 800b032:	f88b 3000 	strb.w	r3, [fp]
 800b036:	4633      	mov	r3, r6
 800b038:	461e      	mov	r6, r3
 800b03a:	3b01      	subs	r3, #1
 800b03c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b040:	2a39      	cmp	r2, #57	@ 0x39
 800b042:	d052      	beq.n	800b0ea <_dtoa_r+0xa4a>
 800b044:	3201      	adds	r2, #1
 800b046:	701a      	strb	r2, [r3, #0]
 800b048:	e531      	b.n	800aaae <_dtoa_r+0x40e>
 800b04a:	2a00      	cmp	r2, #0
 800b04c:	dd07      	ble.n	800b05e <_dtoa_r+0x9be>
 800b04e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800b052:	d0ed      	beq.n	800b030 <_dtoa_r+0x990>
 800b054:	f10a 0301 	add.w	r3, sl, #1
 800b058:	f88b 3000 	strb.w	r3, [fp]
 800b05c:	e527      	b.n	800aaae <_dtoa_r+0x40e>
 800b05e:	9b04      	ldr	r3, [sp, #16]
 800b060:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b062:	f803 ac01 	strb.w	sl, [r3, #-1]
 800b066:	4293      	cmp	r3, r2
 800b068:	d029      	beq.n	800b0be <_dtoa_r+0xa1e>
 800b06a:	9901      	ldr	r1, [sp, #4]
 800b06c:	2300      	movs	r3, #0
 800b06e:	220a      	movs	r2, #10
 800b070:	4648      	mov	r0, r9
 800b072:	f000 f9d5 	bl	800b420 <__multadd>
 800b076:	45a8      	cmp	r8, r5
 800b078:	9001      	str	r0, [sp, #4]
 800b07a:	f04f 0300 	mov.w	r3, #0
 800b07e:	f04f 020a 	mov.w	r2, #10
 800b082:	4641      	mov	r1, r8
 800b084:	4648      	mov	r0, r9
 800b086:	d107      	bne.n	800b098 <_dtoa_r+0x9f8>
 800b088:	f000 f9ca 	bl	800b420 <__multadd>
 800b08c:	4680      	mov	r8, r0
 800b08e:	4605      	mov	r5, r0
 800b090:	9b04      	ldr	r3, [sp, #16]
 800b092:	3301      	adds	r3, #1
 800b094:	9304      	str	r3, [sp, #16]
 800b096:	e776      	b.n	800af86 <_dtoa_r+0x8e6>
 800b098:	f000 f9c2 	bl	800b420 <__multadd>
 800b09c:	4629      	mov	r1, r5
 800b09e:	4680      	mov	r8, r0
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	220a      	movs	r2, #10
 800b0a4:	4648      	mov	r0, r9
 800b0a6:	f000 f9bb 	bl	800b420 <__multadd>
 800b0aa:	4605      	mov	r5, r0
 800b0ac:	e7f0      	b.n	800b090 <_dtoa_r+0x9f0>
 800b0ae:	f1bb 0f00 	cmp.w	fp, #0
 800b0b2:	bfcc      	ite	gt
 800b0b4:	465e      	movgt	r6, fp
 800b0b6:	2601      	movle	r6, #1
 800b0b8:	443e      	add	r6, r7
 800b0ba:	f04f 0800 	mov.w	r8, #0
 800b0be:	9901      	ldr	r1, [sp, #4]
 800b0c0:	2201      	movs	r2, #1
 800b0c2:	4648      	mov	r0, r9
 800b0c4:	f000 fb50 	bl	800b768 <__lshift>
 800b0c8:	4621      	mov	r1, r4
 800b0ca:	9001      	str	r0, [sp, #4]
 800b0cc:	f000 fbb8 	bl	800b840 <__mcmp>
 800b0d0:	2800      	cmp	r0, #0
 800b0d2:	dcb0      	bgt.n	800b036 <_dtoa_r+0x996>
 800b0d4:	d102      	bne.n	800b0dc <_dtoa_r+0xa3c>
 800b0d6:	f01a 0f01 	tst.w	sl, #1
 800b0da:	d1ac      	bne.n	800b036 <_dtoa_r+0x996>
 800b0dc:	4633      	mov	r3, r6
 800b0de:	461e      	mov	r6, r3
 800b0e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0e4:	2a30      	cmp	r2, #48	@ 0x30
 800b0e6:	d0fa      	beq.n	800b0de <_dtoa_r+0xa3e>
 800b0e8:	e4e1      	b.n	800aaae <_dtoa_r+0x40e>
 800b0ea:	429f      	cmp	r7, r3
 800b0ec:	d1a4      	bne.n	800b038 <_dtoa_r+0x998>
 800b0ee:	9b05      	ldr	r3, [sp, #20]
 800b0f0:	3301      	adds	r3, #1
 800b0f2:	9305      	str	r3, [sp, #20]
 800b0f4:	2331      	movs	r3, #49	@ 0x31
 800b0f6:	703b      	strb	r3, [r7, #0]
 800b0f8:	e4d9      	b.n	800aaae <_dtoa_r+0x40e>
 800b0fa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b0fc:	4f16      	ldr	r7, [pc, #88]	@ (800b158 <_dtoa_r+0xab8>)
 800b0fe:	b11b      	cbz	r3, 800b108 <_dtoa_r+0xa68>
 800b100:	f107 0308 	add.w	r3, r7, #8
 800b104:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800b106:	6013      	str	r3, [r2, #0]
 800b108:	4638      	mov	r0, r7
 800b10a:	b011      	add	sp, #68	@ 0x44
 800b10c:	ecbd 8b02 	vpop	{d8}
 800b110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b114:	9b07      	ldr	r3, [sp, #28]
 800b116:	2b01      	cmp	r3, #1
 800b118:	f77f ae2c 	ble.w	800ad74 <_dtoa_r+0x6d4>
 800b11c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b11e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b120:	2001      	movs	r0, #1
 800b122:	e64c      	b.n	800adbe <_dtoa_r+0x71e>
 800b124:	f1bb 0f00 	cmp.w	fp, #0
 800b128:	f77f aed8 	ble.w	800aedc <_dtoa_r+0x83c>
 800b12c:	463e      	mov	r6, r7
 800b12e:	9801      	ldr	r0, [sp, #4]
 800b130:	4621      	mov	r1, r4
 800b132:	f7ff fa2c 	bl	800a58e <quorem>
 800b136:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800b13a:	f806 ab01 	strb.w	sl, [r6], #1
 800b13e:	1bf2      	subs	r2, r6, r7
 800b140:	4593      	cmp	fp, r2
 800b142:	ddb4      	ble.n	800b0ae <_dtoa_r+0xa0e>
 800b144:	9901      	ldr	r1, [sp, #4]
 800b146:	2300      	movs	r3, #0
 800b148:	220a      	movs	r2, #10
 800b14a:	4648      	mov	r0, r9
 800b14c:	f000 f968 	bl	800b420 <__multadd>
 800b150:	9001      	str	r0, [sp, #4]
 800b152:	e7ec      	b.n	800b12e <_dtoa_r+0xa8e>
 800b154:	0800c248 	.word	0x0800c248
 800b158:	0800c1cc 	.word	0x0800c1cc

0800b15c <_free_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	4605      	mov	r5, r0
 800b160:	2900      	cmp	r1, #0
 800b162:	d041      	beq.n	800b1e8 <_free_r+0x8c>
 800b164:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b168:	1f0c      	subs	r4, r1, #4
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	bfb8      	it	lt
 800b16e:	18e4      	addlt	r4, r4, r3
 800b170:	f000 f8e8 	bl	800b344 <__malloc_lock>
 800b174:	4a1d      	ldr	r2, [pc, #116]	@ (800b1ec <_free_r+0x90>)
 800b176:	6813      	ldr	r3, [r2, #0]
 800b178:	b933      	cbnz	r3, 800b188 <_free_r+0x2c>
 800b17a:	6063      	str	r3, [r4, #4]
 800b17c:	6014      	str	r4, [r2, #0]
 800b17e:	4628      	mov	r0, r5
 800b180:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b184:	f000 b8e4 	b.w	800b350 <__malloc_unlock>
 800b188:	42a3      	cmp	r3, r4
 800b18a:	d908      	bls.n	800b19e <_free_r+0x42>
 800b18c:	6820      	ldr	r0, [r4, #0]
 800b18e:	1821      	adds	r1, r4, r0
 800b190:	428b      	cmp	r3, r1
 800b192:	bf01      	itttt	eq
 800b194:	6819      	ldreq	r1, [r3, #0]
 800b196:	685b      	ldreq	r3, [r3, #4]
 800b198:	1809      	addeq	r1, r1, r0
 800b19a:	6021      	streq	r1, [r4, #0]
 800b19c:	e7ed      	b.n	800b17a <_free_r+0x1e>
 800b19e:	461a      	mov	r2, r3
 800b1a0:	685b      	ldr	r3, [r3, #4]
 800b1a2:	b10b      	cbz	r3, 800b1a8 <_free_r+0x4c>
 800b1a4:	42a3      	cmp	r3, r4
 800b1a6:	d9fa      	bls.n	800b19e <_free_r+0x42>
 800b1a8:	6811      	ldr	r1, [r2, #0]
 800b1aa:	1850      	adds	r0, r2, r1
 800b1ac:	42a0      	cmp	r0, r4
 800b1ae:	d10b      	bne.n	800b1c8 <_free_r+0x6c>
 800b1b0:	6820      	ldr	r0, [r4, #0]
 800b1b2:	4401      	add	r1, r0
 800b1b4:	1850      	adds	r0, r2, r1
 800b1b6:	4283      	cmp	r3, r0
 800b1b8:	6011      	str	r1, [r2, #0]
 800b1ba:	d1e0      	bne.n	800b17e <_free_r+0x22>
 800b1bc:	6818      	ldr	r0, [r3, #0]
 800b1be:	685b      	ldr	r3, [r3, #4]
 800b1c0:	6053      	str	r3, [r2, #4]
 800b1c2:	4408      	add	r0, r1
 800b1c4:	6010      	str	r0, [r2, #0]
 800b1c6:	e7da      	b.n	800b17e <_free_r+0x22>
 800b1c8:	d902      	bls.n	800b1d0 <_free_r+0x74>
 800b1ca:	230c      	movs	r3, #12
 800b1cc:	602b      	str	r3, [r5, #0]
 800b1ce:	e7d6      	b.n	800b17e <_free_r+0x22>
 800b1d0:	6820      	ldr	r0, [r4, #0]
 800b1d2:	1821      	adds	r1, r4, r0
 800b1d4:	428b      	cmp	r3, r1
 800b1d6:	bf04      	itt	eq
 800b1d8:	6819      	ldreq	r1, [r3, #0]
 800b1da:	685b      	ldreq	r3, [r3, #4]
 800b1dc:	6063      	str	r3, [r4, #4]
 800b1de:	bf04      	itt	eq
 800b1e0:	1809      	addeq	r1, r1, r0
 800b1e2:	6021      	streq	r1, [r4, #0]
 800b1e4:	6054      	str	r4, [r2, #4]
 800b1e6:	e7ca      	b.n	800b17e <_free_r+0x22>
 800b1e8:	bd38      	pop	{r3, r4, r5, pc}
 800b1ea:	bf00      	nop
 800b1ec:	24000468 	.word	0x24000468

0800b1f0 <malloc>:
 800b1f0:	4b02      	ldr	r3, [pc, #8]	@ (800b1fc <malloc+0xc>)
 800b1f2:	4601      	mov	r1, r0
 800b1f4:	6818      	ldr	r0, [r3, #0]
 800b1f6:	f000 b825 	b.w	800b244 <_malloc_r>
 800b1fa:	bf00      	nop
 800b1fc:	24000020 	.word	0x24000020

0800b200 <sbrk_aligned>:
 800b200:	b570      	push	{r4, r5, r6, lr}
 800b202:	4e0f      	ldr	r6, [pc, #60]	@ (800b240 <sbrk_aligned+0x40>)
 800b204:	460c      	mov	r4, r1
 800b206:	6831      	ldr	r1, [r6, #0]
 800b208:	4605      	mov	r5, r0
 800b20a:	b911      	cbnz	r1, 800b212 <sbrk_aligned+0x12>
 800b20c:	f000 fe92 	bl	800bf34 <_sbrk_r>
 800b210:	6030      	str	r0, [r6, #0]
 800b212:	4621      	mov	r1, r4
 800b214:	4628      	mov	r0, r5
 800b216:	f000 fe8d 	bl	800bf34 <_sbrk_r>
 800b21a:	1c43      	adds	r3, r0, #1
 800b21c:	d103      	bne.n	800b226 <sbrk_aligned+0x26>
 800b21e:	f04f 34ff 	mov.w	r4, #4294967295
 800b222:	4620      	mov	r0, r4
 800b224:	bd70      	pop	{r4, r5, r6, pc}
 800b226:	1cc4      	adds	r4, r0, #3
 800b228:	f024 0403 	bic.w	r4, r4, #3
 800b22c:	42a0      	cmp	r0, r4
 800b22e:	d0f8      	beq.n	800b222 <sbrk_aligned+0x22>
 800b230:	1a21      	subs	r1, r4, r0
 800b232:	4628      	mov	r0, r5
 800b234:	f000 fe7e 	bl	800bf34 <_sbrk_r>
 800b238:	3001      	adds	r0, #1
 800b23a:	d1f2      	bne.n	800b222 <sbrk_aligned+0x22>
 800b23c:	e7ef      	b.n	800b21e <sbrk_aligned+0x1e>
 800b23e:	bf00      	nop
 800b240:	24000464 	.word	0x24000464

0800b244 <_malloc_r>:
 800b244:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b248:	1ccd      	adds	r5, r1, #3
 800b24a:	f025 0503 	bic.w	r5, r5, #3
 800b24e:	3508      	adds	r5, #8
 800b250:	2d0c      	cmp	r5, #12
 800b252:	bf38      	it	cc
 800b254:	250c      	movcc	r5, #12
 800b256:	2d00      	cmp	r5, #0
 800b258:	4606      	mov	r6, r0
 800b25a:	db01      	blt.n	800b260 <_malloc_r+0x1c>
 800b25c:	42a9      	cmp	r1, r5
 800b25e:	d904      	bls.n	800b26a <_malloc_r+0x26>
 800b260:	230c      	movs	r3, #12
 800b262:	6033      	str	r3, [r6, #0]
 800b264:	2000      	movs	r0, #0
 800b266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b26a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b340 <_malloc_r+0xfc>
 800b26e:	f000 f869 	bl	800b344 <__malloc_lock>
 800b272:	f8d8 3000 	ldr.w	r3, [r8]
 800b276:	461c      	mov	r4, r3
 800b278:	bb44      	cbnz	r4, 800b2cc <_malloc_r+0x88>
 800b27a:	4629      	mov	r1, r5
 800b27c:	4630      	mov	r0, r6
 800b27e:	f7ff ffbf 	bl	800b200 <sbrk_aligned>
 800b282:	1c43      	adds	r3, r0, #1
 800b284:	4604      	mov	r4, r0
 800b286:	d158      	bne.n	800b33a <_malloc_r+0xf6>
 800b288:	f8d8 4000 	ldr.w	r4, [r8]
 800b28c:	4627      	mov	r7, r4
 800b28e:	2f00      	cmp	r7, #0
 800b290:	d143      	bne.n	800b31a <_malloc_r+0xd6>
 800b292:	2c00      	cmp	r4, #0
 800b294:	d04b      	beq.n	800b32e <_malloc_r+0xea>
 800b296:	6823      	ldr	r3, [r4, #0]
 800b298:	4639      	mov	r1, r7
 800b29a:	4630      	mov	r0, r6
 800b29c:	eb04 0903 	add.w	r9, r4, r3
 800b2a0:	f000 fe48 	bl	800bf34 <_sbrk_r>
 800b2a4:	4581      	cmp	r9, r0
 800b2a6:	d142      	bne.n	800b32e <_malloc_r+0xea>
 800b2a8:	6821      	ldr	r1, [r4, #0]
 800b2aa:	1a6d      	subs	r5, r5, r1
 800b2ac:	4629      	mov	r1, r5
 800b2ae:	4630      	mov	r0, r6
 800b2b0:	f7ff ffa6 	bl	800b200 <sbrk_aligned>
 800b2b4:	3001      	adds	r0, #1
 800b2b6:	d03a      	beq.n	800b32e <_malloc_r+0xea>
 800b2b8:	6823      	ldr	r3, [r4, #0]
 800b2ba:	442b      	add	r3, r5
 800b2bc:	6023      	str	r3, [r4, #0]
 800b2be:	f8d8 3000 	ldr.w	r3, [r8]
 800b2c2:	685a      	ldr	r2, [r3, #4]
 800b2c4:	bb62      	cbnz	r2, 800b320 <_malloc_r+0xdc>
 800b2c6:	f8c8 7000 	str.w	r7, [r8]
 800b2ca:	e00f      	b.n	800b2ec <_malloc_r+0xa8>
 800b2cc:	6822      	ldr	r2, [r4, #0]
 800b2ce:	1b52      	subs	r2, r2, r5
 800b2d0:	d420      	bmi.n	800b314 <_malloc_r+0xd0>
 800b2d2:	2a0b      	cmp	r2, #11
 800b2d4:	d917      	bls.n	800b306 <_malloc_r+0xc2>
 800b2d6:	1961      	adds	r1, r4, r5
 800b2d8:	42a3      	cmp	r3, r4
 800b2da:	6025      	str	r5, [r4, #0]
 800b2dc:	bf18      	it	ne
 800b2de:	6059      	strne	r1, [r3, #4]
 800b2e0:	6863      	ldr	r3, [r4, #4]
 800b2e2:	bf08      	it	eq
 800b2e4:	f8c8 1000 	streq.w	r1, [r8]
 800b2e8:	5162      	str	r2, [r4, r5]
 800b2ea:	604b      	str	r3, [r1, #4]
 800b2ec:	4630      	mov	r0, r6
 800b2ee:	f000 f82f 	bl	800b350 <__malloc_unlock>
 800b2f2:	f104 000b 	add.w	r0, r4, #11
 800b2f6:	1d23      	adds	r3, r4, #4
 800b2f8:	f020 0007 	bic.w	r0, r0, #7
 800b2fc:	1ac2      	subs	r2, r0, r3
 800b2fe:	bf1c      	itt	ne
 800b300:	1a1b      	subne	r3, r3, r0
 800b302:	50a3      	strne	r3, [r4, r2]
 800b304:	e7af      	b.n	800b266 <_malloc_r+0x22>
 800b306:	6862      	ldr	r2, [r4, #4]
 800b308:	42a3      	cmp	r3, r4
 800b30a:	bf0c      	ite	eq
 800b30c:	f8c8 2000 	streq.w	r2, [r8]
 800b310:	605a      	strne	r2, [r3, #4]
 800b312:	e7eb      	b.n	800b2ec <_malloc_r+0xa8>
 800b314:	4623      	mov	r3, r4
 800b316:	6864      	ldr	r4, [r4, #4]
 800b318:	e7ae      	b.n	800b278 <_malloc_r+0x34>
 800b31a:	463c      	mov	r4, r7
 800b31c:	687f      	ldr	r7, [r7, #4]
 800b31e:	e7b6      	b.n	800b28e <_malloc_r+0x4a>
 800b320:	461a      	mov	r2, r3
 800b322:	685b      	ldr	r3, [r3, #4]
 800b324:	42a3      	cmp	r3, r4
 800b326:	d1fb      	bne.n	800b320 <_malloc_r+0xdc>
 800b328:	2300      	movs	r3, #0
 800b32a:	6053      	str	r3, [r2, #4]
 800b32c:	e7de      	b.n	800b2ec <_malloc_r+0xa8>
 800b32e:	230c      	movs	r3, #12
 800b330:	6033      	str	r3, [r6, #0]
 800b332:	4630      	mov	r0, r6
 800b334:	f000 f80c 	bl	800b350 <__malloc_unlock>
 800b338:	e794      	b.n	800b264 <_malloc_r+0x20>
 800b33a:	6005      	str	r5, [r0, #0]
 800b33c:	e7d6      	b.n	800b2ec <_malloc_r+0xa8>
 800b33e:	bf00      	nop
 800b340:	24000468 	.word	0x24000468

0800b344 <__malloc_lock>:
 800b344:	4801      	ldr	r0, [pc, #4]	@ (800b34c <__malloc_lock+0x8>)
 800b346:	f7ff b920 	b.w	800a58a <__retarget_lock_acquire_recursive>
 800b34a:	bf00      	nop
 800b34c:	24000460 	.word	0x24000460

0800b350 <__malloc_unlock>:
 800b350:	4801      	ldr	r0, [pc, #4]	@ (800b358 <__malloc_unlock+0x8>)
 800b352:	f7ff b91b 	b.w	800a58c <__retarget_lock_release_recursive>
 800b356:	bf00      	nop
 800b358:	24000460 	.word	0x24000460

0800b35c <_Balloc>:
 800b35c:	b570      	push	{r4, r5, r6, lr}
 800b35e:	69c6      	ldr	r6, [r0, #28]
 800b360:	4604      	mov	r4, r0
 800b362:	460d      	mov	r5, r1
 800b364:	b976      	cbnz	r6, 800b384 <_Balloc+0x28>
 800b366:	2010      	movs	r0, #16
 800b368:	f7ff ff42 	bl	800b1f0 <malloc>
 800b36c:	4602      	mov	r2, r0
 800b36e:	61e0      	str	r0, [r4, #28]
 800b370:	b920      	cbnz	r0, 800b37c <_Balloc+0x20>
 800b372:	4b18      	ldr	r3, [pc, #96]	@ (800b3d4 <_Balloc+0x78>)
 800b374:	4818      	ldr	r0, [pc, #96]	@ (800b3d8 <_Balloc+0x7c>)
 800b376:	216b      	movs	r1, #107	@ 0x6b
 800b378:	f000 fdfa 	bl	800bf70 <__assert_func>
 800b37c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b380:	6006      	str	r6, [r0, #0]
 800b382:	60c6      	str	r6, [r0, #12]
 800b384:	69e6      	ldr	r6, [r4, #28]
 800b386:	68f3      	ldr	r3, [r6, #12]
 800b388:	b183      	cbz	r3, 800b3ac <_Balloc+0x50>
 800b38a:	69e3      	ldr	r3, [r4, #28]
 800b38c:	68db      	ldr	r3, [r3, #12]
 800b38e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b392:	b9b8      	cbnz	r0, 800b3c4 <_Balloc+0x68>
 800b394:	2101      	movs	r1, #1
 800b396:	fa01 f605 	lsl.w	r6, r1, r5
 800b39a:	1d72      	adds	r2, r6, #5
 800b39c:	0092      	lsls	r2, r2, #2
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 fe04 	bl	800bfac <_calloc_r>
 800b3a4:	b160      	cbz	r0, 800b3c0 <_Balloc+0x64>
 800b3a6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b3aa:	e00e      	b.n	800b3ca <_Balloc+0x6e>
 800b3ac:	2221      	movs	r2, #33	@ 0x21
 800b3ae:	2104      	movs	r1, #4
 800b3b0:	4620      	mov	r0, r4
 800b3b2:	f000 fdfb 	bl	800bfac <_calloc_r>
 800b3b6:	69e3      	ldr	r3, [r4, #28]
 800b3b8:	60f0      	str	r0, [r6, #12]
 800b3ba:	68db      	ldr	r3, [r3, #12]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d1e4      	bne.n	800b38a <_Balloc+0x2e>
 800b3c0:	2000      	movs	r0, #0
 800b3c2:	bd70      	pop	{r4, r5, r6, pc}
 800b3c4:	6802      	ldr	r2, [r0, #0]
 800b3c6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b3d0:	e7f7      	b.n	800b3c2 <_Balloc+0x66>
 800b3d2:	bf00      	nop
 800b3d4:	0800c1d9 	.word	0x0800c1d9
 800b3d8:	0800c259 	.word	0x0800c259

0800b3dc <_Bfree>:
 800b3dc:	b570      	push	{r4, r5, r6, lr}
 800b3de:	69c6      	ldr	r6, [r0, #28]
 800b3e0:	4605      	mov	r5, r0
 800b3e2:	460c      	mov	r4, r1
 800b3e4:	b976      	cbnz	r6, 800b404 <_Bfree+0x28>
 800b3e6:	2010      	movs	r0, #16
 800b3e8:	f7ff ff02 	bl	800b1f0 <malloc>
 800b3ec:	4602      	mov	r2, r0
 800b3ee:	61e8      	str	r0, [r5, #28]
 800b3f0:	b920      	cbnz	r0, 800b3fc <_Bfree+0x20>
 800b3f2:	4b09      	ldr	r3, [pc, #36]	@ (800b418 <_Bfree+0x3c>)
 800b3f4:	4809      	ldr	r0, [pc, #36]	@ (800b41c <_Bfree+0x40>)
 800b3f6:	218f      	movs	r1, #143	@ 0x8f
 800b3f8:	f000 fdba 	bl	800bf70 <__assert_func>
 800b3fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b400:	6006      	str	r6, [r0, #0]
 800b402:	60c6      	str	r6, [r0, #12]
 800b404:	b13c      	cbz	r4, 800b416 <_Bfree+0x3a>
 800b406:	69eb      	ldr	r3, [r5, #28]
 800b408:	6862      	ldr	r2, [r4, #4]
 800b40a:	68db      	ldr	r3, [r3, #12]
 800b40c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b410:	6021      	str	r1, [r4, #0]
 800b412:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b416:	bd70      	pop	{r4, r5, r6, pc}
 800b418:	0800c1d9 	.word	0x0800c1d9
 800b41c:	0800c259 	.word	0x0800c259

0800b420 <__multadd>:
 800b420:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b424:	690d      	ldr	r5, [r1, #16]
 800b426:	4607      	mov	r7, r0
 800b428:	460c      	mov	r4, r1
 800b42a:	461e      	mov	r6, r3
 800b42c:	f101 0c14 	add.w	ip, r1, #20
 800b430:	2000      	movs	r0, #0
 800b432:	f8dc 3000 	ldr.w	r3, [ip]
 800b436:	b299      	uxth	r1, r3
 800b438:	fb02 6101 	mla	r1, r2, r1, r6
 800b43c:	0c1e      	lsrs	r6, r3, #16
 800b43e:	0c0b      	lsrs	r3, r1, #16
 800b440:	fb02 3306 	mla	r3, r2, r6, r3
 800b444:	b289      	uxth	r1, r1
 800b446:	3001      	adds	r0, #1
 800b448:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b44c:	4285      	cmp	r5, r0
 800b44e:	f84c 1b04 	str.w	r1, [ip], #4
 800b452:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b456:	dcec      	bgt.n	800b432 <__multadd+0x12>
 800b458:	b30e      	cbz	r6, 800b49e <__multadd+0x7e>
 800b45a:	68a3      	ldr	r3, [r4, #8]
 800b45c:	42ab      	cmp	r3, r5
 800b45e:	dc19      	bgt.n	800b494 <__multadd+0x74>
 800b460:	6861      	ldr	r1, [r4, #4]
 800b462:	4638      	mov	r0, r7
 800b464:	3101      	adds	r1, #1
 800b466:	f7ff ff79 	bl	800b35c <_Balloc>
 800b46a:	4680      	mov	r8, r0
 800b46c:	b928      	cbnz	r0, 800b47a <__multadd+0x5a>
 800b46e:	4602      	mov	r2, r0
 800b470:	4b0c      	ldr	r3, [pc, #48]	@ (800b4a4 <__multadd+0x84>)
 800b472:	480d      	ldr	r0, [pc, #52]	@ (800b4a8 <__multadd+0x88>)
 800b474:	21ba      	movs	r1, #186	@ 0xba
 800b476:	f000 fd7b 	bl	800bf70 <__assert_func>
 800b47a:	6922      	ldr	r2, [r4, #16]
 800b47c:	3202      	adds	r2, #2
 800b47e:	f104 010c 	add.w	r1, r4, #12
 800b482:	0092      	lsls	r2, r2, #2
 800b484:	300c      	adds	r0, #12
 800b486:	f000 fd65 	bl	800bf54 <memcpy>
 800b48a:	4621      	mov	r1, r4
 800b48c:	4638      	mov	r0, r7
 800b48e:	f7ff ffa5 	bl	800b3dc <_Bfree>
 800b492:	4644      	mov	r4, r8
 800b494:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b498:	3501      	adds	r5, #1
 800b49a:	615e      	str	r6, [r3, #20]
 800b49c:	6125      	str	r5, [r4, #16]
 800b49e:	4620      	mov	r0, r4
 800b4a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b4a4:	0800c248 	.word	0x0800c248
 800b4a8:	0800c259 	.word	0x0800c259

0800b4ac <__hi0bits>:
 800b4ac:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	bf36      	itet	cc
 800b4b4:	0403      	lslcc	r3, r0, #16
 800b4b6:	2000      	movcs	r0, #0
 800b4b8:	2010      	movcc	r0, #16
 800b4ba:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4be:	bf3c      	itt	cc
 800b4c0:	021b      	lslcc	r3, r3, #8
 800b4c2:	3008      	addcc	r0, #8
 800b4c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b4c8:	bf3c      	itt	cc
 800b4ca:	011b      	lslcc	r3, r3, #4
 800b4cc:	3004      	addcc	r0, #4
 800b4ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b4d2:	bf3c      	itt	cc
 800b4d4:	009b      	lslcc	r3, r3, #2
 800b4d6:	3002      	addcc	r0, #2
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	db05      	blt.n	800b4e8 <__hi0bits+0x3c>
 800b4dc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b4e0:	f100 0001 	add.w	r0, r0, #1
 800b4e4:	bf08      	it	eq
 800b4e6:	2020      	moveq	r0, #32
 800b4e8:	4770      	bx	lr

0800b4ea <__lo0bits>:
 800b4ea:	6803      	ldr	r3, [r0, #0]
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	f013 0007 	ands.w	r0, r3, #7
 800b4f2:	d00b      	beq.n	800b50c <__lo0bits+0x22>
 800b4f4:	07d9      	lsls	r1, r3, #31
 800b4f6:	d421      	bmi.n	800b53c <__lo0bits+0x52>
 800b4f8:	0798      	lsls	r0, r3, #30
 800b4fa:	bf49      	itett	mi
 800b4fc:	085b      	lsrmi	r3, r3, #1
 800b4fe:	089b      	lsrpl	r3, r3, #2
 800b500:	2001      	movmi	r0, #1
 800b502:	6013      	strmi	r3, [r2, #0]
 800b504:	bf5c      	itt	pl
 800b506:	6013      	strpl	r3, [r2, #0]
 800b508:	2002      	movpl	r0, #2
 800b50a:	4770      	bx	lr
 800b50c:	b299      	uxth	r1, r3
 800b50e:	b909      	cbnz	r1, 800b514 <__lo0bits+0x2a>
 800b510:	0c1b      	lsrs	r3, r3, #16
 800b512:	2010      	movs	r0, #16
 800b514:	b2d9      	uxtb	r1, r3
 800b516:	b909      	cbnz	r1, 800b51c <__lo0bits+0x32>
 800b518:	3008      	adds	r0, #8
 800b51a:	0a1b      	lsrs	r3, r3, #8
 800b51c:	0719      	lsls	r1, r3, #28
 800b51e:	bf04      	itt	eq
 800b520:	091b      	lsreq	r3, r3, #4
 800b522:	3004      	addeq	r0, #4
 800b524:	0799      	lsls	r1, r3, #30
 800b526:	bf04      	itt	eq
 800b528:	089b      	lsreq	r3, r3, #2
 800b52a:	3002      	addeq	r0, #2
 800b52c:	07d9      	lsls	r1, r3, #31
 800b52e:	d403      	bmi.n	800b538 <__lo0bits+0x4e>
 800b530:	085b      	lsrs	r3, r3, #1
 800b532:	f100 0001 	add.w	r0, r0, #1
 800b536:	d003      	beq.n	800b540 <__lo0bits+0x56>
 800b538:	6013      	str	r3, [r2, #0]
 800b53a:	4770      	bx	lr
 800b53c:	2000      	movs	r0, #0
 800b53e:	4770      	bx	lr
 800b540:	2020      	movs	r0, #32
 800b542:	4770      	bx	lr

0800b544 <__i2b>:
 800b544:	b510      	push	{r4, lr}
 800b546:	460c      	mov	r4, r1
 800b548:	2101      	movs	r1, #1
 800b54a:	f7ff ff07 	bl	800b35c <_Balloc>
 800b54e:	4602      	mov	r2, r0
 800b550:	b928      	cbnz	r0, 800b55e <__i2b+0x1a>
 800b552:	4b05      	ldr	r3, [pc, #20]	@ (800b568 <__i2b+0x24>)
 800b554:	4805      	ldr	r0, [pc, #20]	@ (800b56c <__i2b+0x28>)
 800b556:	f240 1145 	movw	r1, #325	@ 0x145
 800b55a:	f000 fd09 	bl	800bf70 <__assert_func>
 800b55e:	2301      	movs	r3, #1
 800b560:	6144      	str	r4, [r0, #20]
 800b562:	6103      	str	r3, [r0, #16]
 800b564:	bd10      	pop	{r4, pc}
 800b566:	bf00      	nop
 800b568:	0800c248 	.word	0x0800c248
 800b56c:	0800c259 	.word	0x0800c259

0800b570 <__multiply>:
 800b570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b574:	4617      	mov	r7, r2
 800b576:	690a      	ldr	r2, [r1, #16]
 800b578:	693b      	ldr	r3, [r7, #16]
 800b57a:	429a      	cmp	r2, r3
 800b57c:	bfa8      	it	ge
 800b57e:	463b      	movge	r3, r7
 800b580:	4689      	mov	r9, r1
 800b582:	bfa4      	itt	ge
 800b584:	460f      	movge	r7, r1
 800b586:	4699      	movge	r9, r3
 800b588:	693d      	ldr	r5, [r7, #16]
 800b58a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	6879      	ldr	r1, [r7, #4]
 800b592:	eb05 060a 	add.w	r6, r5, sl
 800b596:	42b3      	cmp	r3, r6
 800b598:	b085      	sub	sp, #20
 800b59a:	bfb8      	it	lt
 800b59c:	3101      	addlt	r1, #1
 800b59e:	f7ff fedd 	bl	800b35c <_Balloc>
 800b5a2:	b930      	cbnz	r0, 800b5b2 <__multiply+0x42>
 800b5a4:	4602      	mov	r2, r0
 800b5a6:	4b41      	ldr	r3, [pc, #260]	@ (800b6ac <__multiply+0x13c>)
 800b5a8:	4841      	ldr	r0, [pc, #260]	@ (800b6b0 <__multiply+0x140>)
 800b5aa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b5ae:	f000 fcdf 	bl	800bf70 <__assert_func>
 800b5b2:	f100 0414 	add.w	r4, r0, #20
 800b5b6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b5ba:	4623      	mov	r3, r4
 800b5bc:	2200      	movs	r2, #0
 800b5be:	4573      	cmp	r3, lr
 800b5c0:	d320      	bcc.n	800b604 <__multiply+0x94>
 800b5c2:	f107 0814 	add.w	r8, r7, #20
 800b5c6:	f109 0114 	add.w	r1, r9, #20
 800b5ca:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b5ce:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b5d2:	9302      	str	r3, [sp, #8]
 800b5d4:	1beb      	subs	r3, r5, r7
 800b5d6:	3b15      	subs	r3, #21
 800b5d8:	f023 0303 	bic.w	r3, r3, #3
 800b5dc:	3304      	adds	r3, #4
 800b5de:	3715      	adds	r7, #21
 800b5e0:	42bd      	cmp	r5, r7
 800b5e2:	bf38      	it	cc
 800b5e4:	2304      	movcc	r3, #4
 800b5e6:	9301      	str	r3, [sp, #4]
 800b5e8:	9b02      	ldr	r3, [sp, #8]
 800b5ea:	9103      	str	r1, [sp, #12]
 800b5ec:	428b      	cmp	r3, r1
 800b5ee:	d80c      	bhi.n	800b60a <__multiply+0x9a>
 800b5f0:	2e00      	cmp	r6, #0
 800b5f2:	dd03      	ble.n	800b5fc <__multiply+0x8c>
 800b5f4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d055      	beq.n	800b6a8 <__multiply+0x138>
 800b5fc:	6106      	str	r6, [r0, #16]
 800b5fe:	b005      	add	sp, #20
 800b600:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b604:	f843 2b04 	str.w	r2, [r3], #4
 800b608:	e7d9      	b.n	800b5be <__multiply+0x4e>
 800b60a:	f8b1 a000 	ldrh.w	sl, [r1]
 800b60e:	f1ba 0f00 	cmp.w	sl, #0
 800b612:	d01f      	beq.n	800b654 <__multiply+0xe4>
 800b614:	46c4      	mov	ip, r8
 800b616:	46a1      	mov	r9, r4
 800b618:	2700      	movs	r7, #0
 800b61a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b61e:	f8d9 3000 	ldr.w	r3, [r9]
 800b622:	fa1f fb82 	uxth.w	fp, r2
 800b626:	b29b      	uxth	r3, r3
 800b628:	fb0a 330b 	mla	r3, sl, fp, r3
 800b62c:	443b      	add	r3, r7
 800b62e:	f8d9 7000 	ldr.w	r7, [r9]
 800b632:	0c12      	lsrs	r2, r2, #16
 800b634:	0c3f      	lsrs	r7, r7, #16
 800b636:	fb0a 7202 	mla	r2, sl, r2, r7
 800b63a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b63e:	b29b      	uxth	r3, r3
 800b640:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b644:	4565      	cmp	r5, ip
 800b646:	f849 3b04 	str.w	r3, [r9], #4
 800b64a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b64e:	d8e4      	bhi.n	800b61a <__multiply+0xaa>
 800b650:	9b01      	ldr	r3, [sp, #4]
 800b652:	50e7      	str	r7, [r4, r3]
 800b654:	9b03      	ldr	r3, [sp, #12]
 800b656:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b65a:	3104      	adds	r1, #4
 800b65c:	f1b9 0f00 	cmp.w	r9, #0
 800b660:	d020      	beq.n	800b6a4 <__multiply+0x134>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	4647      	mov	r7, r8
 800b666:	46a4      	mov	ip, r4
 800b668:	f04f 0a00 	mov.w	sl, #0
 800b66c:	f8b7 b000 	ldrh.w	fp, [r7]
 800b670:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b674:	fb09 220b 	mla	r2, r9, fp, r2
 800b678:	4452      	add	r2, sl
 800b67a:	b29b      	uxth	r3, r3
 800b67c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b680:	f84c 3b04 	str.w	r3, [ip], #4
 800b684:	f857 3b04 	ldr.w	r3, [r7], #4
 800b688:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b68c:	f8bc 3000 	ldrh.w	r3, [ip]
 800b690:	fb09 330a 	mla	r3, r9, sl, r3
 800b694:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b698:	42bd      	cmp	r5, r7
 800b69a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b69e:	d8e5      	bhi.n	800b66c <__multiply+0xfc>
 800b6a0:	9a01      	ldr	r2, [sp, #4]
 800b6a2:	50a3      	str	r3, [r4, r2]
 800b6a4:	3404      	adds	r4, #4
 800b6a6:	e79f      	b.n	800b5e8 <__multiply+0x78>
 800b6a8:	3e01      	subs	r6, #1
 800b6aa:	e7a1      	b.n	800b5f0 <__multiply+0x80>
 800b6ac:	0800c248 	.word	0x0800c248
 800b6b0:	0800c259 	.word	0x0800c259

0800b6b4 <__pow5mult>:
 800b6b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6b8:	4615      	mov	r5, r2
 800b6ba:	f012 0203 	ands.w	r2, r2, #3
 800b6be:	4607      	mov	r7, r0
 800b6c0:	460e      	mov	r6, r1
 800b6c2:	d007      	beq.n	800b6d4 <__pow5mult+0x20>
 800b6c4:	4c25      	ldr	r4, [pc, #148]	@ (800b75c <__pow5mult+0xa8>)
 800b6c6:	3a01      	subs	r2, #1
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b6ce:	f7ff fea7 	bl	800b420 <__multadd>
 800b6d2:	4606      	mov	r6, r0
 800b6d4:	10ad      	asrs	r5, r5, #2
 800b6d6:	d03d      	beq.n	800b754 <__pow5mult+0xa0>
 800b6d8:	69fc      	ldr	r4, [r7, #28]
 800b6da:	b97c      	cbnz	r4, 800b6fc <__pow5mult+0x48>
 800b6dc:	2010      	movs	r0, #16
 800b6de:	f7ff fd87 	bl	800b1f0 <malloc>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	61f8      	str	r0, [r7, #28]
 800b6e6:	b928      	cbnz	r0, 800b6f4 <__pow5mult+0x40>
 800b6e8:	4b1d      	ldr	r3, [pc, #116]	@ (800b760 <__pow5mult+0xac>)
 800b6ea:	481e      	ldr	r0, [pc, #120]	@ (800b764 <__pow5mult+0xb0>)
 800b6ec:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b6f0:	f000 fc3e 	bl	800bf70 <__assert_func>
 800b6f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b6f8:	6004      	str	r4, [r0, #0]
 800b6fa:	60c4      	str	r4, [r0, #12]
 800b6fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b700:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b704:	b94c      	cbnz	r4, 800b71a <__pow5mult+0x66>
 800b706:	f240 2171 	movw	r1, #625	@ 0x271
 800b70a:	4638      	mov	r0, r7
 800b70c:	f7ff ff1a 	bl	800b544 <__i2b>
 800b710:	2300      	movs	r3, #0
 800b712:	f8c8 0008 	str.w	r0, [r8, #8]
 800b716:	4604      	mov	r4, r0
 800b718:	6003      	str	r3, [r0, #0]
 800b71a:	f04f 0900 	mov.w	r9, #0
 800b71e:	07eb      	lsls	r3, r5, #31
 800b720:	d50a      	bpl.n	800b738 <__pow5mult+0x84>
 800b722:	4631      	mov	r1, r6
 800b724:	4622      	mov	r2, r4
 800b726:	4638      	mov	r0, r7
 800b728:	f7ff ff22 	bl	800b570 <__multiply>
 800b72c:	4631      	mov	r1, r6
 800b72e:	4680      	mov	r8, r0
 800b730:	4638      	mov	r0, r7
 800b732:	f7ff fe53 	bl	800b3dc <_Bfree>
 800b736:	4646      	mov	r6, r8
 800b738:	106d      	asrs	r5, r5, #1
 800b73a:	d00b      	beq.n	800b754 <__pow5mult+0xa0>
 800b73c:	6820      	ldr	r0, [r4, #0]
 800b73e:	b938      	cbnz	r0, 800b750 <__pow5mult+0x9c>
 800b740:	4622      	mov	r2, r4
 800b742:	4621      	mov	r1, r4
 800b744:	4638      	mov	r0, r7
 800b746:	f7ff ff13 	bl	800b570 <__multiply>
 800b74a:	6020      	str	r0, [r4, #0]
 800b74c:	f8c0 9000 	str.w	r9, [r0]
 800b750:	4604      	mov	r4, r0
 800b752:	e7e4      	b.n	800b71e <__pow5mult+0x6a>
 800b754:	4630      	mov	r0, r6
 800b756:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b75a:	bf00      	nop
 800b75c:	0800c30c 	.word	0x0800c30c
 800b760:	0800c1d9 	.word	0x0800c1d9
 800b764:	0800c259 	.word	0x0800c259

0800b768 <__lshift>:
 800b768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b76c:	460c      	mov	r4, r1
 800b76e:	6849      	ldr	r1, [r1, #4]
 800b770:	6923      	ldr	r3, [r4, #16]
 800b772:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b776:	68a3      	ldr	r3, [r4, #8]
 800b778:	4607      	mov	r7, r0
 800b77a:	4691      	mov	r9, r2
 800b77c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b780:	f108 0601 	add.w	r6, r8, #1
 800b784:	42b3      	cmp	r3, r6
 800b786:	db0b      	blt.n	800b7a0 <__lshift+0x38>
 800b788:	4638      	mov	r0, r7
 800b78a:	f7ff fde7 	bl	800b35c <_Balloc>
 800b78e:	4605      	mov	r5, r0
 800b790:	b948      	cbnz	r0, 800b7a6 <__lshift+0x3e>
 800b792:	4602      	mov	r2, r0
 800b794:	4b28      	ldr	r3, [pc, #160]	@ (800b838 <__lshift+0xd0>)
 800b796:	4829      	ldr	r0, [pc, #164]	@ (800b83c <__lshift+0xd4>)
 800b798:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b79c:	f000 fbe8 	bl	800bf70 <__assert_func>
 800b7a0:	3101      	adds	r1, #1
 800b7a2:	005b      	lsls	r3, r3, #1
 800b7a4:	e7ee      	b.n	800b784 <__lshift+0x1c>
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	f100 0114 	add.w	r1, r0, #20
 800b7ac:	f100 0210 	add.w	r2, r0, #16
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	4553      	cmp	r3, sl
 800b7b4:	db33      	blt.n	800b81e <__lshift+0xb6>
 800b7b6:	6920      	ldr	r0, [r4, #16]
 800b7b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b7bc:	f104 0314 	add.w	r3, r4, #20
 800b7c0:	f019 091f 	ands.w	r9, r9, #31
 800b7c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b7c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b7cc:	d02b      	beq.n	800b826 <__lshift+0xbe>
 800b7ce:	f1c9 0e20 	rsb	lr, r9, #32
 800b7d2:	468a      	mov	sl, r1
 800b7d4:	2200      	movs	r2, #0
 800b7d6:	6818      	ldr	r0, [r3, #0]
 800b7d8:	fa00 f009 	lsl.w	r0, r0, r9
 800b7dc:	4310      	orrs	r0, r2
 800b7de:	f84a 0b04 	str.w	r0, [sl], #4
 800b7e2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7e6:	459c      	cmp	ip, r3
 800b7e8:	fa22 f20e 	lsr.w	r2, r2, lr
 800b7ec:	d8f3      	bhi.n	800b7d6 <__lshift+0x6e>
 800b7ee:	ebac 0304 	sub.w	r3, ip, r4
 800b7f2:	3b15      	subs	r3, #21
 800b7f4:	f023 0303 	bic.w	r3, r3, #3
 800b7f8:	3304      	adds	r3, #4
 800b7fa:	f104 0015 	add.w	r0, r4, #21
 800b7fe:	4560      	cmp	r0, ip
 800b800:	bf88      	it	hi
 800b802:	2304      	movhi	r3, #4
 800b804:	50ca      	str	r2, [r1, r3]
 800b806:	b10a      	cbz	r2, 800b80c <__lshift+0xa4>
 800b808:	f108 0602 	add.w	r6, r8, #2
 800b80c:	3e01      	subs	r6, #1
 800b80e:	4638      	mov	r0, r7
 800b810:	612e      	str	r6, [r5, #16]
 800b812:	4621      	mov	r1, r4
 800b814:	f7ff fde2 	bl	800b3dc <_Bfree>
 800b818:	4628      	mov	r0, r5
 800b81a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b81e:	f842 0f04 	str.w	r0, [r2, #4]!
 800b822:	3301      	adds	r3, #1
 800b824:	e7c5      	b.n	800b7b2 <__lshift+0x4a>
 800b826:	3904      	subs	r1, #4
 800b828:	f853 2b04 	ldr.w	r2, [r3], #4
 800b82c:	f841 2f04 	str.w	r2, [r1, #4]!
 800b830:	459c      	cmp	ip, r3
 800b832:	d8f9      	bhi.n	800b828 <__lshift+0xc0>
 800b834:	e7ea      	b.n	800b80c <__lshift+0xa4>
 800b836:	bf00      	nop
 800b838:	0800c248 	.word	0x0800c248
 800b83c:	0800c259 	.word	0x0800c259

0800b840 <__mcmp>:
 800b840:	690a      	ldr	r2, [r1, #16]
 800b842:	4603      	mov	r3, r0
 800b844:	6900      	ldr	r0, [r0, #16]
 800b846:	1a80      	subs	r0, r0, r2
 800b848:	b530      	push	{r4, r5, lr}
 800b84a:	d10e      	bne.n	800b86a <__mcmp+0x2a>
 800b84c:	3314      	adds	r3, #20
 800b84e:	3114      	adds	r1, #20
 800b850:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b854:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b858:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b85c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b860:	4295      	cmp	r5, r2
 800b862:	d003      	beq.n	800b86c <__mcmp+0x2c>
 800b864:	d205      	bcs.n	800b872 <__mcmp+0x32>
 800b866:	f04f 30ff 	mov.w	r0, #4294967295
 800b86a:	bd30      	pop	{r4, r5, pc}
 800b86c:	42a3      	cmp	r3, r4
 800b86e:	d3f3      	bcc.n	800b858 <__mcmp+0x18>
 800b870:	e7fb      	b.n	800b86a <__mcmp+0x2a>
 800b872:	2001      	movs	r0, #1
 800b874:	e7f9      	b.n	800b86a <__mcmp+0x2a>
	...

0800b878 <__mdiff>:
 800b878:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b87c:	4689      	mov	r9, r1
 800b87e:	4606      	mov	r6, r0
 800b880:	4611      	mov	r1, r2
 800b882:	4648      	mov	r0, r9
 800b884:	4614      	mov	r4, r2
 800b886:	f7ff ffdb 	bl	800b840 <__mcmp>
 800b88a:	1e05      	subs	r5, r0, #0
 800b88c:	d112      	bne.n	800b8b4 <__mdiff+0x3c>
 800b88e:	4629      	mov	r1, r5
 800b890:	4630      	mov	r0, r6
 800b892:	f7ff fd63 	bl	800b35c <_Balloc>
 800b896:	4602      	mov	r2, r0
 800b898:	b928      	cbnz	r0, 800b8a6 <__mdiff+0x2e>
 800b89a:	4b3f      	ldr	r3, [pc, #252]	@ (800b998 <__mdiff+0x120>)
 800b89c:	f240 2137 	movw	r1, #567	@ 0x237
 800b8a0:	483e      	ldr	r0, [pc, #248]	@ (800b99c <__mdiff+0x124>)
 800b8a2:	f000 fb65 	bl	800bf70 <__assert_func>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b8ac:	4610      	mov	r0, r2
 800b8ae:	b003      	add	sp, #12
 800b8b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8b4:	bfbc      	itt	lt
 800b8b6:	464b      	movlt	r3, r9
 800b8b8:	46a1      	movlt	r9, r4
 800b8ba:	4630      	mov	r0, r6
 800b8bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800b8c0:	bfba      	itte	lt
 800b8c2:	461c      	movlt	r4, r3
 800b8c4:	2501      	movlt	r5, #1
 800b8c6:	2500      	movge	r5, #0
 800b8c8:	f7ff fd48 	bl	800b35c <_Balloc>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	b918      	cbnz	r0, 800b8d8 <__mdiff+0x60>
 800b8d0:	4b31      	ldr	r3, [pc, #196]	@ (800b998 <__mdiff+0x120>)
 800b8d2:	f240 2145 	movw	r1, #581	@ 0x245
 800b8d6:	e7e3      	b.n	800b8a0 <__mdiff+0x28>
 800b8d8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800b8dc:	6926      	ldr	r6, [r4, #16]
 800b8de:	60c5      	str	r5, [r0, #12]
 800b8e0:	f109 0310 	add.w	r3, r9, #16
 800b8e4:	f109 0514 	add.w	r5, r9, #20
 800b8e8:	f104 0e14 	add.w	lr, r4, #20
 800b8ec:	f100 0b14 	add.w	fp, r0, #20
 800b8f0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800b8f4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800b8f8:	9301      	str	r3, [sp, #4]
 800b8fa:	46d9      	mov	r9, fp
 800b8fc:	f04f 0c00 	mov.w	ip, #0
 800b900:	9b01      	ldr	r3, [sp, #4]
 800b902:	f85e 0b04 	ldr.w	r0, [lr], #4
 800b906:	f853 af04 	ldr.w	sl, [r3, #4]!
 800b90a:	9301      	str	r3, [sp, #4]
 800b90c:	fa1f f38a 	uxth.w	r3, sl
 800b910:	4619      	mov	r1, r3
 800b912:	b283      	uxth	r3, r0
 800b914:	1acb      	subs	r3, r1, r3
 800b916:	0c00      	lsrs	r0, r0, #16
 800b918:	4463      	add	r3, ip
 800b91a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800b91e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800b922:	b29b      	uxth	r3, r3
 800b924:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800b928:	4576      	cmp	r6, lr
 800b92a:	f849 3b04 	str.w	r3, [r9], #4
 800b92e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b932:	d8e5      	bhi.n	800b900 <__mdiff+0x88>
 800b934:	1b33      	subs	r3, r6, r4
 800b936:	3b15      	subs	r3, #21
 800b938:	f023 0303 	bic.w	r3, r3, #3
 800b93c:	3415      	adds	r4, #21
 800b93e:	3304      	adds	r3, #4
 800b940:	42a6      	cmp	r6, r4
 800b942:	bf38      	it	cc
 800b944:	2304      	movcc	r3, #4
 800b946:	441d      	add	r5, r3
 800b948:	445b      	add	r3, fp
 800b94a:	461e      	mov	r6, r3
 800b94c:	462c      	mov	r4, r5
 800b94e:	4544      	cmp	r4, r8
 800b950:	d30e      	bcc.n	800b970 <__mdiff+0xf8>
 800b952:	f108 0103 	add.w	r1, r8, #3
 800b956:	1b49      	subs	r1, r1, r5
 800b958:	f021 0103 	bic.w	r1, r1, #3
 800b95c:	3d03      	subs	r5, #3
 800b95e:	45a8      	cmp	r8, r5
 800b960:	bf38      	it	cc
 800b962:	2100      	movcc	r1, #0
 800b964:	440b      	add	r3, r1
 800b966:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b96a:	b191      	cbz	r1, 800b992 <__mdiff+0x11a>
 800b96c:	6117      	str	r7, [r2, #16]
 800b96e:	e79d      	b.n	800b8ac <__mdiff+0x34>
 800b970:	f854 1b04 	ldr.w	r1, [r4], #4
 800b974:	46e6      	mov	lr, ip
 800b976:	0c08      	lsrs	r0, r1, #16
 800b978:	fa1c fc81 	uxtah	ip, ip, r1
 800b97c:	4471      	add	r1, lr
 800b97e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800b982:	b289      	uxth	r1, r1
 800b984:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800b988:	f846 1b04 	str.w	r1, [r6], #4
 800b98c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800b990:	e7dd      	b.n	800b94e <__mdiff+0xd6>
 800b992:	3f01      	subs	r7, #1
 800b994:	e7e7      	b.n	800b966 <__mdiff+0xee>
 800b996:	bf00      	nop
 800b998:	0800c248 	.word	0x0800c248
 800b99c:	0800c259 	.word	0x0800c259

0800b9a0 <__d2b>:
 800b9a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b9a4:	460f      	mov	r7, r1
 800b9a6:	2101      	movs	r1, #1
 800b9a8:	ec59 8b10 	vmov	r8, r9, d0
 800b9ac:	4616      	mov	r6, r2
 800b9ae:	f7ff fcd5 	bl	800b35c <_Balloc>
 800b9b2:	4604      	mov	r4, r0
 800b9b4:	b930      	cbnz	r0, 800b9c4 <__d2b+0x24>
 800b9b6:	4602      	mov	r2, r0
 800b9b8:	4b23      	ldr	r3, [pc, #140]	@ (800ba48 <__d2b+0xa8>)
 800b9ba:	4824      	ldr	r0, [pc, #144]	@ (800ba4c <__d2b+0xac>)
 800b9bc:	f240 310f 	movw	r1, #783	@ 0x30f
 800b9c0:	f000 fad6 	bl	800bf70 <__assert_func>
 800b9c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b9c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b9cc:	b10d      	cbz	r5, 800b9d2 <__d2b+0x32>
 800b9ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b9d2:	9301      	str	r3, [sp, #4]
 800b9d4:	f1b8 0300 	subs.w	r3, r8, #0
 800b9d8:	d023      	beq.n	800ba22 <__d2b+0x82>
 800b9da:	4668      	mov	r0, sp
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	f7ff fd84 	bl	800b4ea <__lo0bits>
 800b9e2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b9e6:	b1d0      	cbz	r0, 800ba1e <__d2b+0x7e>
 800b9e8:	f1c0 0320 	rsb	r3, r0, #32
 800b9ec:	fa02 f303 	lsl.w	r3, r2, r3
 800b9f0:	430b      	orrs	r3, r1
 800b9f2:	40c2      	lsrs	r2, r0
 800b9f4:	6163      	str	r3, [r4, #20]
 800b9f6:	9201      	str	r2, [sp, #4]
 800b9f8:	9b01      	ldr	r3, [sp, #4]
 800b9fa:	61a3      	str	r3, [r4, #24]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	bf0c      	ite	eq
 800ba00:	2201      	moveq	r2, #1
 800ba02:	2202      	movne	r2, #2
 800ba04:	6122      	str	r2, [r4, #16]
 800ba06:	b1a5      	cbz	r5, 800ba32 <__d2b+0x92>
 800ba08:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ba0c:	4405      	add	r5, r0
 800ba0e:	603d      	str	r5, [r7, #0]
 800ba10:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800ba14:	6030      	str	r0, [r6, #0]
 800ba16:	4620      	mov	r0, r4
 800ba18:	b003      	add	sp, #12
 800ba1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ba1e:	6161      	str	r1, [r4, #20]
 800ba20:	e7ea      	b.n	800b9f8 <__d2b+0x58>
 800ba22:	a801      	add	r0, sp, #4
 800ba24:	f7ff fd61 	bl	800b4ea <__lo0bits>
 800ba28:	9b01      	ldr	r3, [sp, #4]
 800ba2a:	6163      	str	r3, [r4, #20]
 800ba2c:	3020      	adds	r0, #32
 800ba2e:	2201      	movs	r2, #1
 800ba30:	e7e8      	b.n	800ba04 <__d2b+0x64>
 800ba32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ba36:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ba3a:	6038      	str	r0, [r7, #0]
 800ba3c:	6918      	ldr	r0, [r3, #16]
 800ba3e:	f7ff fd35 	bl	800b4ac <__hi0bits>
 800ba42:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ba46:	e7e5      	b.n	800ba14 <__d2b+0x74>
 800ba48:	0800c248 	.word	0x0800c248
 800ba4c:	0800c259 	.word	0x0800c259

0800ba50 <__sfputc_r>:
 800ba50:	6893      	ldr	r3, [r2, #8]
 800ba52:	3b01      	subs	r3, #1
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	b410      	push	{r4}
 800ba58:	6093      	str	r3, [r2, #8]
 800ba5a:	da08      	bge.n	800ba6e <__sfputc_r+0x1e>
 800ba5c:	6994      	ldr	r4, [r2, #24]
 800ba5e:	42a3      	cmp	r3, r4
 800ba60:	db01      	blt.n	800ba66 <__sfputc_r+0x16>
 800ba62:	290a      	cmp	r1, #10
 800ba64:	d103      	bne.n	800ba6e <__sfputc_r+0x1e>
 800ba66:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba6a:	f7fe bc7c 	b.w	800a366 <__swbuf_r>
 800ba6e:	6813      	ldr	r3, [r2, #0]
 800ba70:	1c58      	adds	r0, r3, #1
 800ba72:	6010      	str	r0, [r2, #0]
 800ba74:	7019      	strb	r1, [r3, #0]
 800ba76:	4608      	mov	r0, r1
 800ba78:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba7c:	4770      	bx	lr

0800ba7e <__sfputs_r>:
 800ba7e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba80:	4606      	mov	r6, r0
 800ba82:	460f      	mov	r7, r1
 800ba84:	4614      	mov	r4, r2
 800ba86:	18d5      	adds	r5, r2, r3
 800ba88:	42ac      	cmp	r4, r5
 800ba8a:	d101      	bne.n	800ba90 <__sfputs_r+0x12>
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	e007      	b.n	800baa0 <__sfputs_r+0x22>
 800ba90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba94:	463a      	mov	r2, r7
 800ba96:	4630      	mov	r0, r6
 800ba98:	f7ff ffda 	bl	800ba50 <__sfputc_r>
 800ba9c:	1c43      	adds	r3, r0, #1
 800ba9e:	d1f3      	bne.n	800ba88 <__sfputs_r+0xa>
 800baa0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800baa4 <_vfiprintf_r>:
 800baa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800baa8:	460d      	mov	r5, r1
 800baaa:	b09d      	sub	sp, #116	@ 0x74
 800baac:	4614      	mov	r4, r2
 800baae:	4698      	mov	r8, r3
 800bab0:	4606      	mov	r6, r0
 800bab2:	b118      	cbz	r0, 800babc <_vfiprintf_r+0x18>
 800bab4:	6a03      	ldr	r3, [r0, #32]
 800bab6:	b90b      	cbnz	r3, 800babc <_vfiprintf_r+0x18>
 800bab8:	f7fe fb6c 	bl	800a194 <__sinit>
 800babc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800babe:	07d9      	lsls	r1, r3, #31
 800bac0:	d405      	bmi.n	800bace <_vfiprintf_r+0x2a>
 800bac2:	89ab      	ldrh	r3, [r5, #12]
 800bac4:	059a      	lsls	r2, r3, #22
 800bac6:	d402      	bmi.n	800bace <_vfiprintf_r+0x2a>
 800bac8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800baca:	f7fe fd5e 	bl	800a58a <__retarget_lock_acquire_recursive>
 800bace:	89ab      	ldrh	r3, [r5, #12]
 800bad0:	071b      	lsls	r3, r3, #28
 800bad2:	d501      	bpl.n	800bad8 <_vfiprintf_r+0x34>
 800bad4:	692b      	ldr	r3, [r5, #16]
 800bad6:	b99b      	cbnz	r3, 800bb00 <_vfiprintf_r+0x5c>
 800bad8:	4629      	mov	r1, r5
 800bada:	4630      	mov	r0, r6
 800badc:	f7fe fc82 	bl	800a3e4 <__swsetup_r>
 800bae0:	b170      	cbz	r0, 800bb00 <_vfiprintf_r+0x5c>
 800bae2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bae4:	07dc      	lsls	r4, r3, #31
 800bae6:	d504      	bpl.n	800baf2 <_vfiprintf_r+0x4e>
 800bae8:	f04f 30ff 	mov.w	r0, #4294967295
 800baec:	b01d      	add	sp, #116	@ 0x74
 800baee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800baf2:	89ab      	ldrh	r3, [r5, #12]
 800baf4:	0598      	lsls	r0, r3, #22
 800baf6:	d4f7      	bmi.n	800bae8 <_vfiprintf_r+0x44>
 800baf8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bafa:	f7fe fd47 	bl	800a58c <__retarget_lock_release_recursive>
 800bafe:	e7f3      	b.n	800bae8 <_vfiprintf_r+0x44>
 800bb00:	2300      	movs	r3, #0
 800bb02:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb04:	2320      	movs	r3, #32
 800bb06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb0e:	2330      	movs	r3, #48	@ 0x30
 800bb10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bcc0 <_vfiprintf_r+0x21c>
 800bb14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb18:	f04f 0901 	mov.w	r9, #1
 800bb1c:	4623      	mov	r3, r4
 800bb1e:	469a      	mov	sl, r3
 800bb20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb24:	b10a      	cbz	r2, 800bb2a <_vfiprintf_r+0x86>
 800bb26:	2a25      	cmp	r2, #37	@ 0x25
 800bb28:	d1f9      	bne.n	800bb1e <_vfiprintf_r+0x7a>
 800bb2a:	ebba 0b04 	subs.w	fp, sl, r4
 800bb2e:	d00b      	beq.n	800bb48 <_vfiprintf_r+0xa4>
 800bb30:	465b      	mov	r3, fp
 800bb32:	4622      	mov	r2, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	4630      	mov	r0, r6
 800bb38:	f7ff ffa1 	bl	800ba7e <__sfputs_r>
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	f000 80a7 	beq.w	800bc90 <_vfiprintf_r+0x1ec>
 800bb42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb44:	445a      	add	r2, fp
 800bb46:	9209      	str	r2, [sp, #36]	@ 0x24
 800bb48:	f89a 3000 	ldrb.w	r3, [sl]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	f000 809f 	beq.w	800bc90 <_vfiprintf_r+0x1ec>
 800bb52:	2300      	movs	r3, #0
 800bb54:	f04f 32ff 	mov.w	r2, #4294967295
 800bb58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb5c:	f10a 0a01 	add.w	sl, sl, #1
 800bb60:	9304      	str	r3, [sp, #16]
 800bb62:	9307      	str	r3, [sp, #28]
 800bb64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bb68:	931a      	str	r3, [sp, #104]	@ 0x68
 800bb6a:	4654      	mov	r4, sl
 800bb6c:	2205      	movs	r2, #5
 800bb6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb72:	4853      	ldr	r0, [pc, #332]	@ (800bcc0 <_vfiprintf_r+0x21c>)
 800bb74:	f7f4 fbb4 	bl	80002e0 <memchr>
 800bb78:	9a04      	ldr	r2, [sp, #16]
 800bb7a:	b9d8      	cbnz	r0, 800bbb4 <_vfiprintf_r+0x110>
 800bb7c:	06d1      	lsls	r1, r2, #27
 800bb7e:	bf44      	itt	mi
 800bb80:	2320      	movmi	r3, #32
 800bb82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb86:	0713      	lsls	r3, r2, #28
 800bb88:	bf44      	itt	mi
 800bb8a:	232b      	movmi	r3, #43	@ 0x2b
 800bb8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bb90:	f89a 3000 	ldrb.w	r3, [sl]
 800bb94:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb96:	d015      	beq.n	800bbc4 <_vfiprintf_r+0x120>
 800bb98:	9a07      	ldr	r2, [sp, #28]
 800bb9a:	4654      	mov	r4, sl
 800bb9c:	2000      	movs	r0, #0
 800bb9e:	f04f 0c0a 	mov.w	ip, #10
 800bba2:	4621      	mov	r1, r4
 800bba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bba8:	3b30      	subs	r3, #48	@ 0x30
 800bbaa:	2b09      	cmp	r3, #9
 800bbac:	d94b      	bls.n	800bc46 <_vfiprintf_r+0x1a2>
 800bbae:	b1b0      	cbz	r0, 800bbde <_vfiprintf_r+0x13a>
 800bbb0:	9207      	str	r2, [sp, #28]
 800bbb2:	e014      	b.n	800bbde <_vfiprintf_r+0x13a>
 800bbb4:	eba0 0308 	sub.w	r3, r0, r8
 800bbb8:	fa09 f303 	lsl.w	r3, r9, r3
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	9304      	str	r3, [sp, #16]
 800bbc0:	46a2      	mov	sl, r4
 800bbc2:	e7d2      	b.n	800bb6a <_vfiprintf_r+0xc6>
 800bbc4:	9b03      	ldr	r3, [sp, #12]
 800bbc6:	1d19      	adds	r1, r3, #4
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	9103      	str	r1, [sp, #12]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	bfbb      	ittet	lt
 800bbd0:	425b      	neglt	r3, r3
 800bbd2:	f042 0202 	orrlt.w	r2, r2, #2
 800bbd6:	9307      	strge	r3, [sp, #28]
 800bbd8:	9307      	strlt	r3, [sp, #28]
 800bbda:	bfb8      	it	lt
 800bbdc:	9204      	strlt	r2, [sp, #16]
 800bbde:	7823      	ldrb	r3, [r4, #0]
 800bbe0:	2b2e      	cmp	r3, #46	@ 0x2e
 800bbe2:	d10a      	bne.n	800bbfa <_vfiprintf_r+0x156>
 800bbe4:	7863      	ldrb	r3, [r4, #1]
 800bbe6:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbe8:	d132      	bne.n	800bc50 <_vfiprintf_r+0x1ac>
 800bbea:	9b03      	ldr	r3, [sp, #12]
 800bbec:	1d1a      	adds	r2, r3, #4
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	9203      	str	r2, [sp, #12]
 800bbf2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bbf6:	3402      	adds	r4, #2
 800bbf8:	9305      	str	r3, [sp, #20]
 800bbfa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bcd0 <_vfiprintf_r+0x22c>
 800bbfe:	7821      	ldrb	r1, [r4, #0]
 800bc00:	2203      	movs	r2, #3
 800bc02:	4650      	mov	r0, sl
 800bc04:	f7f4 fb6c 	bl	80002e0 <memchr>
 800bc08:	b138      	cbz	r0, 800bc1a <_vfiprintf_r+0x176>
 800bc0a:	9b04      	ldr	r3, [sp, #16]
 800bc0c:	eba0 000a 	sub.w	r0, r0, sl
 800bc10:	2240      	movs	r2, #64	@ 0x40
 800bc12:	4082      	lsls	r2, r0
 800bc14:	4313      	orrs	r3, r2
 800bc16:	3401      	adds	r4, #1
 800bc18:	9304      	str	r3, [sp, #16]
 800bc1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc1e:	4829      	ldr	r0, [pc, #164]	@ (800bcc4 <_vfiprintf_r+0x220>)
 800bc20:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc24:	2206      	movs	r2, #6
 800bc26:	f7f4 fb5b 	bl	80002e0 <memchr>
 800bc2a:	2800      	cmp	r0, #0
 800bc2c:	d03f      	beq.n	800bcae <_vfiprintf_r+0x20a>
 800bc2e:	4b26      	ldr	r3, [pc, #152]	@ (800bcc8 <_vfiprintf_r+0x224>)
 800bc30:	bb1b      	cbnz	r3, 800bc7a <_vfiprintf_r+0x1d6>
 800bc32:	9b03      	ldr	r3, [sp, #12]
 800bc34:	3307      	adds	r3, #7
 800bc36:	f023 0307 	bic.w	r3, r3, #7
 800bc3a:	3308      	adds	r3, #8
 800bc3c:	9303      	str	r3, [sp, #12]
 800bc3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc40:	443b      	add	r3, r7
 800bc42:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc44:	e76a      	b.n	800bb1c <_vfiprintf_r+0x78>
 800bc46:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc4a:	460c      	mov	r4, r1
 800bc4c:	2001      	movs	r0, #1
 800bc4e:	e7a8      	b.n	800bba2 <_vfiprintf_r+0xfe>
 800bc50:	2300      	movs	r3, #0
 800bc52:	3401      	adds	r4, #1
 800bc54:	9305      	str	r3, [sp, #20]
 800bc56:	4619      	mov	r1, r3
 800bc58:	f04f 0c0a 	mov.w	ip, #10
 800bc5c:	4620      	mov	r0, r4
 800bc5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc62:	3a30      	subs	r2, #48	@ 0x30
 800bc64:	2a09      	cmp	r2, #9
 800bc66:	d903      	bls.n	800bc70 <_vfiprintf_r+0x1cc>
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d0c6      	beq.n	800bbfa <_vfiprintf_r+0x156>
 800bc6c:	9105      	str	r1, [sp, #20]
 800bc6e:	e7c4      	b.n	800bbfa <_vfiprintf_r+0x156>
 800bc70:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc74:	4604      	mov	r4, r0
 800bc76:	2301      	movs	r3, #1
 800bc78:	e7f0      	b.n	800bc5c <_vfiprintf_r+0x1b8>
 800bc7a:	ab03      	add	r3, sp, #12
 800bc7c:	9300      	str	r3, [sp, #0]
 800bc7e:	462a      	mov	r2, r5
 800bc80:	4b12      	ldr	r3, [pc, #72]	@ (800bccc <_vfiprintf_r+0x228>)
 800bc82:	a904      	add	r1, sp, #16
 800bc84:	4630      	mov	r0, r6
 800bc86:	f7fd fe53 	bl	8009930 <_printf_float>
 800bc8a:	4607      	mov	r7, r0
 800bc8c:	1c78      	adds	r0, r7, #1
 800bc8e:	d1d6      	bne.n	800bc3e <_vfiprintf_r+0x19a>
 800bc90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bc92:	07d9      	lsls	r1, r3, #31
 800bc94:	d405      	bmi.n	800bca2 <_vfiprintf_r+0x1fe>
 800bc96:	89ab      	ldrh	r3, [r5, #12]
 800bc98:	059a      	lsls	r2, r3, #22
 800bc9a:	d402      	bmi.n	800bca2 <_vfiprintf_r+0x1fe>
 800bc9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bc9e:	f7fe fc75 	bl	800a58c <__retarget_lock_release_recursive>
 800bca2:	89ab      	ldrh	r3, [r5, #12]
 800bca4:	065b      	lsls	r3, r3, #25
 800bca6:	f53f af1f 	bmi.w	800bae8 <_vfiprintf_r+0x44>
 800bcaa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bcac:	e71e      	b.n	800baec <_vfiprintf_r+0x48>
 800bcae:	ab03      	add	r3, sp, #12
 800bcb0:	9300      	str	r3, [sp, #0]
 800bcb2:	462a      	mov	r2, r5
 800bcb4:	4b05      	ldr	r3, [pc, #20]	@ (800bccc <_vfiprintf_r+0x228>)
 800bcb6:	a904      	add	r1, sp, #16
 800bcb8:	4630      	mov	r0, r6
 800bcba:	f7fe f8c1 	bl	8009e40 <_printf_i>
 800bcbe:	e7e4      	b.n	800bc8a <_vfiprintf_r+0x1e6>
 800bcc0:	0800c2b2 	.word	0x0800c2b2
 800bcc4:	0800c2bc 	.word	0x0800c2bc
 800bcc8:	08009931 	.word	0x08009931
 800bccc:	0800ba7f 	.word	0x0800ba7f
 800bcd0:	0800c2b8 	.word	0x0800c2b8

0800bcd4 <__sflush_r>:
 800bcd4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bcd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bcdc:	0716      	lsls	r6, r2, #28
 800bcde:	4605      	mov	r5, r0
 800bce0:	460c      	mov	r4, r1
 800bce2:	d454      	bmi.n	800bd8e <__sflush_r+0xba>
 800bce4:	684b      	ldr	r3, [r1, #4]
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	dc02      	bgt.n	800bcf0 <__sflush_r+0x1c>
 800bcea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	dd48      	ble.n	800bd82 <__sflush_r+0xae>
 800bcf0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bcf2:	2e00      	cmp	r6, #0
 800bcf4:	d045      	beq.n	800bd82 <__sflush_r+0xae>
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bcfc:	682f      	ldr	r7, [r5, #0]
 800bcfe:	6a21      	ldr	r1, [r4, #32]
 800bd00:	602b      	str	r3, [r5, #0]
 800bd02:	d030      	beq.n	800bd66 <__sflush_r+0x92>
 800bd04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bd06:	89a3      	ldrh	r3, [r4, #12]
 800bd08:	0759      	lsls	r1, r3, #29
 800bd0a:	d505      	bpl.n	800bd18 <__sflush_r+0x44>
 800bd0c:	6863      	ldr	r3, [r4, #4]
 800bd0e:	1ad2      	subs	r2, r2, r3
 800bd10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bd12:	b10b      	cbz	r3, 800bd18 <__sflush_r+0x44>
 800bd14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bd16:	1ad2      	subs	r2, r2, r3
 800bd18:	2300      	movs	r3, #0
 800bd1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bd1c:	6a21      	ldr	r1, [r4, #32]
 800bd1e:	4628      	mov	r0, r5
 800bd20:	47b0      	blx	r6
 800bd22:	1c43      	adds	r3, r0, #1
 800bd24:	89a3      	ldrh	r3, [r4, #12]
 800bd26:	d106      	bne.n	800bd36 <__sflush_r+0x62>
 800bd28:	6829      	ldr	r1, [r5, #0]
 800bd2a:	291d      	cmp	r1, #29
 800bd2c:	d82b      	bhi.n	800bd86 <__sflush_r+0xb2>
 800bd2e:	4a2a      	ldr	r2, [pc, #168]	@ (800bdd8 <__sflush_r+0x104>)
 800bd30:	40ca      	lsrs	r2, r1
 800bd32:	07d6      	lsls	r6, r2, #31
 800bd34:	d527      	bpl.n	800bd86 <__sflush_r+0xb2>
 800bd36:	2200      	movs	r2, #0
 800bd38:	6062      	str	r2, [r4, #4]
 800bd3a:	04d9      	lsls	r1, r3, #19
 800bd3c:	6922      	ldr	r2, [r4, #16]
 800bd3e:	6022      	str	r2, [r4, #0]
 800bd40:	d504      	bpl.n	800bd4c <__sflush_r+0x78>
 800bd42:	1c42      	adds	r2, r0, #1
 800bd44:	d101      	bne.n	800bd4a <__sflush_r+0x76>
 800bd46:	682b      	ldr	r3, [r5, #0]
 800bd48:	b903      	cbnz	r3, 800bd4c <__sflush_r+0x78>
 800bd4a:	6560      	str	r0, [r4, #84]	@ 0x54
 800bd4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd4e:	602f      	str	r7, [r5, #0]
 800bd50:	b1b9      	cbz	r1, 800bd82 <__sflush_r+0xae>
 800bd52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd56:	4299      	cmp	r1, r3
 800bd58:	d002      	beq.n	800bd60 <__sflush_r+0x8c>
 800bd5a:	4628      	mov	r0, r5
 800bd5c:	f7ff f9fe 	bl	800b15c <_free_r>
 800bd60:	2300      	movs	r3, #0
 800bd62:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd64:	e00d      	b.n	800bd82 <__sflush_r+0xae>
 800bd66:	2301      	movs	r3, #1
 800bd68:	4628      	mov	r0, r5
 800bd6a:	47b0      	blx	r6
 800bd6c:	4602      	mov	r2, r0
 800bd6e:	1c50      	adds	r0, r2, #1
 800bd70:	d1c9      	bne.n	800bd06 <__sflush_r+0x32>
 800bd72:	682b      	ldr	r3, [r5, #0]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d0c6      	beq.n	800bd06 <__sflush_r+0x32>
 800bd78:	2b1d      	cmp	r3, #29
 800bd7a:	d001      	beq.n	800bd80 <__sflush_r+0xac>
 800bd7c:	2b16      	cmp	r3, #22
 800bd7e:	d11e      	bne.n	800bdbe <__sflush_r+0xea>
 800bd80:	602f      	str	r7, [r5, #0]
 800bd82:	2000      	movs	r0, #0
 800bd84:	e022      	b.n	800bdcc <__sflush_r+0xf8>
 800bd86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd8a:	b21b      	sxth	r3, r3
 800bd8c:	e01b      	b.n	800bdc6 <__sflush_r+0xf2>
 800bd8e:	690f      	ldr	r7, [r1, #16]
 800bd90:	2f00      	cmp	r7, #0
 800bd92:	d0f6      	beq.n	800bd82 <__sflush_r+0xae>
 800bd94:	0793      	lsls	r3, r2, #30
 800bd96:	680e      	ldr	r6, [r1, #0]
 800bd98:	bf08      	it	eq
 800bd9a:	694b      	ldreq	r3, [r1, #20]
 800bd9c:	600f      	str	r7, [r1, #0]
 800bd9e:	bf18      	it	ne
 800bda0:	2300      	movne	r3, #0
 800bda2:	eba6 0807 	sub.w	r8, r6, r7
 800bda6:	608b      	str	r3, [r1, #8]
 800bda8:	f1b8 0f00 	cmp.w	r8, #0
 800bdac:	dde9      	ble.n	800bd82 <__sflush_r+0xae>
 800bdae:	6a21      	ldr	r1, [r4, #32]
 800bdb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bdb2:	4643      	mov	r3, r8
 800bdb4:	463a      	mov	r2, r7
 800bdb6:	4628      	mov	r0, r5
 800bdb8:	47b0      	blx	r6
 800bdba:	2800      	cmp	r0, #0
 800bdbc:	dc08      	bgt.n	800bdd0 <__sflush_r+0xfc>
 800bdbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdc6:	81a3      	strh	r3, [r4, #12]
 800bdc8:	f04f 30ff 	mov.w	r0, #4294967295
 800bdcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdd0:	4407      	add	r7, r0
 800bdd2:	eba8 0800 	sub.w	r8, r8, r0
 800bdd6:	e7e7      	b.n	800bda8 <__sflush_r+0xd4>
 800bdd8:	20400001 	.word	0x20400001

0800bddc <_fflush_r>:
 800bddc:	b538      	push	{r3, r4, r5, lr}
 800bdde:	690b      	ldr	r3, [r1, #16]
 800bde0:	4605      	mov	r5, r0
 800bde2:	460c      	mov	r4, r1
 800bde4:	b913      	cbnz	r3, 800bdec <_fflush_r+0x10>
 800bde6:	2500      	movs	r5, #0
 800bde8:	4628      	mov	r0, r5
 800bdea:	bd38      	pop	{r3, r4, r5, pc}
 800bdec:	b118      	cbz	r0, 800bdf6 <_fflush_r+0x1a>
 800bdee:	6a03      	ldr	r3, [r0, #32]
 800bdf0:	b90b      	cbnz	r3, 800bdf6 <_fflush_r+0x1a>
 800bdf2:	f7fe f9cf 	bl	800a194 <__sinit>
 800bdf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d0f3      	beq.n	800bde6 <_fflush_r+0xa>
 800bdfe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800be00:	07d0      	lsls	r0, r2, #31
 800be02:	d404      	bmi.n	800be0e <_fflush_r+0x32>
 800be04:	0599      	lsls	r1, r3, #22
 800be06:	d402      	bmi.n	800be0e <_fflush_r+0x32>
 800be08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be0a:	f7fe fbbe 	bl	800a58a <__retarget_lock_acquire_recursive>
 800be0e:	4628      	mov	r0, r5
 800be10:	4621      	mov	r1, r4
 800be12:	f7ff ff5f 	bl	800bcd4 <__sflush_r>
 800be16:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800be18:	07da      	lsls	r2, r3, #31
 800be1a:	4605      	mov	r5, r0
 800be1c:	d4e4      	bmi.n	800bde8 <_fflush_r+0xc>
 800be1e:	89a3      	ldrh	r3, [r4, #12]
 800be20:	059b      	lsls	r3, r3, #22
 800be22:	d4e1      	bmi.n	800bde8 <_fflush_r+0xc>
 800be24:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800be26:	f7fe fbb1 	bl	800a58c <__retarget_lock_release_recursive>
 800be2a:	e7dd      	b.n	800bde8 <_fflush_r+0xc>

0800be2c <__swhatbuf_r>:
 800be2c:	b570      	push	{r4, r5, r6, lr}
 800be2e:	460c      	mov	r4, r1
 800be30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be34:	2900      	cmp	r1, #0
 800be36:	b096      	sub	sp, #88	@ 0x58
 800be38:	4615      	mov	r5, r2
 800be3a:	461e      	mov	r6, r3
 800be3c:	da0d      	bge.n	800be5a <__swhatbuf_r+0x2e>
 800be3e:	89a3      	ldrh	r3, [r4, #12]
 800be40:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800be44:	f04f 0100 	mov.w	r1, #0
 800be48:	bf14      	ite	ne
 800be4a:	2340      	movne	r3, #64	@ 0x40
 800be4c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800be50:	2000      	movs	r0, #0
 800be52:	6031      	str	r1, [r6, #0]
 800be54:	602b      	str	r3, [r5, #0]
 800be56:	b016      	add	sp, #88	@ 0x58
 800be58:	bd70      	pop	{r4, r5, r6, pc}
 800be5a:	466a      	mov	r2, sp
 800be5c:	f000 f848 	bl	800bef0 <_fstat_r>
 800be60:	2800      	cmp	r0, #0
 800be62:	dbec      	blt.n	800be3e <__swhatbuf_r+0x12>
 800be64:	9901      	ldr	r1, [sp, #4]
 800be66:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be6a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be6e:	4259      	negs	r1, r3
 800be70:	4159      	adcs	r1, r3
 800be72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be76:	e7eb      	b.n	800be50 <__swhatbuf_r+0x24>

0800be78 <__smakebuf_r>:
 800be78:	898b      	ldrh	r3, [r1, #12]
 800be7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be7c:	079d      	lsls	r5, r3, #30
 800be7e:	4606      	mov	r6, r0
 800be80:	460c      	mov	r4, r1
 800be82:	d507      	bpl.n	800be94 <__smakebuf_r+0x1c>
 800be84:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be88:	6023      	str	r3, [r4, #0]
 800be8a:	6123      	str	r3, [r4, #16]
 800be8c:	2301      	movs	r3, #1
 800be8e:	6163      	str	r3, [r4, #20]
 800be90:	b003      	add	sp, #12
 800be92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be94:	ab01      	add	r3, sp, #4
 800be96:	466a      	mov	r2, sp
 800be98:	f7ff ffc8 	bl	800be2c <__swhatbuf_r>
 800be9c:	9f00      	ldr	r7, [sp, #0]
 800be9e:	4605      	mov	r5, r0
 800bea0:	4639      	mov	r1, r7
 800bea2:	4630      	mov	r0, r6
 800bea4:	f7ff f9ce 	bl	800b244 <_malloc_r>
 800bea8:	b948      	cbnz	r0, 800bebe <__smakebuf_r+0x46>
 800beaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800beae:	059a      	lsls	r2, r3, #22
 800beb0:	d4ee      	bmi.n	800be90 <__smakebuf_r+0x18>
 800beb2:	f023 0303 	bic.w	r3, r3, #3
 800beb6:	f043 0302 	orr.w	r3, r3, #2
 800beba:	81a3      	strh	r3, [r4, #12]
 800bebc:	e7e2      	b.n	800be84 <__smakebuf_r+0xc>
 800bebe:	89a3      	ldrh	r3, [r4, #12]
 800bec0:	6020      	str	r0, [r4, #0]
 800bec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bec6:	81a3      	strh	r3, [r4, #12]
 800bec8:	9b01      	ldr	r3, [sp, #4]
 800beca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bece:	b15b      	cbz	r3, 800bee8 <__smakebuf_r+0x70>
 800bed0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bed4:	4630      	mov	r0, r6
 800bed6:	f000 f81d 	bl	800bf14 <_isatty_r>
 800beda:	b128      	cbz	r0, 800bee8 <__smakebuf_r+0x70>
 800bedc:	89a3      	ldrh	r3, [r4, #12]
 800bede:	f023 0303 	bic.w	r3, r3, #3
 800bee2:	f043 0301 	orr.w	r3, r3, #1
 800bee6:	81a3      	strh	r3, [r4, #12]
 800bee8:	89a3      	ldrh	r3, [r4, #12]
 800beea:	431d      	orrs	r5, r3
 800beec:	81a5      	strh	r5, [r4, #12]
 800beee:	e7cf      	b.n	800be90 <__smakebuf_r+0x18>

0800bef0 <_fstat_r>:
 800bef0:	b538      	push	{r3, r4, r5, lr}
 800bef2:	4d07      	ldr	r5, [pc, #28]	@ (800bf10 <_fstat_r+0x20>)
 800bef4:	2300      	movs	r3, #0
 800bef6:	4604      	mov	r4, r0
 800bef8:	4608      	mov	r0, r1
 800befa:	4611      	mov	r1, r2
 800befc:	602b      	str	r3, [r5, #0]
 800befe:	f7f5 f8af 	bl	8001060 <_fstat>
 800bf02:	1c43      	adds	r3, r0, #1
 800bf04:	d102      	bne.n	800bf0c <_fstat_r+0x1c>
 800bf06:	682b      	ldr	r3, [r5, #0]
 800bf08:	b103      	cbz	r3, 800bf0c <_fstat_r+0x1c>
 800bf0a:	6023      	str	r3, [r4, #0]
 800bf0c:	bd38      	pop	{r3, r4, r5, pc}
 800bf0e:	bf00      	nop
 800bf10:	2400045c 	.word	0x2400045c

0800bf14 <_isatty_r>:
 800bf14:	b538      	push	{r3, r4, r5, lr}
 800bf16:	4d06      	ldr	r5, [pc, #24]	@ (800bf30 <_isatty_r+0x1c>)
 800bf18:	2300      	movs	r3, #0
 800bf1a:	4604      	mov	r4, r0
 800bf1c:	4608      	mov	r0, r1
 800bf1e:	602b      	str	r3, [r5, #0]
 800bf20:	f7f5 f8ae 	bl	8001080 <_isatty>
 800bf24:	1c43      	adds	r3, r0, #1
 800bf26:	d102      	bne.n	800bf2e <_isatty_r+0x1a>
 800bf28:	682b      	ldr	r3, [r5, #0]
 800bf2a:	b103      	cbz	r3, 800bf2e <_isatty_r+0x1a>
 800bf2c:	6023      	str	r3, [r4, #0]
 800bf2e:	bd38      	pop	{r3, r4, r5, pc}
 800bf30:	2400045c 	.word	0x2400045c

0800bf34 <_sbrk_r>:
 800bf34:	b538      	push	{r3, r4, r5, lr}
 800bf36:	4d06      	ldr	r5, [pc, #24]	@ (800bf50 <_sbrk_r+0x1c>)
 800bf38:	2300      	movs	r3, #0
 800bf3a:	4604      	mov	r4, r0
 800bf3c:	4608      	mov	r0, r1
 800bf3e:	602b      	str	r3, [r5, #0]
 800bf40:	f7f5 f8b6 	bl	80010b0 <_sbrk>
 800bf44:	1c43      	adds	r3, r0, #1
 800bf46:	d102      	bne.n	800bf4e <_sbrk_r+0x1a>
 800bf48:	682b      	ldr	r3, [r5, #0]
 800bf4a:	b103      	cbz	r3, 800bf4e <_sbrk_r+0x1a>
 800bf4c:	6023      	str	r3, [r4, #0]
 800bf4e:	bd38      	pop	{r3, r4, r5, pc}
 800bf50:	2400045c 	.word	0x2400045c

0800bf54 <memcpy>:
 800bf54:	440a      	add	r2, r1
 800bf56:	4291      	cmp	r1, r2
 800bf58:	f100 33ff 	add.w	r3, r0, #4294967295
 800bf5c:	d100      	bne.n	800bf60 <memcpy+0xc>
 800bf5e:	4770      	bx	lr
 800bf60:	b510      	push	{r4, lr}
 800bf62:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bf66:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bf6a:	4291      	cmp	r1, r2
 800bf6c:	d1f9      	bne.n	800bf62 <memcpy+0xe>
 800bf6e:	bd10      	pop	{r4, pc}

0800bf70 <__assert_func>:
 800bf70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bf72:	4614      	mov	r4, r2
 800bf74:	461a      	mov	r2, r3
 800bf76:	4b09      	ldr	r3, [pc, #36]	@ (800bf9c <__assert_func+0x2c>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	4605      	mov	r5, r0
 800bf7c:	68d8      	ldr	r0, [r3, #12]
 800bf7e:	b14c      	cbz	r4, 800bf94 <__assert_func+0x24>
 800bf80:	4b07      	ldr	r3, [pc, #28]	@ (800bfa0 <__assert_func+0x30>)
 800bf82:	9100      	str	r1, [sp, #0]
 800bf84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bf88:	4906      	ldr	r1, [pc, #24]	@ (800bfa4 <__assert_func+0x34>)
 800bf8a:	462b      	mov	r3, r5
 800bf8c:	f000 f842 	bl	800c014 <fiprintf>
 800bf90:	f000 f852 	bl	800c038 <abort>
 800bf94:	4b04      	ldr	r3, [pc, #16]	@ (800bfa8 <__assert_func+0x38>)
 800bf96:	461c      	mov	r4, r3
 800bf98:	e7f3      	b.n	800bf82 <__assert_func+0x12>
 800bf9a:	bf00      	nop
 800bf9c:	24000020 	.word	0x24000020
 800bfa0:	0800c2cd 	.word	0x0800c2cd
 800bfa4:	0800c2da 	.word	0x0800c2da
 800bfa8:	0800c308 	.word	0x0800c308

0800bfac <_calloc_r>:
 800bfac:	b570      	push	{r4, r5, r6, lr}
 800bfae:	fba1 5402 	umull	r5, r4, r1, r2
 800bfb2:	b934      	cbnz	r4, 800bfc2 <_calloc_r+0x16>
 800bfb4:	4629      	mov	r1, r5
 800bfb6:	f7ff f945 	bl	800b244 <_malloc_r>
 800bfba:	4606      	mov	r6, r0
 800bfbc:	b928      	cbnz	r0, 800bfca <_calloc_r+0x1e>
 800bfbe:	4630      	mov	r0, r6
 800bfc0:	bd70      	pop	{r4, r5, r6, pc}
 800bfc2:	220c      	movs	r2, #12
 800bfc4:	6002      	str	r2, [r0, #0]
 800bfc6:	2600      	movs	r6, #0
 800bfc8:	e7f9      	b.n	800bfbe <_calloc_r+0x12>
 800bfca:	462a      	mov	r2, r5
 800bfcc:	4621      	mov	r1, r4
 800bfce:	f7fe fa5f 	bl	800a490 <memset>
 800bfd2:	e7f4      	b.n	800bfbe <_calloc_r+0x12>

0800bfd4 <__ascii_mbtowc>:
 800bfd4:	b082      	sub	sp, #8
 800bfd6:	b901      	cbnz	r1, 800bfda <__ascii_mbtowc+0x6>
 800bfd8:	a901      	add	r1, sp, #4
 800bfda:	b142      	cbz	r2, 800bfee <__ascii_mbtowc+0x1a>
 800bfdc:	b14b      	cbz	r3, 800bff2 <__ascii_mbtowc+0x1e>
 800bfde:	7813      	ldrb	r3, [r2, #0]
 800bfe0:	600b      	str	r3, [r1, #0]
 800bfe2:	7812      	ldrb	r2, [r2, #0]
 800bfe4:	1e10      	subs	r0, r2, #0
 800bfe6:	bf18      	it	ne
 800bfe8:	2001      	movne	r0, #1
 800bfea:	b002      	add	sp, #8
 800bfec:	4770      	bx	lr
 800bfee:	4610      	mov	r0, r2
 800bff0:	e7fb      	b.n	800bfea <__ascii_mbtowc+0x16>
 800bff2:	f06f 0001 	mvn.w	r0, #1
 800bff6:	e7f8      	b.n	800bfea <__ascii_mbtowc+0x16>

0800bff8 <__ascii_wctomb>:
 800bff8:	4603      	mov	r3, r0
 800bffa:	4608      	mov	r0, r1
 800bffc:	b141      	cbz	r1, 800c010 <__ascii_wctomb+0x18>
 800bffe:	2aff      	cmp	r2, #255	@ 0xff
 800c000:	d904      	bls.n	800c00c <__ascii_wctomb+0x14>
 800c002:	228a      	movs	r2, #138	@ 0x8a
 800c004:	601a      	str	r2, [r3, #0]
 800c006:	f04f 30ff 	mov.w	r0, #4294967295
 800c00a:	4770      	bx	lr
 800c00c:	700a      	strb	r2, [r1, #0]
 800c00e:	2001      	movs	r0, #1
 800c010:	4770      	bx	lr
	...

0800c014 <fiprintf>:
 800c014:	b40e      	push	{r1, r2, r3}
 800c016:	b503      	push	{r0, r1, lr}
 800c018:	4601      	mov	r1, r0
 800c01a:	ab03      	add	r3, sp, #12
 800c01c:	4805      	ldr	r0, [pc, #20]	@ (800c034 <fiprintf+0x20>)
 800c01e:	f853 2b04 	ldr.w	r2, [r3], #4
 800c022:	6800      	ldr	r0, [r0, #0]
 800c024:	9301      	str	r3, [sp, #4]
 800c026:	f7ff fd3d 	bl	800baa4 <_vfiprintf_r>
 800c02a:	b002      	add	sp, #8
 800c02c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c030:	b003      	add	sp, #12
 800c032:	4770      	bx	lr
 800c034:	24000020 	.word	0x24000020

0800c038 <abort>:
 800c038:	b508      	push	{r3, lr}
 800c03a:	2006      	movs	r0, #6
 800c03c:	f000 f82c 	bl	800c098 <raise>
 800c040:	2001      	movs	r0, #1
 800c042:	f7f4 ffbd 	bl	8000fc0 <_exit>

0800c046 <_raise_r>:
 800c046:	291f      	cmp	r1, #31
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	4605      	mov	r5, r0
 800c04c:	460c      	mov	r4, r1
 800c04e:	d904      	bls.n	800c05a <_raise_r+0x14>
 800c050:	2316      	movs	r3, #22
 800c052:	6003      	str	r3, [r0, #0]
 800c054:	f04f 30ff 	mov.w	r0, #4294967295
 800c058:	bd38      	pop	{r3, r4, r5, pc}
 800c05a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c05c:	b112      	cbz	r2, 800c064 <_raise_r+0x1e>
 800c05e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c062:	b94b      	cbnz	r3, 800c078 <_raise_r+0x32>
 800c064:	4628      	mov	r0, r5
 800c066:	f000 f831 	bl	800c0cc <_getpid_r>
 800c06a:	4622      	mov	r2, r4
 800c06c:	4601      	mov	r1, r0
 800c06e:	4628      	mov	r0, r5
 800c070:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c074:	f000 b818 	b.w	800c0a8 <_kill_r>
 800c078:	2b01      	cmp	r3, #1
 800c07a:	d00a      	beq.n	800c092 <_raise_r+0x4c>
 800c07c:	1c59      	adds	r1, r3, #1
 800c07e:	d103      	bne.n	800c088 <_raise_r+0x42>
 800c080:	2316      	movs	r3, #22
 800c082:	6003      	str	r3, [r0, #0]
 800c084:	2001      	movs	r0, #1
 800c086:	e7e7      	b.n	800c058 <_raise_r+0x12>
 800c088:	2100      	movs	r1, #0
 800c08a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c08e:	4620      	mov	r0, r4
 800c090:	4798      	blx	r3
 800c092:	2000      	movs	r0, #0
 800c094:	e7e0      	b.n	800c058 <_raise_r+0x12>
	...

0800c098 <raise>:
 800c098:	4b02      	ldr	r3, [pc, #8]	@ (800c0a4 <raise+0xc>)
 800c09a:	4601      	mov	r1, r0
 800c09c:	6818      	ldr	r0, [r3, #0]
 800c09e:	f7ff bfd2 	b.w	800c046 <_raise_r>
 800c0a2:	bf00      	nop
 800c0a4:	24000020 	.word	0x24000020

0800c0a8 <_kill_r>:
 800c0a8:	b538      	push	{r3, r4, r5, lr}
 800c0aa:	4d07      	ldr	r5, [pc, #28]	@ (800c0c8 <_kill_r+0x20>)
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	4604      	mov	r4, r0
 800c0b0:	4608      	mov	r0, r1
 800c0b2:	4611      	mov	r1, r2
 800c0b4:	602b      	str	r3, [r5, #0]
 800c0b6:	f7f4 ff73 	bl	8000fa0 <_kill>
 800c0ba:	1c43      	adds	r3, r0, #1
 800c0bc:	d102      	bne.n	800c0c4 <_kill_r+0x1c>
 800c0be:	682b      	ldr	r3, [r5, #0]
 800c0c0:	b103      	cbz	r3, 800c0c4 <_kill_r+0x1c>
 800c0c2:	6023      	str	r3, [r4, #0]
 800c0c4:	bd38      	pop	{r3, r4, r5, pc}
 800c0c6:	bf00      	nop
 800c0c8:	2400045c 	.word	0x2400045c

0800c0cc <_getpid_r>:
 800c0cc:	f7f4 bf60 	b.w	8000f90 <_getpid>

0800c0d0 <_init>:
 800c0d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0d2:	bf00      	nop
 800c0d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0d6:	bc08      	pop	{r3}
 800c0d8:	469e      	mov	lr, r3
 800c0da:	4770      	bx	lr

0800c0dc <_fini>:
 800c0dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c0de:	bf00      	nop
 800c0e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c0e2:	bc08      	pop	{r3}
 800c0e4:	469e      	mov	lr, r3
 800c0e6:	4770      	bx	lr
