<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer20K_LUT-Network\primer25k\src\lcd.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Feb 17 03:07:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>12491</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9814</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>15</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>34</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>352</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Base</td>
<td>80.000</td>
<td>12.500
<td>0.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td>cmos_16bit_clk </td>
</tr>
<tr>
<td>mem_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>1.250</td>
<td></td>
<td></td>
<td>memory_clk </td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Base</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cmos_pclk </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>Pout_vs_dn[4]</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>Pout_vs_dn_4_s0/Q </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>3.077</td>
<td>325.000
<td>0.000</td>
<td>1.538</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_tmds/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>15.385</td>
<td>65.000
<td>0.000</td>
<td>7.692</td>
<td>pll_tmds/PLLA_inst/CLKOUT0</td>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>cmos_16bit_clk</td>
<td>12.500(MHz)</td>
<td>107.686(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>cmos_pclk</td>
<td>25.000(MHz)</td>
<td>524.590(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>96.154(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>121.858(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>Pout_vs_dn[4]</td>
<td>100.000(MHz)</td>
<td>594.133(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>116.750(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>108.328(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>65.000(MHz)</td>
<td>88.371(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of mem_clk!</h4>
<h4>No timing paths to get frequency of pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_16bit_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cmos_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Pout_vs_dn[4]</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Pout_vs_dn[4]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_tmds/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.600</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>10.336</td>
</tr>
<tr>
<td>2</td>
<td>9.884</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>10.050</td>
</tr>
<tr>
<td>3</td>
<td>9.986</td>
<td>i2c_config_m0/lut_index_7_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>9.945</td>
</tr>
<tr>
<td>4</td>
<td>10.265</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>9.685</td>
</tr>
<tr>
<td>5</td>
<td>10.328</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>9.620</td>
</tr>
<tr>
<td>6</td>
<td>10.420</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>9.535</td>
</tr>
<tr>
<td>7</td>
<td>10.573</td>
<td>i2c_config_m0/lut_index_6_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>9.344</td>
</tr>
<tr>
<td>8</td>
<td>10.594</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.342</td>
</tr>
<tr>
<td>9</td>
<td>12.341</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>7.366</td>
</tr>
<tr>
<td>10</td>
<td>12.726</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/i2c_write_req_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>7.229</td>
</tr>
<tr>
<td>11</td>
<td>12.918</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.019</td>
</tr>
<tr>
<td>12</td>
<td>13.709</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/lut_index_8_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>6.236</td>
</tr>
<tr>
<td>13</td>
<td>13.709</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>6.236</td>
</tr>
<tr>
<td>14</td>
<td>13.762</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>5.910</td>
</tr>
<tr>
<td>15</td>
<td>14.058</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/lut_index_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.879</td>
</tr>
<tr>
<td>16</td>
<td>14.078</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.859</td>
</tr>
<tr>
<td>17</td>
<td>14.094</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/lut_index_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>5.851</td>
</tr>
<tr>
<td>18</td>
<td>14.094</td>
<td>i2c_config_m0/lut_index_3_s2/Q</td>
<td>i2c_config_m0/lut_index_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>-0.009</td>
<td>5.851</td>
</tr>
<tr>
<td>19</td>
<td>14.097</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>5.585</td>
</tr>
<tr>
<td>20</td>
<td>14.277</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.014</td>
<td>5.645</td>
</tr>
<tr>
<td>21</td>
<td>14.479</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.458</td>
</tr>
<tr>
<td>22</td>
<td>14.487</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.007</td>
<td>5.443</td>
</tr>
<tr>
<td>23</td>
<td>14.666</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.270</td>
</tr>
<tr>
<td>24</td>
<td>14.812</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.004</td>
<td>5.120</td>
</tr>
<tr>
<td>25</td>
<td>15.194</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.012</td>
<td>4.730</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>2</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>3</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>4</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>5</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>6</td>
<td>0.374</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>7</td>
<td>0.374</td>
<td>i2c_config_m0/lut_index_9_s2/Q</td>
<td>i2c_config_m0/lut_index_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.375</td>
</tr>
<tr>
<td>8</td>
<td>0.377</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.379</td>
</tr>
<tr>
<td>9</td>
<td>0.381</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>10</td>
<td>0.381</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.382</td>
</tr>
<tr>
<td>11</td>
<td>0.389</td>
<td>i2c_config_m0/lut_index_0_s4/Q</td>
<td>i2c_config_m0/lut_index_0_s4/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>12</td>
<td>0.389</td>
<td>i2c_config_m0/lut_index_1_s2/Q</td>
<td>i2c_config_m0/lut_index_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.390</td>
</tr>
<tr>
<td>13</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>14</td>
<td>0.440</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>15</td>
<td>0.447</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.449</td>
</tr>
<tr>
<td>16</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>18</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>19</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>20</td>
<td>0.449</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>21</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>22</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>23</td>
<td>0.452</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>24</td>
<td>0.455</td>
<td>i2c_config_m0/lut_index_2_s2/Q</td>
<td>i2c_config_m0/lut_index_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>25</td>
<td>0.455</td>
<td>i2c_config_m0/lut_index_4_s2/Q</td>
<td>i2c_config_m0/lut_index_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.722</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.769</td>
<td>1.311</td>
<td>2.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-3.722</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.769</td>
<td>1.311</td>
<td>2.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-3.722</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.769</td>
<td>1.311</td>
<td>2.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-3.722</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.769</td>
<td>1.311</td>
<td>2.798</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.161</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>0.385</td>
<td>-1.308</td>
<td>1.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.161</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>0.385</td>
<td>-1.308</td>
<td>1.526</td>
</tr>
<tr>
<td>7</td>
<td>1.444</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>3.122</td>
</tr>
<tr>
<td>8</td>
<td>1.453</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>3.122</td>
</tr>
<tr>
<td>9</td>
<td>1.517</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.128</td>
</tr>
<tr>
<td>10</td>
<td>1.517</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.128</td>
</tr>
<tr>
<td>11</td>
<td>1.517</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.128</td>
</tr>
<tr>
<td>12</td>
<td>1.521</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.129</td>
</tr>
<tr>
<td>13</td>
<td>1.521</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.129</td>
</tr>
<tr>
<td>14</td>
<td>1.521</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.129</td>
</tr>
<tr>
<td>15</td>
<td>1.521</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.002</td>
<td>3.129</td>
</tr>
<tr>
<td>16</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>17</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>18</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>19</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_11_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>20</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>21</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.004</td>
<td>3.127</td>
</tr>
<tr>
<td>22</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_10_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.008</td>
<td>3.122</td>
</tr>
<tr>
<td>23</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.020</td>
<td>3.111</td>
</tr>
<tr>
<td>24</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.020</td>
<td>3.111</td>
</tr>
<tr>
<td>25</td>
<td>1.522</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>5.000</td>
<td>0.020</td>
<td>3.111</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.023</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-0.385</td>
<td>-1.317</td>
<td>0.856</td>
</tr>
<tr>
<td>2</td>
<td>0.023</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>-0.385</td>
<td>-1.317</td>
<td>0.856</td>
</tr>
<tr>
<td>3</td>
<td>1.742</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_1_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>1.534</td>
</tr>
<tr>
<td>4</td>
<td>1.742</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>1.534</td>
</tr>
<tr>
<td>5</td>
<td>1.742</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>1.534</td>
</tr>
<tr>
<td>6</td>
<td>1.742</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.019</td>
<td>1.534</td>
</tr>
<tr>
<td>7</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s3/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>8</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s3/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>9</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>10</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>11</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>12</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1/PRESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.551</td>
</tr>
<tr>
<td>13</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.534</td>
</tr>
<tr>
<td>14</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.534</td>
</tr>
<tr>
<td>15</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.534</td>
</tr>
<tr>
<td>16</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.534</td>
</tr>
<tr>
<td>17</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.024</td>
<td>1.534</td>
</tr>
<tr>
<td>18</td>
<td>1.747</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/PRESET</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.001</td>
<td>1.558</td>
</tr>
<tr>
<td>19</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.577</td>
</tr>
<tr>
<td>20</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.577</td>
</tr>
<tr>
<td>21</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.577</td>
</tr>
<tr>
<td>22</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.577</td>
</tr>
<tr>
<td>23</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.574</td>
</tr>
<tr>
<td>24</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.574</td>
</tr>
<tr>
<td>25</td>
<td>1.751</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0/CLEAR</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>1.577</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>0.713</td>
<td>0.963</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td>2</td>
<td>0.713</td>
<td>0.963</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/state_1_s2</td>
</tr>
<tr>
<td>3</td>
<td>0.713</td>
<td>0.963</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>0.714</td>
<td>0.964</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td>5</td>
<td>0.714</td>
<td>0.964</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>0.715</td>
<td>0.965</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
<tr>
<td>7</td>
<td>0.715</td>
<td>0.965</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>0.717</td>
<td>0.967</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>0.717</td>
<td>0.967</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td>10</td>
<td>0.717</td>
<td>0.967</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.922</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>3.598</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>5.992</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s91/I0</td>
</tr>
<tr>
<td>6.518</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s91/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s81/I0</td>
</tr>
<tr>
<td>8.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s81/F</td>
</tr>
<tr>
<td>8.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s52/I1</td>
</tr>
<tr>
<td>8.629</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s52/F</td>
</tr>
<tr>
<td>9.318</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s19/I1</td>
</tr>
<tr>
<td>9.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C45[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s19/F</td>
</tr>
<tr>
<td>10.787</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s9/I1</td>
</tr>
<tr>
<td>11.303</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C38[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s9/F</td>
</tr>
<tr>
<td>11.461</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s6/I3</td>
</tr>
<tr>
<td>11.922</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s6/F</td>
</tr>
<tr>
<td>11.922</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0/CLK</td>
</tr>
<tr>
<td>21.522</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.505, 33.910%; route: 6.449, 62.390%; tC2Q: 0.382, 3.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.510</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.694</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s57/I0</td>
</tr>
<tr>
<td>7.191</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C35[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s57/F</td>
</tr>
<tr>
<td>7.679</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s34/I2</td>
</tr>
<tr>
<td>7.941</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C36[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s34/F</td>
</tr>
<tr>
<td>8.914</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C41[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s30/I3</td>
</tr>
<tr>
<td>9.435</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C41[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s30/F</td>
</tr>
<tr>
<td>9.973</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C44[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s13/I3</td>
</tr>
<tr>
<td>10.434</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C44[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s13/F</td>
</tr>
<tr>
<td>10.591</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s7/I3</td>
</tr>
<tr>
<td>11.108</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C43[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s7/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n228_s6/I0</td>
</tr>
<tr>
<td>11.626</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n228_s6/F</td>
</tr>
<tr>
<td>11.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.574</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0/CLK</td>
</tr>
<tr>
<td>21.510</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C43[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.273, 32.562%; route: 6.395, 63.632%; tC2Q: 0.382, 3.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.368%; route: 0.891, 56.632%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.986</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/Q</td>
</tr>
<tr>
<td>3.101</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s15/I3</td>
</tr>
<tr>
<td>3.598</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>61</td>
<td>R7C35[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s15/F</td>
</tr>
<tr>
<td>5.992</td>
<td>2.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C39[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s91/I0</td>
</tr>
<tr>
<td>6.518</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C39[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s91/F</td>
</tr>
<tr>
<td>7.644</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s81/I0</td>
</tr>
<tr>
<td>8.106</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s81/F</td>
</tr>
<tr>
<td>8.108</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s52/I1</td>
</tr>
<tr>
<td>8.629</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s52/F</td>
</tr>
<tr>
<td>9.318</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C45[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n203_s19/I1</td>
</tr>
<tr>
<td>9.839</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C45[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n203_s19/F</td>
</tr>
<tr>
<td>10.652</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s7/I1</td>
</tr>
<tr>
<td>11.067</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s7/F</td>
</tr>
<tr>
<td>11.069</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n207_s6/I0</td>
</tr>
<tr>
<td>11.531</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n207_s6/F</td>
</tr>
<tr>
<td>11.531</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.581</td>
<td>0.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0/CLK</td>
</tr>
<tr>
<td>21.517</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C38[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.404, 34.226%; route: 6.159, 61.928%; tC2Q: 0.382, 3.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.179%; route: 0.898, 56.821%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.261</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>8.686</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s37/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s37/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s20/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s20/F</td>
</tr>
<tr>
<td>10.345</td>
<td>0.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s10/I3</td>
</tr>
<tr>
<td>10.806</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C37[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s10/F</td>
</tr>
<tr>
<td>10.999</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n219_s6/I3</td>
</tr>
<tr>
<td>11.261</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n219_s6/F</td>
</tr>
<tr>
<td>11.261</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.590</td>
<td>0.908</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
<tr>
<td>21.526</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C37[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.453, 25.323%; route: 6.850, 70.728%; tC2Q: 0.382, 3.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.925%; route: 0.908, 57.075%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.524</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>i2c_config_m0/n79_s2/I0</td>
</tr>
<tr>
<td>4.390</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s2/F</td>
</tr>
<tr>
<td>7.376</td>
<td>2.986</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s72/I1</td>
</tr>
<tr>
<td>7.838</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s72/F</td>
</tr>
<tr>
<td>7.840</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s50/I3</td>
</tr>
<tr>
<td>8.356</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s50/F</td>
</tr>
<tr>
<td>8.684</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s27/I2</td>
</tr>
<tr>
<td>9.205</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s27/F</td>
</tr>
<tr>
<td>9.207</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s15/I2</td>
</tr>
<tr>
<td>9.734</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C36[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s15/F</td>
</tr>
<tr>
<td>9.891</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s8/I1</td>
</tr>
<tr>
<td>10.352</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C35[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s8/F</td>
</tr>
<tr>
<td>10.680</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n223_s6/I2</td>
</tr>
<tr>
<td>11.196</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n223_s6/F</td>
</tr>
<tr>
<td>11.196</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.587</td>
<td>0.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
<tr>
<td>21.524</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C33[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.529, 36.681%; route: 5.709, 59.343%; tC2Q: 0.382, 3.976%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.992%; route: 0.905, 57.008%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>8.686</td>
<td>1.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s37/I1</td>
</tr>
<tr>
<td>8.976</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C32[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s37/F</td>
</tr>
<tr>
<td>8.981</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C32[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s20/I1</td>
</tr>
<tr>
<td>9.396</td>
<td>0.415</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R3C32[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s20/F</td>
</tr>
<tr>
<td>9.726</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s10/I3</td>
</tr>
<tr>
<td>10.248</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C34[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s10/F</td>
</tr>
<tr>
<td>10.595</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s6/I3</td>
</tr>
<tr>
<td>11.111</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s6/F</td>
</tr>
<tr>
<td>11.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.595</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C33[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.766, 29.012%; route: 6.386, 66.977%; tC2Q: 0.382, 4.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.790%; route: 0.913, 57.210%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>1.968</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/Q</td>
</tr>
<tr>
<td>2.383</td>
<td>0.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C39[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s20/I0</td>
</tr>
<tr>
<td>2.904</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R2C39[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s20/F</td>
</tr>
<tr>
<td>5.587</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s82/I0</td>
</tr>
<tr>
<td>6.048</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R4C45[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s82/F</td>
</tr>
<tr>
<td>7.581</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C37[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s114/I2</td>
</tr>
<tr>
<td>7.843</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C37[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s114/F</td>
</tr>
<tr>
<td>8.003</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s50/I2</td>
</tr>
<tr>
<td>8.525</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R5C36[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s50/F</td>
</tr>
<tr>
<td>8.900</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s18/I3</td>
</tr>
<tr>
<td>9.397</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C38[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s18/F</td>
</tr>
<tr>
<td>9.745</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s9/I1</td>
</tr>
<tr>
<td>10.266</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s9/F</td>
</tr>
<tr>
<td>10.403</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n215_s6/I3</td>
</tr>
<tr>
<td>10.930</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n215_s6/F</td>
</tr>
<tr>
<td>10.930</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.566</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0/CLK</td>
</tr>
<tr>
<td>21.502</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C38[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.311, 35.437%; route: 5.650, 60.470%; tC2Q: 0.382, 4.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.584%; route: 0.883, 56.416%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>7.155</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C42[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s28/I1</td>
</tr>
<tr>
<td>7.671</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C42[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s28/F</td>
</tr>
<tr>
<td>8.608</td>
<td>0.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C47[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s15/I2</td>
</tr>
<tr>
<td>9.105</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C47[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s15/F</td>
</tr>
<tr>
<td>9.874</td>
<td>0.769</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s8/I1</td>
</tr>
<tr>
<td>10.390</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C43[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s8/F</td>
</tr>
<tr>
<td>10.392</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n211_s6/I2</td>
</tr>
<tr>
<td>10.919</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n211_s6/F</td>
</tr>
<tr>
<td>10.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/txr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0/CLK</td>
</tr>
<tr>
<td>21.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C43[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.080, 32.968%; route: 5.880, 62.938%; tC2Q: 0.382, 4.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>8.140</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[2][A]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>8.403</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C37[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>8.543</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][B]</td>
<td>i2c_config_m0/i2c_write_req_s6/I1</td>
</tr>
<tr>
<td>8.805</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_write_req_s6/F</td>
</tr>
<tr>
<td>8.943</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.595</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>21.284</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 21.025%; route: 5.435, 73.782%; tC2Q: 0.382, 5.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.790%; route: 0.913, 57.210%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.531</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>8.140</td>
<td>1.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[2][A]</td>
<td>i2c_config_m0/n124_s14/I1</td>
</tr>
<tr>
<td>8.403</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C37[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n124_s14/F</td>
</tr>
<tr>
<td>8.805</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_write_req_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.595</td>
<td>0.913</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
<tr>
<td>21.531</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C37[0][A]</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 17.794%; route: 5.560, 76.915%; tC2Q: 0.382, 5.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 42.790%; route: 0.913, 57.210%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.918</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.466</td>
<td>1.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C42[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n199_s9/I0</td>
</tr>
<tr>
<td>6.993</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R2C42[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n199_s9/F</td>
</tr>
<tr>
<td>8.333</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>i2c_config_m0/n100_s8/I1</td>
</tr>
<tr>
<td>8.595</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n100_s8/F</td>
</tr>
<tr>
<td>8.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>i2c_config_m0/state_0_s0/CLK</td>
</tr>
<tr>
<td>21.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C35[1][B]</td>
<td>i2c_config_m0/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.286, 18.326%; route: 5.350, 76.224%; tC2Q: 0.382, 5.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.319</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>i2c_config_m0/n75_s4/I0</td>
</tr>
<tr>
<td>6.734</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C37[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s4/F</td>
</tr>
<tr>
<td>6.931</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>i2c_config_m0/n73_s2/I2</td>
</tr>
<tr>
<td>7.346</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s2/F</td>
</tr>
<tr>
<td>7.351</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>i2c_config_m0/n73_s3/I1</td>
</tr>
<tr>
<td>7.813</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s3/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>i2c_config_m0/lut_index_8_s2/CLK</td>
</tr>
<tr>
<td>21.522</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[1][B]</td>
<td>i2c_config_m0/lut_index_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.789, 28.683%; route: 4.065, 65.183%; tC2Q: 0.382, 6.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.319</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>i2c_config_m0/n75_s4/I0</td>
</tr>
<tr>
<td>6.734</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C37[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s4/F</td>
</tr>
<tr>
<td>6.931</td>
<td>0.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[3][A]</td>
<td>i2c_config_m0/n73_s2/I2</td>
</tr>
<tr>
<td>7.346</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R2C36[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n73_s2/F</td>
</tr>
<tr>
<td>7.351</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/n72_s1/I1</td>
</tr>
<tr>
<td>7.813</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s1/F</td>
</tr>
<tr>
<td>7.813</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>21.522</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.789, 28.683%; route: 4.065, 65.183%; tC2Q: 0.382, 6.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.958</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C28[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/I0</td>
</tr>
<tr>
<td>3.106</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I2</td>
</tr>
<tr>
<td>4.591</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I3</td>
</tr>
<tr>
<td>5.168</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>5.726</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I2</td>
</tr>
<tr>
<td>6.016</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>6.201</td>
<td>0.185</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/I3</td>
</tr>
<tr>
<td>6.662</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C28[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s3/F</td>
</tr>
<tr>
<td>6.822</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/I2</td>
</tr>
<tr>
<td>7.348</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C28[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s2/F</td>
</tr>
<tr>
<td>7.486</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.559</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>21.247</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.316%; route: 0.893, 56.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.938, 49.704%; route: 2.590, 43.824%; tC2Q: 0.382, 6.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.785%; route: 0.876, 56.215%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.455</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.939</td>
<td>2.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>i2c_config_m0/n76_s1/I0</td>
</tr>
<tr>
<td>7.455</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s1/F</td>
</tr>
<tr>
<td>7.455</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>i2c_config_m0/lut_index_5_s2/CLK</td>
</tr>
<tr>
<td>21.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C35[2][B]</td>
<td>i2c_config_m0/lut_index_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.014, 17.244%; route: 4.483, 76.249%; tC2Q: 0.382, 6.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.435</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>i2c_config_m0/n79_s2/I0</td>
</tr>
<tr>
<td>4.390</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s2/F</td>
</tr>
<tr>
<td>6.909</td>
<td>2.519</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/n79_s3/I1</td>
</tr>
<tr>
<td>7.435</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s3/F</td>
</tr>
<tr>
<td>7.435</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>21.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.053, 17.965%; route: 4.424, 75.507%; tC2Q: 0.382, 6.529%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.319</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>i2c_config_m0/n75_s4/I0</td>
</tr>
<tr>
<td>6.734</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C37[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s4/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>i2c_config_m0/n75_s3/I1</td>
</tr>
<tr>
<td>7.428</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s3/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
<tr>
<td>21.522</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[0][B]</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.589%; route: 4.030, 68.874%; tC2Q: 0.382, 6.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.522</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/Q</td>
</tr>
<tr>
<td>4.283</td>
<td>2.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C47[3][A]</td>
<td>i2c_config_m0/n76_s2/I1</td>
</tr>
<tr>
<td>4.780</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R8C47[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n76_s2/F</td>
</tr>
<tr>
<td>6.319</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C37[3][A]</td>
<td>i2c_config_m0/n75_s4/I0</td>
</tr>
<tr>
<td>6.734</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R2C37[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n75_s4/F</td>
</tr>
<tr>
<td>6.901</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>i2c_config_m0/n74_s1/I1</td>
</tr>
<tr>
<td>7.428</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n74_s1/F</td>
</tr>
<tr>
<td>7.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.586</td>
<td>0.903</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2/CLK</td>
</tr>
<tr>
<td>21.522</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C36[0][A]</td>
<td>i2c_config_m0/lut_index_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.439, 24.589%; route: 4.030, 68.874%; tC2Q: 0.382, 6.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.043%; route: 0.903, 56.957%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.255</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.573</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
</tr>
<tr>
<td>2.101</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/I1</td>
</tr>
<tr>
<td>2.622</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/I3</td>
</tr>
<tr>
<td>3.663</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/I3</td>
</tr>
<tr>
<td>4.318</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>5.004</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/I2</td>
</tr>
<tr>
<td>5.471</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/F</td>
</tr>
<tr>
<td>5.821</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/I1</td>
</tr>
<tr>
<td>7.021</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s2/F</td>
</tr>
<tr>
<td>7.158</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.566</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>21.255</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.385%; route: 0.891, 56.615%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.315, 59.355%; route: 1.888, 33.796%; tC2Q: 0.382, 6.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.584%; route: 0.883, 56.416%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.573</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
</tr>
<tr>
<td>2.101</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/I1</td>
</tr>
<tr>
<td>2.622</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/I3</td>
</tr>
<tr>
<td>3.663</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/I3</td>
</tr>
<tr>
<td>4.318</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>5.004</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/I2</td>
</tr>
<tr>
<td>5.471</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/F</td>
</tr>
<tr>
<td>5.821</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>6.692</td>
<td>0.355</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/I0</td>
</tr>
<tr>
<td>7.218</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s0/F</td>
</tr>
<tr>
<td>7.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.559</td>
<td>0.876</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0/CLK</td>
</tr>
<tr>
<td>21.495</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.385%; route: 0.891, 56.615%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.320, 58.813%; route: 1.942, 34.411%; tC2Q: 0.382, 6.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.785%; route: 0.876, 56.215%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.479</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>1.959</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>3.864</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[0][A]</td>
<td>i2c_config_m0/n79_s2/I0</td>
</tr>
<tr>
<td>4.390</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R2C47[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s2/F</td>
</tr>
<tr>
<td>6.771</td>
<td>2.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/n78_s1/I1</td>
</tr>
<tr>
<td>7.034</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n78_s1/F</td>
</tr>
<tr>
<td>7.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2/CLK</td>
</tr>
<tr>
<td>21.513</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>i2c_config_m0/lut_index_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.789, 14.453%; route: 4.286, 78.539%; tC2Q: 0.382, 7.009%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.299%; route: 0.894, 56.701%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.487</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.016</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.573</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/CLK</td>
</tr>
<tr>
<td>1.956</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R7C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_12_s0/Q</td>
</tr>
<tr>
<td>2.101</td>
<td>0.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/I1</td>
</tr>
<tr>
<td>2.622</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C28[3][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s3/F</td>
</tr>
<tr>
<td>3.147</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/I3</td>
</tr>
<tr>
<td>3.663</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C29[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s4/F</td>
</tr>
<tr>
<td>4.056</td>
<td>0.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/I3</td>
</tr>
<tr>
<td>4.318</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R9C27[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n300_s2/F</td>
</tr>
<tr>
<td>4.488</td>
<td>0.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/I3</td>
</tr>
<tr>
<td>5.004</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n296_s1/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/I2</td>
</tr>
<tr>
<td>5.471</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C26[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n298_s0/F</td>
</tr>
<tr>
<td>5.821</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/I0</td>
</tr>
<tr>
<td>6.337</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R8C27[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n347_s1/F</td>
</tr>
<tr>
<td>6.499</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/I3</td>
</tr>
<tr>
<td>7.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n353_s8/F</td>
</tr>
<tr>
<td>7.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.566</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0/CLK</td>
</tr>
<tr>
<td>21.502</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.385%; route: 0.891, 56.615%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.310, 60.818%; route: 1.750, 32.154%; tC2Q: 0.382, 7.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.584%; route: 0.883, 56.416%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.512</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.958</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C28[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/I0</td>
</tr>
<tr>
<td>3.106</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I2</td>
</tr>
<tr>
<td>4.591</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/I3</td>
</tr>
<tr>
<td>5.168</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C28[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s3/F</td>
</tr>
<tr>
<td>5.726</td>
<td>0.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/I2</td>
</tr>
<tr>
<td>6.016</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C29[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s2/F</td>
</tr>
<tr>
<td>6.384</td>
<td>0.369</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/I1</td>
</tr>
<tr>
<td>6.846</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n356_s0/F</td>
</tr>
<tr>
<td>6.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.576</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0/CLK</td>
</tr>
<tr>
<td>21.512</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.316%; route: 0.893, 56.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.411, 45.754%; route: 2.476, 46.988%; tC2Q: 0.382, 7.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.316%; route: 0.893, 56.684%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.508</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.958</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C28[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/I0</td>
</tr>
<tr>
<td>3.106</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I2</td>
</tr>
<tr>
<td>4.591</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I3</td>
</tr>
<tr>
<td>5.214</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>5.624</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>6.169</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/I1</td>
</tr>
<tr>
<td>6.696</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s0/F</td>
</tr>
<tr>
<td>6.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.571</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0/CLK</td>
</tr>
<tr>
<td>21.508</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/al_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.316%; route: 0.893, 56.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 48.730%; route: 2.243, 43.799%; tC2Q: 0.382, 7.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.437%; route: 0.889, 56.563%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.576</td>
<td>0.893</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/CLK</td>
</tr>
<tr>
<td>1.958</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R6C28[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_5_s0/Q</td>
</tr>
<tr>
<td>2.691</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C26[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/I0</td>
</tr>
<tr>
<td>3.106</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R9C26[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n316_s2/F</td>
</tr>
<tr>
<td>3.273</td>
<td>0.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/I1</td>
</tr>
<tr>
<td>3.688</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n318_s2/F</td>
</tr>
<tr>
<td>4.176</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[3][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/I2</td>
</tr>
<tr>
<td>4.591</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R7C27[3][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n314_s1/F</td>
</tr>
<tr>
<td>4.753</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/I3</td>
</tr>
<tr>
<td>5.214</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n322_s1/F</td>
</tr>
<tr>
<td>5.362</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/I3</td>
</tr>
<tr>
<td>5.624</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n269_s4/F</td>
</tr>
<tr>
<td>5.789</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/I3</td>
</tr>
<tr>
<td>6.306</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n345_s1/F</td>
</tr>
<tr>
<td>6.306</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.564</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0/CLK</td>
</tr>
<tr>
<td>21.500</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 43.316%; route: 0.893, 56.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.485, 52.537%; route: 1.862, 39.376%; tC2Q: 0.382, 8.087%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 43.645%; route: 0.881, 56.355%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.251</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C25[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/I0</td>
</tr>
<tr>
<td>1.450</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n44_s3/F</td>
</tr>
<tr>
<td>1.450</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C25[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.863%; route: 0.399, 37.137%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.248</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.255</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1/I1</td>
</tr>
<tr>
<td>1.447</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n157_s1/F</td>
</tr>
<tr>
<td>1.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.072</td>
<td>0.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.073</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.028%; route: 0.396, 36.972%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/I3</td>
</tr>
<tr>
<td>1.449</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n150_s2/F</td>
</tr>
<tr>
<td>1.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.440</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.066</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/Q</td>
</tr>
<tr>
<td>1.249</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/I1</td>
</tr>
<tr>
<td>1.440</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n203_s10/F</td>
</tr>
<tr>
<td>1.440</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.065</td>
<td>0.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0/CLK</td>
</tr>
<tr>
<td>1.066</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C30[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.416%; route: 0.390, 36.584%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.416%; route: 0.390, 36.584%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s9/I1</td>
</tr>
<tr>
<td>1.444</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s9/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/read_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/read_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R2C31[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/start_s5/Q</td>
</tr>
<tr>
<td>1.253</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/n81_s6/I0</td>
</tr>
<tr>
<td>1.444</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/n81_s6/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/start_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/start_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/n72_s1/I2</td>
</tr>
<tr>
<td>1.449</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n72_s1/F</td>
</tr>
<tr>
<td>1.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[1][A]</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 51.000%; route: 0.008, 2.000%; tC2Q: 0.176, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.377</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.243</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.254</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n158_s2/I0</td>
</tr>
<tr>
<td>1.446</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n158_s2/F</td>
</tr>
<tr>
<td>1.446</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.067</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.068</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C27[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.495%; route: 0.011, 2.970%; tC2Q: 0.176, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.323%; route: 0.391, 36.677%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/Q</td>
</tr>
<tr>
<td>1.261</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/I0</td>
</tr>
<tr>
<td>1.452</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n12_s3/F</td>
</tr>
<tr>
<td>1.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C28[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/slave_wait_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.057</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/Q</td>
</tr>
<tr>
<td>1.248</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/I0</td>
</tr>
<tr>
<td>1.439</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n310_s0/F</td>
</tr>
<tr>
<td>1.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.057</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0/CLK</td>
</tr>
<tr>
<td>1.058</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.922%; route: 0.381, 36.078%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 50.000%; route: 0.015, 3.922%; tC2Q: 0.176, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.922%; route: 0.381, 36.078%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>132</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/Q</td>
</tr>
<tr>
<td>1.268</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/n81_s5/I0</td>
</tr>
<tr>
<td>1.459</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n81_s5/F</td>
</tr>
<tr>
<td>1.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_0_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>i2c_config_m0/lut_index_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>125</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/Q</td>
</tr>
<tr>
<td>1.268</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>i2c_config_m0/n80_s4/I3</td>
</tr>
<tr>
<td>1.459</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n80_s4/F</td>
</tr>
<tr>
<td>1.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>i2c_config_m0/lut_index_1_s2/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[0][A]</td>
<td>i2c_config_m0/lut_index_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 49.038%; route: 0.019, 4.808%; tC2Q: 0.180, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/I2</td>
</tr>
<tr>
<td>1.515</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n155_s2/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.440</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R2C26[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/Q</td>
</tr>
<tr>
<td>1.258</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/I1</td>
</tr>
<tr>
<td>1.515</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n146_s2/F</td>
</tr>
<tr>
<td>1.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 58.357%; route: 0.008, 1.700%; tC2Q: 0.176, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>20</td>
<td>R2C31[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/Q</td>
</tr>
<tr>
<td>1.260</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/next_state_1_s30/I3</td>
</tr>
<tr>
<td>1.518</td>
<td>0.257</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/next_state_1_s30/F</td>
</tr>
<tr>
<td>1.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/state_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C31[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/state_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 57.382%; route: 0.015, 3.343%; tC2Q: 0.176, 39.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C27[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/dSDA_s0/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0/I0</td>
</tr>
<tr>
<td>1.519</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n238_s0/F</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sto_condition_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[2][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/CLK</td>
</tr>
<tr>
<td>1.245</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C27[2][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSDA_2_s0/Q</td>
</tr>
<tr>
<td>1.328</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/I0</td>
</tr>
<tr>
<td>1.519</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n221_s0/F</td>
</tr>
<tr>
<td>1.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSDA_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C30[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2_s1/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/I0</td>
</tr>
<tr>
<td>1.524</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n31_s0/F</td>
</tr>
<tr>
<td>1.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.524</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/CLK</td>
</tr>
<tr>
<td>1.250</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_4_s1/Q</td>
</tr>
<tr>
<td>1.333</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/n29_s0/I0</td>
</tr>
<tr>
<td>1.524</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/n29_s0/F</td>
</tr>
<tr>
<td>1.524</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C30[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.449</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C26[0][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_1_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.274</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 60.833%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n216_s0/I2</td>
</tr>
<tr>
<td>1.523</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/n216_s0/F</td>
</tr>
<tr>
<td>1.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[0][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sSCL_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.149%; route: 0.086, 19.008%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[2][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C26[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.523</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][B]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/CLK</td>
</tr>
<tr>
<td>1.246</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C26[1][B]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_1_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.277</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.070</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0/CLK</td>
</tr>
<tr>
<td>1.071</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C26[1][A]</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/fSCL_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.277, 61.157%; tC2Q: 0.176, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.157%; route: 0.394, 36.843%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.070</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.249</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>101</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/Q</td>
</tr>
<tr>
<td>1.268</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/n79_s3/I0</td>
</tr>
<tr>
<td>1.525</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n79_s3/F</td>
</tr>
<tr>
<td>1.525</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.069</td>
<td>0.393</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/lut_index_2_s2/CLK</td>
</tr>
<tr>
<td>1.070</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>i2c_config_m0/lut_index_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 56.438%; route: 0.019, 4.110%; tC2Q: 0.180, 39.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 63.194%; route: 0.393, 36.806%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>1.254</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>89</td>
<td>R2C36[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>i2c_config_m0/n77_s3/I1</td>
</tr>
<tr>
<td>1.530</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td style=" background: #97FFFF;">i2c_config_m0/n77_s3/F</td>
</tr>
<tr>
<td>1.530</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td style=" font-weight:bold;">i2c_config_m0/lut_index_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>126</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>i2c_config_m0/lut_index_4_s2/CLK</td>
</tr>
<tr>
<td>1.075</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C36[2][A]</td>
<td>i2c_config_m0/lut_index_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 56.438%; route: 0.019, 4.110%; tC2Q: 0.180, 39.452%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 62.899%; route: 0.398, 37.101%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>31.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>32.189</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>32.557</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>34.987</td>
<td>2.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C63[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.769</td>
<td>30.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>31.647</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>31.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
<tr>
<td>31.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C63[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.430, 86.863%; tC2Q: 0.368, 13.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>31.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>32.189</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>32.557</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>34.987</td>
<td>2.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.769</td>
<td>30.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>31.647</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0/CLK</td>
</tr>
<tr>
<td>31.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
<tr>
<td>31.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C63[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.430, 86.863%; tC2Q: 0.368, 13.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>31.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>32.189</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>32.557</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>34.987</td>
<td>2.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.769</td>
<td>30.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>31.647</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>31.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td>31.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.430, 86.863%; tC2Q: 0.368, 13.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.265</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>31.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>32.189</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>32.557</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>34.987</td>
<td>2.430</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C63[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.769</td>
<td>30.769</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>30.769</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>31.647</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0/CLK</td>
</tr>
<tr>
<td>31.612</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
<tr>
<td>31.265</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C63[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.311</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.769</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.891, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.430, 86.863%; tC2Q: 0.368, 13.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>184.615</td>
<td>184.615</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>184.615</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.615</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>185.494</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>185.861</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C63[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>187.020</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>186.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>187.186</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>187.151</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>186.859</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C56[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 75.921%; tC2Q: 0.368, 24.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>187.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>186.859</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>184.615</td>
<td>184.615</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>184.615</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>184.615</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>185.494</td>
<td>0.878</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>185.861</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C63[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>187.020</td>
<td>1.159</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.000</td>
<td>185.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>186.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>187.186</td>
<td>0.888</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>187.151</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>186.859</td>
<td>-0.292</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.878, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.159, 75.921%; tC2Q: 0.368, 24.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.888, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.281</td>
<td>2.680</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[22]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.163</td>
<td>0.865</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>11.725</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[22]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.680, 85.829%; tC2Q: 0.442, 14.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.865, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.453</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.281</td>
<td>2.680</td>
<td>tNET</td>
<td>FF</td>
<td>8</td>
<td>BSRAM_R10[17]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.172</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>11.734</td>
<td>-0.438</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[17]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.680, 85.829%; tC2Q: 0.442, 14.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.286</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C60[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.151</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C60[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s1/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C60[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 85.851%; tC2Q: 0.442, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.286</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C60[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.151</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C60[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s1/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C60[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 85.851%; tC2Q: 0.442, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.286</td>
<td>2.685</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C60[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.151</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s1/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 85.851%; tC2Q: 0.442, 14.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.288</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C60[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.157</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s1/CLK</td>
</tr>
<tr>
<td>11.809</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C60[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 85.860%; tC2Q: 0.442, 14.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.288</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C60[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.157</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s1/CLK</td>
</tr>
<tr>
<td>11.809</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 85.860%; tC2Q: 0.442, 14.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.288</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C60[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.157</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s1/CLK</td>
</tr>
<tr>
<td>11.809</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C60[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 85.860%; tC2Q: 0.442, 14.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.288</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C60[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.157</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C60[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s1/CLK</td>
</tr>
<tr>
<td>11.809</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C60[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.687, 85.860%; tC2Q: 0.442, 14.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.859, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_11_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq2_wptr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.285</td>
<td>2.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C61[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.154</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C61[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s1/CLK</td>
</tr>
<tr>
<td>11.807</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C61[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.684, 85.847%; tC2Q: 0.442, 14.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.281</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.803</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.281</td>
<td>2.680</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C64[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.151</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C64[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_10_s0/CLK</td>
</tr>
<tr>
<td>11.803</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C64[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.680, 85.829%; tC2Q: 0.442, 14.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.853, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.269</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C60[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.139</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C60[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1/CLK</td>
</tr>
<tr>
<td>11.791</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C60[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 85.775%; tC2Q: 0.442, 14.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.269</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C60[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.139</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C60[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s1/CLK</td>
</tr>
<tr>
<td>11.791</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C60[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 85.775%; tC2Q: 0.442, 14.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.269</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.791</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>6.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>7.159</td>
<td>0.861</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>7.601</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>73</td>
<td>R13C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>10.269</td>
<td>2.668</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C60[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>11.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>12.139</td>
<td>0.841</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s1/CLK</td>
</tr>
<tr>
<td>11.791</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C60[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.861, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.668, 85.775%; tC2Q: 0.442, 14.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.841, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>15.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.761</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>15.941</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C63[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>16.617</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>16.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.693</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0/CLK</td>
</tr>
<tr>
<td>16.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
<tr>
<td>16.594</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C56[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 78.978%; tC2Q: 0.180, 21.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.617</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.594</td>
</tr>
<tr>
<td class="label">From</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.385</td>
<td>15.385</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>video_clk_gen/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.385</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>214</td>
<td>LEFTSIDE[0]</td>
<td>video_clk_gen/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>15.761</td>
<td>0.376</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C63[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/CLK</td>
</tr>
<tr>
<td>15.941</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C63[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0/Q</td>
</tr>
<tr>
<td>16.617</td>
<td>0.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>16.298</td>
<td>1.298</td>
<td>tCL</td>
<td>FF</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>16.693</td>
<td>0.395</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>16.728</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
<tr>
<td>16.594</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C56[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.317</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.385</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.376, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 78.978%; tC2Q: 0.180, 21.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.395, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_1_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C66[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C66[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.668</td>
<td>0.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1/CLK</td>
</tr>
<tr>
<td>1.479</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.370, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C62[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C62[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C66[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C62[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C62[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/cmd_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.239</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.680</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1/CLK</td>
</tr>
<tr>
<td>1.492</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.371, 88.396%; tC2Q: 0.180, 11.604%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.663</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C63[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C63[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.663</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C67[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[2][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.663</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C67[2][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.663</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C67[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.474</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.221</td>
<td>1.354</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.663</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C67[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.474</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C67[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.354, 88.264%; tC2Q: 0.180, 11.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.365, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.498</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.245</td>
<td>1.378</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C66[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4/CLK</td>
</tr>
<tr>
<td>1.498</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 88.443%; tC2Q: 0.180, 11.557%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[1][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C66[1][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 88.583%; tC2Q: 0.180, 11.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[3][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C66[3][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 88.583%; tC2Q: 0.180, 11.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[0][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C66[0][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 88.583%; tC2Q: 0.180, 11.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 88.583%; tC2Q: 0.180, 11.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.262</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.699</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C66[1][B]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 88.567%; tC2Q: 0.180, 11.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.262</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.511</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.262</td>
<td>1.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.699</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C66[0][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.394, 88.567%; tC2Q: 0.180, 11.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C56[1][A]</td>
<td>sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/CLK</td>
</tr>
<tr>
<td>1.867</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>154</td>
<td>R5C56[1][A]</td>
<td style=" font-weight:bold;">sdram_controller0/sdrc_top_inst/U1/sdrc_init_done_done_s0/Q</td>
</tr>
<tr>
<td>3.264</td>
<td>1.397</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[2][A]</td>
<td style=" font-weight:bold;">frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_memory/PLLA_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>1.298</td>
<td>1.298</td>
<td>tCL</td>
<td>RR</td>
<td>698</td>
<td>PLL_L[1]</td>
<td>pll_memory/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.702</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C66[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C66[2][A]</td>
<td>frameBuffer_SDRAM/vfb_sdram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.389, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.397, 88.583%; tC2Q: 0.180, 11.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.404, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_write_req_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_write_req_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/state_1_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/state_1_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/state_1_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.963</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.116</td>
<td>0.910</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.079</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.110</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_0_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.110</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.075</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.107</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/stop_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.107</td>
<td>0.902</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.072</td>
<td>0.397</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/txr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.106</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/i2c_master_top_m0/state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/lut_index_9_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.106</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/lut_index_9_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>0.717</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>0.967</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>i2c_config_m0/lut_index_6_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>19.205</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>20.106</td>
<td>0.901</td>
<td>tNET</td>
<td>FF</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.074</td>
<td>0.398</td>
<td>tNET</td>
<td>RR</td>
<td>i2c_config_m0/lut_index_6_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>938</td>
<td>cmos_16bit_clk</td>
<td>-2.833</td>
<td>2.173</td>
</tr>
<tr>
<td>798</td>
<td>cmos_xclk_d</td>
<td>-7.329</td>
<td>1.067</td>
</tr>
<tr>
<td>792</td>
<td>prev2_vsync</td>
<td>31.435</td>
<td>7.919</td>
</tr>
<tr>
<td>784</td>
<td>n7178_4</td>
<td>29.538</td>
<td>5.945</td>
</tr>
<tr>
<td>698</td>
<td>memory_clk45</td>
<td>-3.722</td>
<td>0.936</td>
</tr>
<tr>
<td>399</td>
<td>dvi_y[4]</td>
<td>5.026</td>
<td>3.718</td>
</tr>
<tr>
<td>229</td>
<td>control0[0]</td>
<td>3.115</td>
<td>2.375</td>
</tr>
<tr>
<td>214</td>
<td>video_clk</td>
<td>-2.413</td>
<td>0.915</td>
</tr>
<tr>
<td>196</td>
<td>n4427_11</td>
<td>5.154</td>
<td>3.694</td>
</tr>
<tr>
<td>154</td>
<td>O_sdrc_init_done_d</td>
<td>0.769</td>
<td>2.843</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R22C42</td>
<td>68.06%</td>
</tr>
<tr>
<td>R22C47</td>
<td>68.06%</td>
</tr>
<tr>
<td>R23C49</td>
<td>66.67%</td>
</tr>
<tr>
<td>R26C49</td>
<td>65.28%</td>
</tr>
<tr>
<td>R21C49</td>
<td>65.28%</td>
</tr>
<tr>
<td>R24C45</td>
<td>65.28%</td>
</tr>
<tr>
<td>R23C51</td>
<td>65.28%</td>
</tr>
<tr>
<td>R21C50</td>
<td>65.28%</td>
</tr>
<tr>
<td>R29C49</td>
<td>63.89%</td>
</tr>
<tr>
<td>R26C46</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_16bit_clk -period 80 -waveform {0 40} [get_nets {cmos_16bit_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name mem_clk -period 10 -waveform {0 1.25} [get_nets {memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name cmos_pclk -period 40 -waveform {0 5} [get_ports {cmos_pclk}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 18.518} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -hold -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
<tr>
<td>TC_REPORT_TIMING</td>
<td>Actived</td>
<td>report_timing -setup -from_clock [get_clocks {clk*}] -to_clock [get_clocks {clk*}] -max_paths 25 -max_common_paths 1</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
