Warning (10268): Verilog HDL information at contadorXY.sv(8): always construct contains both blocking and non-blocking assignments File: C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/VGA/contadorXY.sv Line: 8
Warning (10268): Verilog HDL information at regfile1x24b.sv(14): always construct contains both blocking and non-blocking assignments File: C:/Users/jjsol/OneDrive/Escritorio/Documentos/TEC/IIS-2024/TDD/Repositorios/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/VGA/regfile1x24b.sv Line: 14
