
---------- Begin Simulation Statistics ----------
final_tick                                 8922973125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    362                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560076                       # Number of bytes of host memory used
host_op_rate                                      371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18756.83                       # Real time elapsed on the host
host_tick_rate                                 280637                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6785396                       # Number of instructions simulated
sim_ops                                       6955203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005264                       # Number of seconds simulated
sim_ticks                                  5263860000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.421586                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181908                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               188659                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                321                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2420                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            187895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2341                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2750                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.lookups                  211788                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8184                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1250496                       # Number of instructions committed
system.cpu.committedOps                       1271751                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.193058                       # CPI: cycles per instruction
system.cpu.discardedOps                          5949                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             677958                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59053                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343627                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1280759                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313179                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          3992906                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  856747     67.37%     67.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                    960      0.08%     67.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60934      4.79%     72.23% # Class of committed instruction
system.cpu.op_class_0::MemWrite                353110     27.77%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1271751                       # Class of committed instruction
system.cpu.quiesceCycles                      4429270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2712147                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1662                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        316688                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             117675                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          179                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1399                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1540                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           150                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319718                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 637498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        98560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        98560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        38590                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10164158                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474658                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000329                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018126                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474502     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     156      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              474658                       # Request fanout histogram
system.membus.reqLayer6.occupancy           768223801                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5762250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4303187                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1088375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4356480                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          677196445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7808750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1112296125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    904905098                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       183001                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       183001    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       183001                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    401108625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2689238696                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    498007166                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3187245861                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1494021498                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1406870244                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2900891741                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4183260193                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1904877409                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6088137602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        98560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        99584                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        98560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        98560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1540                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1556                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18723902                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       194534                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18918436                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18723902                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18723902                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18723902                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       194534                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18918436                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7418752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          253                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41213                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1406870244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2504626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409374869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3076070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    498007166                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            501083235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3076070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1904877409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2504626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1910458105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       253.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000545360000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208208                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115918                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41213                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115918                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3718405700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578815000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6757184450                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32120.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58370.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107944                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115918                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41213                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.047241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.025371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.844102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          275      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          311      2.90%      5.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      1.30%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          168      1.57%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      1.33%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          167      1.56%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          132      1.23%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.90%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9174     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2572.688889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1987.359816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      8.89%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     35.56%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.066667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    659.867789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    320.763110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.44%     15.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     84.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7408832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2638272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7418752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1407.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       501.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    501.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5263817500                       # Total gap between requests
system.mem_ctrls.avgGap                      33499.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7395648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1404985694.908299207687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2504625.882907220162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3380029.104117510375                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 497824790.172990858555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          253                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6747277805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9906645                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15518219250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85988128625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58310.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48090.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61336834.98                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2099319.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2961333000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    284760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2019808125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10140676.282051                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2025288.294600                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5710500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6154568500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2768404625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       608168                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           608168                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       608168                       # number of overall hits
system.cpu.icache.overall_hits::total          608168                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1540                       # number of overall misses
system.cpu.icache.overall_misses::total          1540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     66990625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     66990625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     66990625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     66990625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       609708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       609708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       609708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       609708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002526                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002526                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002526                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002526                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43500.405844                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43500.405844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43500.405844                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43500.405844                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64590875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64590875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64590875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64590875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41942.126623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41942.126623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41942.126623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41942.126623                       # average overall mshr miss latency
system.cpu.icache.replacements                   1356                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       608168                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          608168                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     66990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     66990625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       609708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       609708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002526                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43500.405844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43500.405844                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64590875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64590875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41942.126623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41942.126623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           329.976238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              667386                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            492.172566                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   329.976238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1220956                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1220956                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97162                       # number of overall hits
system.cpu.dcache.overall_hits::total           97162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          295                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            295                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          295                       # number of overall misses
system.cpu.dcache.overall_misses::total           295                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23945125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23945125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23945125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23945125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        97457                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        97457                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        97457                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        97457                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003027                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003027                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003027                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81169.915254                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81169.915254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81169.915254                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81169.915254                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.dcache.writebacks::total               179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           73                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17297875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17297875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17297875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17297875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5925625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5925625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002278                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002278                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002278                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002278                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77918.355856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77918.355856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77918.355856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77918.355856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.523252                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.523252                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    222                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60419                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           156                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11790875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11790875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60575                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002575                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75582.532051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75582.532051                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11164125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11164125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5925625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5925625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74427.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74427.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21705.586081                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21705.586081                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12154250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12154250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87440.647482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87440.647482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6133750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6133750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85190.972222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85190.972222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1625083750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1625083750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.521893                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.521893                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47221                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47221                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       109451                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       109451                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1584202176                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1584202176                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14474.076765                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14474.076765                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.992970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4824                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.297297                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.992970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1643426                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1643426                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8922973125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 8923138125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    362                       # Simulator instruction rate (inst/s)
host_mem_usage                                7560076                       # Number of bytes of host memory used
host_op_rate                                      371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18756.98                       # Real time elapsed on the host
host_tick_rate                                 280644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6785405                       # Number of instructions simulated
sim_ops                                       6955218                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005264                       # Number of seconds simulated
sim_ticks                                  5264025000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.418539                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  181909                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               188666                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                322                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2422                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            187895                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2341                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2750                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              409                       # Number of indirect misses.
system.cpu.branchPred.lookups                  211796                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8185                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          360                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1250505                       # Number of instructions committed
system.cpu.committedOps                       1271766                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.193246                       # CPI: cycles per instruction
system.cpu.discardedOps                          5954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             677977                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             59053                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           343627                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1280973                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313161                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      273                       # number of quiesce instructions executed
system.cpu.numCycles                          3993170                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       273                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  856755     67.37%     67.37% # Class of committed instruction
system.cpu.op_class_0::IntMult                    960      0.08%     67.44% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.44% # Class of committed instruction
system.cpu.op_class_0::MemRead                  60940      4.79%     72.23% # Class of committed instruction
system.cpu.op_class_0::MemWrite                353110     27.77%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1271766                       # Class of committed instruction
system.cpu.quiesceCycles                      4429270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2712197                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1665                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        316694                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              115985                       # Transaction distribution
system.membus.trans_dist::ReadResp             117678                       # Transaction distribution
system.membus.trans_dist::WriteReq              43504                       # Transaction distribution
system.membus.trans_dist::WriteResp             43504                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          180                       # Transaction distribution
system.membus.trans_dist::WriteClean               74                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1401                       # Transaction distribution
system.membus.trans_dist::ReadExReq                72                       # Transaction distribution
system.membus.trans_dist::ReadExResp               72                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1542                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           151                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       156672                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        156672                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         4442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1092                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       314051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         4542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       319721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       313344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 637507                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        98688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        98688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6006                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        38718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10164414                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474661                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000329                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.018126                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474505     99.97%     99.97% # Request fanout histogram
system.membus.snoop_fanout::1                     156      0.03%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              474661                       # Request fanout histogram
system.membus.reqLayer6.occupancy           768230926                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              14.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             5762250                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             4308562                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1088375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            4362230                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          677196445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy            7818750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        81920                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       233695                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       233695                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         2142                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         4542                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       626688                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       631230                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3366                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         6006                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     10033014                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1112296125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy    904905098                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    479455000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       115712                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        40960                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        40960                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       313344                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     10027008                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       183001                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       183001    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       183001                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    401108625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          7.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    619520000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.8                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      2621440                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     16777216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      7405568                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     15269888                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3620864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       231424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2197504                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2689154402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    497991556                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   3187145958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1493974668                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1406826145                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2900800813                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   4183129069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1904817701                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   6087946771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        98688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        99712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        98688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        98688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1542                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1558                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     18747631                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       194528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       18942159                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     18747631                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     18747631                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     18747631                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       194528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      18942159                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      7405568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          13248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7418816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2637696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       115712                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              115919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41214                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1406826145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2516705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1409342851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3088131                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    497991556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            501079687                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3088131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1904817701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2516705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1910422538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    156517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000545360000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           45                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           45                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              208211                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43950                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      115919                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41214                       # Number of write requests accepted
system.mem_ctrls.readBursts                    115919                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41214                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    155                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              7216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              7251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              7214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2585                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3718405700                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  578820000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6757210700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32120.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58370.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        59                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   107945                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   38335                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                115919                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41214                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     354                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    118                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        10711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.047241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   856.025371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   239.844102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          275      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          311      2.90%      5.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          139      1.30%      6.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          168      1.57%      8.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          142      1.33%      9.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          167      1.56%     11.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          132      1.23%     12.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          203      1.90%     14.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9174     85.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        10711                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           45                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2572.688889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1987.359816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      8.89%      8.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      2.22%     11.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           16     35.56%     46.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8     17.78%     64.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            8     17.78%     82.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            8     17.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            45                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           45                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     916.066667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    659.867789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    320.763110                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5     11.11%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            2      4.44%     15.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           38     84.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            45                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                7408896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9920                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2638272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7418816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2637696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1407.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       501.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1409.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    501.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5264076875                       # Total gap between requests
system.mem_ctrls.avgGap                      33500.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      7395648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        13248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17792                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      2620480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1404941655.862196683884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2516705.372789832763                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3379923.157659775577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 497809185.936616897583                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       115712                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          254                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   6747277805                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9932895                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  15518219250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma  85988128625                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58310.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47985.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  61095351.38                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2099319.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2961333000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    284760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2019973125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 546                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     10140676.282051                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2025288.294600                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          273    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5710500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11950750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             273                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6154733500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   2768404625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       608176                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           608176                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       608176                       # number of overall hits
system.cpu.icache.overall_hits::total          608176                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1542                       # number of overall misses
system.cpu.icache.overall_misses::total          1542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67076250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67076250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67076250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67076250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       609718                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       609718                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       609718                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       609718                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002529                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002529                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002529                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002529                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43499.513619                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43499.513619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43499.513619                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43499.513619                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64673625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64673625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64673625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64673625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002529                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002529                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002529                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002529                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41941.391051                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41941.391051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41941.391051                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41941.391051                       # average overall mshr miss latency
system.cpu.icache.replacements                   1358                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       608176                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          608176                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67076250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67076250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       609718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       609718                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002529                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43499.513619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43499.513619                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64673625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64673625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41941.391051                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41941.391051                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           329.976332                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2317610                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1691                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1370.555884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   329.976332                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.644485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.644485                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          333                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          319                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.650391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1220978                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1220978                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        97167                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            97167                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        97167                       # number of overall hits
system.cpu.dcache.overall_hits::total           97167                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          296                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            296                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          296                       # number of overall misses
system.cpu.dcache.overall_misses::total           296                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24005750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24005750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24005750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24005750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        97463                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        97463                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        97463                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        97463                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81100.506757                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81100.506757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81100.506757                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81100.506757                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          180                       # number of writebacks
system.cpu.dcache.writebacks::total               180                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           73                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          223                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          223                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2817                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17356875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17356875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17356875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17356875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      5925625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      5925625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002288                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002288                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77833.520179                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77833.520179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77833.520179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77833.520179                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2103.523252                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2103.523252                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    223                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        60424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           60424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           157                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     11851500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11851500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        60581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        60581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002592                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75487.261146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75487.261146                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          273                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11223125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11223125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      5925625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      5925625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002493                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74325.331126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74325.331126                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21705.586081                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21705.586081                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     12154250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12154250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36882                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003769                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 87440.647482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 87440.647482                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           72                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2544                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6133750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6133750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001952                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 85190.972222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85190.972222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       156672                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   1625083750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   1625083750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10372.521893                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10372.521893                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        47221                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        47221                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       109451                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       109451                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   1584202176                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   1584202176                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14474.076765                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14474.076765                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.990933                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              101969                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               735                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            138.733333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.990933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          416                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1643451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1643451                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   8923138125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
