Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Jun  3 12:21:31 2022
| Host             : ww_cyxu running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.823        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.675        |
| Device Static (W)        | 0.148        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.0         |
| Junction Temperature (C) | 46.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |        6 |       --- |             --- |
| Slice Logic             |    <0.001 |     2234 |       --- |             --- |
|   LUT as Logic          |    <0.001 |      731 |     53200 |            1.37 |
|   Register              |    <0.001 |      992 |    106400 |            0.93 |
|   CARRY4                |    <0.001 |       12 |     13300 |            0.09 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   F7/F8 Muxes           |    <0.001 |       96 |     53200 |            0.18 |
|   Others                |     0.000 |      201 |       --- |             --- |
| Signals                 |     0.001 |     1637 |       --- |             --- |
| I/O                     |     0.021 |       56 |       125 |           44.80 |
| PS7                     |     1.649 |        1 |       --- |             --- |
| Static Power            |     0.148 |          |           |                 |
| Total                   |     1.823 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.004 |      0.016 |
| Vccaux    |       1.800 |     0.016 |       0.001 |      0.016 |
| Vcco33    |       3.300 |     0.007 |       0.006 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.824 |       0.792 |      0.032 |
| Vccpaux   |       1.800 |     0.085 |       0.075 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| clk_fpga_2 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2] |           100.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| system_wrapper                                   |     1.675 |
|   system_i                                       |     1.653 |
|     image_ctl_0                                  |    <0.001 |
|       inst                                       |    <0.001 |
|         image_ctl_v1_0_S00_AXI_inst              |    <0.001 |
|           SensorCtrl_top                         |    <0.001 |
|             OP_model1                            |    <0.001 |
|     processing_system7_0                         |     1.650 |
|       inst                                       |     1.650 |
|     processing_system7_0_axi_periph              |     0.003 |
|       s00_couplers                               |     0.002 |
|         auto_pc                                  |     0.002 |
|           inst                                   |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.002 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |    <0.001 |
|                 ar.ar_pipe                       |    <0.001 |
|                 aw.aw_pipe                       |    <0.001 |
|                 b.b_pipe                         |    <0.001 |
|                 r.r_pipe                         |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |    <0.001 |
|         inst                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0               |    <0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_processing_system7_0_100M                |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
+--------------------------------------------------+-----------+


