// Seed: 3046926125
module module_0 ();
  wand id_1;
  wire id_2;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output reg id_4;
  inout reg id_3;
  output wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  for (id_5 = id_3 && 1; id_3; id_3 = 1) begin : LABEL_0
    wire id_6 = id_5;
  end
  always @(negedge id_1) id_4 <= -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  module_0 modCall_1 ();
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout supply1 id_6;
  inout wire id_5;
  xor primCall (id_1, id_10, id_11, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_6 = -1 | 1;
endmodule
