

================================================================
== Vitis HLS Report for 'hyst'
================================================================
* Date:           Sun Dec 10 20:58:48 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.739 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    66817|    66817| 0.167 ms | 0.167 ms |  66818|  66818|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1   |    66816|    66816|       261|          -|          -|   256|    no    |
        | + VITIS_LOOP_27_2  |      258|      258|         4|          1|          1|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 6 
6 --> 3 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "%br_ln26 = br void" [../src/hyst.cpp:26]   --->   Operation 13 'br' 'br_ln26' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%yi = phi i9 %add_ln26, void, i9, void" [../src/hyst.cpp:26]   --->   Operation 14 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.59ns)   --->   "%icmp_ln26 = icmp_eq  i9 %yi, i9" [../src/hyst.cpp:26]   --->   Operation 15 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln26 = add i9 %yi, i9" [../src/hyst.cpp:26]   --->   Operation 17 'add' 'add_ln26' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %.split, void" [../src/hyst.cpp:26]   --->   Operation 18 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/hyst.cpp:26]   --->   Operation 19 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty_6 = trunc i9 %yi" [../src/hyst.cpp:26]   --->   Operation 20 'trunc' 'empty_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_6, i8" [../src/hyst.cpp:26]   --->   Operation 21 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.60ns)   --->   "%br_ln27 = br void %bb8" [../src/hyst.cpp:27]   --->   Operation 22 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.60>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [../src/hyst.cpp:48]   --->   Operation 23 'ret' 'ret_ln48' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%xi = phi i9, void %.split, i9 %add_ln27, void %bb8.split_ifconv" [../src/hyst.cpp:27]   --->   Operation 24 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %xi" [../src/hyst.cpp:27]   --->   Operation 25 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.59ns)   --->   "%icmp_ln27 = icmp_eq  i9 %xi, i9" [../src/hyst.cpp:27]   --->   Operation 26 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 27 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.71ns)   --->   "%add_ln27 = add i9 %xi, i9" [../src/hyst.cpp:27]   --->   Operation 28 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %bb8.split_ifconv, void" [../src/hyst.cpp:27]   --->   Operation 29 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.78ns)   --->   "%add_ln34 = add i16 %tmp_1, i16 %zext_ln27" [../src/hyst.cpp:34]   --->   Operation 30 'add' 'add_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i16 %add_ln34" [../src/hyst.cpp:34]   --->   Operation 31 'zext' 'zext_ln34' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i8 %data, i64, i64 %zext_ln34" [../src/hyst.cpp:34]   --->   Operation 32 'getelementptr' 'data_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_4 : Operation 33 [2/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/hyst.cpp:34]   --->   Operation 33 'load' 'data_load' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>

State 5 <SV = 4> <Delay = 1.73>
ST_5 : Operation 34 [1/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/hyst.cpp:34]   --->   Operation 34 'load' 'data_load' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_5 : Operation 35 [1/1] (0.58ns)   --->   "%icmp_ln39 = icmp_ugt  i8 %data_load, i8" [../src/hyst.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln27)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.43>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [../src/hyst.cpp:27]   --->   Operation 36 'specpipeline' 'specpipeline_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/hyst.cpp:27]   --->   Operation 37 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.27ns)   --->   "%select_ln45 = select i1 %icmp_ln39, i8, i8" [../src/hyst.cpp:45]   --->   Operation 38 'select' 'select_ln45' <Predicate = (!icmp_ln27)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln34" [../src/hyst.cpp:45]   --->   Operation 39 'getelementptr' 'out_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (1.15ns)   --->   "%store_ln45 = store i8 %select_ln45, i16 %out_addr" [../src/hyst.cpp:45]   --->   Operation 40 'store' 'store_ln45' <Predicate = (!icmp_ln27)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb8"   --->   Operation 41 'br' 'br_ln0' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
br_ln26           (br               ) [ 01111111]
yi                (phi              ) [ 00100000]
icmp_ln26         (icmp             ) [ 00111111]
empty             (speclooptripcount) [ 00000000]
add_ln26          (add              ) [ 01111111]
br_ln26           (br               ) [ 00000000]
specloopname_ln26 (specloopname     ) [ 00000000]
empty_6           (trunc            ) [ 00000000]
tmp_1             (bitconcatenate   ) [ 00011110]
br_ln27           (br               ) [ 00111111]
ret_ln48          (ret              ) [ 00000000]
xi                (phi              ) [ 00010000]
zext_ln27         (zext             ) [ 00000000]
icmp_ln27         (icmp             ) [ 00111111]
empty_7           (speclooptripcount) [ 00000000]
add_ln27          (add              ) [ 00111111]
br_ln27           (br               ) [ 00000000]
add_ln34          (add              ) [ 00011000]
zext_ln34         (zext             ) [ 00010110]
data_addr         (getelementptr    ) [ 00010100]
data_load         (load             ) [ 00000000]
icmp_ln39         (icmp             ) [ 00010010]
specpipeline_ln27 (specpipeline     ) [ 00000000]
specloopname_ln27 (specloopname     ) [ 00000000]
select_ln45       (select           ) [ 00000000]
out_addr          (getelementptr    ) [ 00000000]
store_ln45        (store            ) [ 00000000]
br_ln0            (br               ) [ 00111111]
br_ln0            (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="data_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="16" slack="0"/>
<pin id="54" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="out_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="16" slack="2"/>
<pin id="67" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="store_ln45_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/6 "/>
</bind>
</comp>

<comp id="76" class="1005" name="yi_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="1"/>
<pin id="78" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="yi (phireg) "/>
</bind>
</comp>

<comp id="80" class="1004" name="yi_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="1" slack="1"/>
<pin id="84" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="xi_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="9" slack="1"/>
<pin id="89" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="xi_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="9" slack="0"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln26_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="9" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="add_ln26_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_6_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_6/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="zext_ln27_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln27_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="9" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln27_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln34_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="0" index="1" bw="9" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln34_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln39_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="7" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln45_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/6 "/>
</bind>
</comp>

<comp id="161" class="1005" name="icmp_ln26_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln26_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="170" class="1005" name="tmp_1_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="175" class="1005" name="icmp_ln27_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="179" class="1005" name="add_ln27_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="184" class="1005" name="add_ln34_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="1"/>
<pin id="186" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln34 "/>
</bind>
</comp>

<comp id="189" class="1005" name="zext_ln34_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="2"/>
<pin id="191" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln34 "/>
</bind>
</comp>

<comp id="194" class="1005" name="data_addr_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="1"/>
<pin id="196" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="199" class="1005" name="icmp_ln39_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="38" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="63" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="76" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="80" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="80" pin="4"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="113"><net_src comp="80" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="125"><net_src comp="91" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="91" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="91" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="122" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="151"><net_src comp="57" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="70" pin=1"/></net>

<net id="164"><net_src comp="98" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="104" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="173"><net_src comp="114" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="178"><net_src comp="126" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="132" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="187"><net_src comp="138" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="192"><net_src comp="143" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="197"><net_src comp="50" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="202"><net_src comp="147" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="153" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {6 }
 - Input state : 
	Port: hyst : data | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln26 : 1
		add_ln26 : 1
		br_ln26 : 2
		empty_6 : 1
		tmp_1 : 2
	State 3
		zext_ln27 : 1
		icmp_ln27 : 1
		add_ln27 : 1
		br_ln27 : 2
		add_ln34 : 2
	State 4
		data_addr : 1
		data_load : 2
	State 5
		icmp_ln39 : 1
	State 6
		store_ln45 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln26_fu_104  |    0    |    16   |
|    add   |   add_ln27_fu_132  |    0    |    16   |
|          |   add_ln34_fu_138  |    0    |    23   |
|----------|--------------------|---------|---------|
|          |   icmp_ln26_fu_98  |    0    |    13   |
|   icmp   |  icmp_ln27_fu_126  |    0    |    13   |
|          |  icmp_ln39_fu_147  |    0    |    11   |
|----------|--------------------|---------|---------|
|  select  | select_ln45_fu_153 |    0    |    2    |
|----------|--------------------|---------|---------|
|   trunc  |   empty_6_fu_110   |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_114    |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   |  zext_ln27_fu_122  |    0    |    0    |
|          |  zext_ln34_fu_143  |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    94   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln26_reg_165|    9   |
| add_ln27_reg_179|    9   |
| add_ln34_reg_184|   16   |
|data_addr_reg_194|   16   |
|icmp_ln26_reg_161|    1   |
|icmp_ln27_reg_175|    1   |
|icmp_ln39_reg_199|    1   |
|  tmp_1_reg_170  |   16   |
|    xi_reg_87    |    9   |
|    yi_reg_76    |    9   |
|zext_ln34_reg_189|   64   |
+-----------------+--------+
|      Total      |   151  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  0.603  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   151  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   151  |   103  |
+-----------+--------+--------+--------+
