{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 17:02:26 2014 " "Info: Processing started: Tue Jun 17 17:02:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr " "Info: Command: quartus_drc --read_settings_files=on --write_settings_files=off rcb_ctrlr -c ddl_ctrlr" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_DRC_USE_OLD_RULE_ASSIGNMENT" "" "Warning: Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." { { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_COMB_CLOCK " "Warning: CLK_RULE_COMB_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INV_CLOCK " "Warning: CLK_RULE_INV_CLOCK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_INPINS_CLKNET " "Warning: CLK_RULE_INPINS_CLKNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_CLKNET_CLKSPINES " "Warning: CLK_RULE_CLKNET_CLKSPINES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "CLK_RULE_MIX_EDGES " "Warning: CLK_RULE_MIX_EDGES" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_COMB_ASYNCH_RESET " "Warning: RESET_RULE_COMB_ASYNCH_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_EXRESET " "Warning: RESET_RULE_UNSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_EXRESET " "Warning: RESET_RULE_IMSYNCH_EXRESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_IMSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_IMSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_UNSYNCH_ASYNCH_DOMAIN " "Warning: RESET_RULE_UNSYNCH_ASYNCH_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "RESET_RULE_INPINS_RESETNET " "Warning: RESET_RULE_INPINS_RESETNET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_FANOUT_EXCEEDING " "Warning: DRC_REPORT_FANOUT_EXCEEDING" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "DRC_REPORT_TOP_FANOUT " "Warning: DRC_REPORT_TOP_FANOUT" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMBLOOP " "Warning: NONSYNCHSTRUCT_RULE_COMBLOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_REG_LOOP " "Warning: NONSYNCHSTRUCT_RULE_REG_LOOP" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_DELAY_CHAIN " "Warning: NONSYNCHSTRUCT_RULE_DELAY_CHAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_RIPPLE_CLK " "Warning: NONSYNCHSTRUCT_RULE_RIPPLE_CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN " "Warning: NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR " "Warning: NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_SRLATCH " "Warning: NONSYNCHSTRUCT_RULE_SRLATCH" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED " "Warning: NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE " "Warning: NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "NONSYNCHSTRUCT_RULE_ASYN_RAM " "Warning: NONSYNCHSTRUCT_RULE_ASYN_RAM" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "SIGNALRACE_RULE_TRISTATE " "Warning: SIGNALRACE_RULE_TRISTATE" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_NO_SZER_ACLK_DOMAIN " "Warning: ACLK_RULE_NO_SZER_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_SZER_BTW_ACLK_DOMAIN " "Warning: ACLK_RULE_SZER_BTW_ACLK_DOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "ACLK_RULE_IMSZER_ADOMAIN " "Warning: ACLK_RULE_IMSZER_ADOMAIN" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Warning" "WDRC_DRC_OLD_RULE_ASSIGNMENT" "HCPY_VREF_PINS " "Warning: HCPY_VREF_PINS" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Old Design Assistant assignment is used to turn ON/OFF rule. ENABLE_DA_RULE or DISABLE_DA_RULE assignment should be used to turn ON/OFF Design Assistant rule." 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "ddl_ctrlr.sdc " "Info: Reading SDC File: 'ddl_ctrlr.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 1 " "Critical Warning: (Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|FIFO_CLK " "Critical Warning: Node  \"ddlctrlr:inst\|FIFO_CLK\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1582 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1507 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 19 " "Critical Warning: (High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 19 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " inst4 " "Critical Warning: Node  \"inst4\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1676 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|WORD_NR_CNT\[9\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|WORD_NR_CNT\[9\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 73 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2206 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|SEGMENT_CNT\[1\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|SEGMENT_CNT\[1\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 78 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2123 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " inst21~2 " "Critical Warning: Node  \"inst21~2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2050 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|ZERO_SUPP_COLUMN_CNT\[3\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 96 21 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2115 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|COLUMN_CNT\[3\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|COLUMN_CNT\[3\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 77 11 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2108 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0 " "Critical Warning: Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_COUNTER\[26\]~0\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 25 14 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2898 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " inst20 " "Critical Warning: Node  \"inst20\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1687 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|SEGMENT_WORD_CNT\[11\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2895 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|LOCAL_STATUS\[18\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|LOCAL_STATUS\[18\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 70 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2848 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0 " "Critical Warning: Node  \"TTC_COMMUNICATION:inst13\|L2_DETECTOR_A\[7\]~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 68 14 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2850 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|CMD_DEC_REG\[7\]~1 " "Critical Warning: Node  \"ddlctrlr:inst\|CMD_DEC_REG\[7\]~1\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 72 12 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2251 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|WRITE_fbTEN~1 " "Critical Warning: Node  \"ddlctrlr:inst\|WRITE_fbTEN~1\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 84 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2456 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0 " "Critical Warning: Node  \"ddlctrlr:inst\|CLR_BUSY_CNT\[5\]~0\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 93 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2457 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0 " "Critical Warning: Node  \"TTC_COMMUNICATION:inst13\|L1_TIME_COUNTER\[8\]~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 83 16 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2732 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1 " "Critical Warning: Node  \"TTC_COMMUNICATION:inst13\|L2_TIMEOUT_COUNTER\[15\]~1\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 84 19 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2774 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0 " "Critical Warning: Node  \"TTC_COMMUNICATION:inst13\|L0_FLAG_DELAY5~0\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 82 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3011 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_DELAY:inst68\|COUNTER\[4\]~1 " "Critical Warning: Node  \"L0_DELAY:inst68\|COUNTER\[4\]~1\"" {  } { { "L0_DELAY.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_DELAY.tdf" 24 8 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2818 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0 " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]~0\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2368 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 8 " "Critical Warning: (High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 8 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[1\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 351 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[0\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 352 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[2\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[2\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 350 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[6\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[6\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 346 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[7\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 345 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[5\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[5\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 347 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[4\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[4\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 348 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[3\] " "Critical Warning: Node  \"L0_TO_COLUMN_GEN:inst74\|WAIT_COUNTER\[3\]\"" {  } { { "L0_TO_COLUMN_GEN.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/L0_TO_COLUMN_GEN.tdf" 24 13 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 349 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 276 " "Critical Warning: (High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 276 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[20\] " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[21\] " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[22\] " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[23\] " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 35 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_we_reg " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_we_reg\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg0 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg0 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg1 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg1\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg2 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg2\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg3 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg3\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg4 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg4\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg5 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg5\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg6 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg6\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg7 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg7\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg8 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg8\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg9 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_address_reg9\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg0 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg0\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg1 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg1\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg2 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg2\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg3 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg3\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg4 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg4\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg5 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg5\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg6 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg6\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg7 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg7\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg8 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg8\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg9 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~portb_address_reg9\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg1 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg1\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg2 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg2\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg3 " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|altsyncram_t3e1:FIFOram\|ram_block1a20~porta_datain_reg3\"" {  } { { "db/altsyncram_t3e1.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/altsyncram_t3e1.tdf" 619 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 809 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff " "Critical Warning: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|empty_dff\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 46 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 908 5147 6155 0}  }  } }  } 1 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 1 0 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 4 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 4 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk0 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk1 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk1\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk2 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk2\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " inst85 " "Warning: Node  \"inst85\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1678 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_MIXED_CLK_EDGE" "Rule C106: Clock signal source should not drive registers triggered by different clock edges 4 " "Warning: (Medium) Rule C106: Clock signal source should not drive registers triggered by different clock edges. Found 4 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk0 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk1 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk1\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk2 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk2\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Warning" "WDRC_NODES_WARNING" " PLL:inst2\|altpll:altpll_component\|_clk4 " "Warning: Node  \"PLL:inst2\|altpll:altpll_component\|_clk4\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 908 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1237 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "Warning: (Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " inst67 " "Warning: Node  \"inst67\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1683 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 28 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl " "Info: Node  \"PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5966 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst4~clkctrl " "Info: Node  \"inst4~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5958 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_LOCAL~30 " "Info: Node  \"ddlctrlr:inst\|IDLE_LOCAL~30\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2035 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst93 " "Info: Node  \"inst93\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1677 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1318 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5961 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst21~2 " "Info: Node  \"inst21~2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2050 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 87\[31\]~33 " "Info: Node  \"87\[31\]~33\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 8 104 152 40 "87" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2484 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst67 " "Info: Node  \"inst67\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1683 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_DATA_ENABLE " "Info: Node  \"ddlctrlr:inst\|FIFO_DATA_ENABLE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1584 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1508 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_CLK~clkctrl " "Info: Node  \"ddlctrlr:inst\|FIFO_CLK~clkctrl\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1582 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5955 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_RCB~45 " "Info: Node  \"ddlctrlr:inst\|IDLE_RCB~45\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2099 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|ENA_REG " "Info: Node  \"ddlctrlr:inst\|ENA_REG\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 97 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1621 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst20~clkctrl " "Info: Node  \"inst20~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5957 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|NOSTRA_WRD2 " "Info: Node  \"header:inst15\|NOSTRA_WRD2\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq " "Info: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 916 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|START_BLOCK_WRITE " "Info: Node  \"ddlctrlr:inst\|START_BLOCK_WRITE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1549 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD7 " "Info: Node  \"header:inst15\|HEADER_WRD7\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 598 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD5 " "Info: Node  \"header:inst15\|HEADER_WRD5\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 596 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst85~clkctrl " "Info: Node  \"inst85~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5956 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Info: Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5951 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|clr_reg~clkctrl " "Info: Node  \"sld_hub:auto_hub\|clr_reg~clkctrl\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5959 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Info: Node  \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3829 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|irf_reg\[1\]\[7\] " "Info: Node  \"sld_hub:auto_hub\|irf_reg\[1\]\[7\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3856 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5960 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 923 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4743 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 875 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4738 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0 " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4958 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl " "Info: Node  \"PLL:inst2\|altpll:altpll_component\|_clk0~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5961 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAPclkctrl " "Info: Node  \"altera_internal_jtag~TCKUTAPclkctrl\"" {  } { { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5951 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst20~clkctrl " "Info: Node  \"inst20~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { -320 -296 -232 -272 "inst20" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5957 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~clkctrl\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5960 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst4~clkctrl " "Info: Node  \"inst4~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 616 40 104 664 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5958 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl " "Info: Node  \"PLL:inst2\|altpll:altpll_component\|_clk2~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5966 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 923 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4743 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_CLK~clkctrl " "Info: Node  \"ddlctrlr:inst\|FIFO_CLK~clkctrl\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1582 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5955 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_RCB~45 " "Info: Node  \"ddlctrlr:inst\|IDLE_RCB~45\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2099 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|START_BLOCK_WRITE " "Info: Node  \"ddlctrlr:inst\|START_BLOCK_WRITE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 133 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1549 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|IDLE_LOCAL~30 " "Info: Node  \"ddlctrlr:inst\|IDLE_LOCAL~30\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 206 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2035 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0 " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|segment_shift_var~0\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4958 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq " "Info: Node  \"FIFO:inst6\|scfifo:scfifo_component\|scfifo_uf31:auto_generated\|a_dpfifo_5m31:dpfifo\|valid_wreq\"" {  } { { "db/a_dpfifo_5m31.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/db/a_dpfifo_5m31.tdf" 70 2 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 916 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst67 " "Info: Node  \"inst67\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 904 808 872 984 "inst67" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1683 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|ENA_REG " "Info: Node  \"ddlctrlr:inst\|ENA_REG\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 97 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1621 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE " "Info: Node  \"DDL_SOFT_RESET_MODULE:inst7\|RESET_STATE\"" {  } { { "DDL_SOFT_RESET_MODULE.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/DDL_SOFT_RESET_MODULE.tdf" 38 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1318 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|NOSTRA_WRD2 " "Info: Node  \"header:inst15\|NOSTRA_WRD2\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|irf_reg\[1\]\[7\] " "Info: Node  \"sld_hub:auto_hub\|irf_reg\[1\]\[7\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 860 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3856 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD5 " "Info: Node  \"header:inst15\|HEADER_WRD5\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 596 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " header:inst15\|HEADER_WRD7 " "Info: Node  \"header:inst15\|HEADER_WRD7\"" {  } { { "header.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/header.tdf" 51 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 598 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|collect_data\"" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 875 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 4738 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst21~2 " "Info: Node  \"inst21~2\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 304 960 1024 416 "inst21" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2050 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst93 " "Info: Node  \"inst93\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 2384 336 400 2464 "inst93" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1677 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\] " "Info: Node  \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[3\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 3829 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ddlctrlr:inst\|FIFO_DATA_ENABLE " "Info: Node  \"ddlctrlr:inst\|FIFO_DATA_ENABLE\"" {  } { { "ddlctrlr.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddlctrlr.tdf" 1584 3 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1508 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " inst85~clkctrl " "Info: Node  \"inst85~clkctrl\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 1984 336 400 2064 "inst85" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5956 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " 87\[31\]~33 " "Info: Node  \"87\[31\]~33\"" {  } { { "ddl_ctrlr.bdf" "" { Schematic "C:/HMPID-FPGA/RCB_P2_24 - Copy/ddl_ctrlr.bdf" { { 8 104 152 40 "87" "" } } } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2484 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|clr_reg~clkctrl " "Info: Node  \"sld_hub:auto_hub\|clr_reg~clkctrl\"" {  } { { "sld_hub.vhd" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 5959 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TTC_COMMUNICATION:inst13\|IDLE_DECODER~16 " "Info: Node  \"TTC_COMMUNICATION:inst13\|IDLE_DECODER~16\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 143 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 2145 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " TTC_COMMUNICATION:inst13\|L2a_WORD10 " "Info: Node  \"TTC_COMMUNICATION:inst13\|L2a_WORD10\"" {  } { { "TTC_COMMUNICATION.tdf" "" { Text "C:/HMPID-FPGA/RCB_P2_24 - Copy/TTC_COMMUNICATION.tdf" 143 1 0 } } { "temporary_test_loc" "" { Generic "C:/HMPID-FPGA/RCB_P2_24 - Copy/" { { 0 { 0 ""} 0 1172 5147 6155 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "78 313 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 313 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 103 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Design Assistant was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 17:02:32 2014 " "Info: Processing ended: Tue Jun 17 17:02:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
