#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 12 15:24:02 2019
# Process ID: 21732
# Current directory: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4108 C:\Users\ECE\Desktop\LSTM_IOT_SEC\ctxt_convert_test\ctxt_convert_test.xpr
# Log file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/vivado.log
# Journal file: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 741.273 ; gain = 131.809
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg
source lstm_tb_ctxt_convert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_ctxt_convert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 945.207 ; gain = 182.035
restart
INFO: [Simtcl 6-17] Simulation restarted
run 365 us
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354525 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1508.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 1508.473 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:37 . Memory (MB): peak = 1508.473 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_128x2048.v" Line 5. Module SRAM_128x2048 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/SRAM_32x512.v" Line 5. Module SRAM_32x512 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1508.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 1508.473 ; gain = 0.000
Vivado Simulator 2018.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1508.473 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
run all
test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
test          0 is passed

test          1 is passed

INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name SRAM_128x2048 -dir c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {SRAM_128x2048} CONFIG.Write_Width_A {128} CONFIG.Write_Depth_A {2048} CONFIG.Read_Width_A {128} CONFIG.Write_Width_B {128} CONFIG.Read_Width_B {128} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips SRAM_128x2048]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SRAM_128x2048' to 'SRAM_128x2048' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SRAM_128x2048'...
generate_target all [get_files  c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SRAM_128x2048'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SRAM_128x2048'...
catch { config_ip_cache -export [get_ips -all SRAM_128x2048] }
export_ip_user_files -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci]
launch_runs -jobs 4 SRAM_128x2048_synth_1
[Sun May 12 17:31:01 2019] Launched SRAM_128x2048_synth_1...
Run output will be captured here: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.runs/SRAM_128x2048_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/SRAM_128x2048.xci] -directory C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files -ipstatic_source_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/modelsim} {questa=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/questa} {riviera=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/riviera} {activehdl=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <SRAM_16x512> not found while processing module instance <BIAS_BRAM> [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v:468]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name SRAM_16x512 -dir c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {SRAM_16x512} CONFIG.Write_Depth_A {512} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips SRAM_16x512]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SRAM_16x512' to 'SRAM_16x512' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SRAM_16x512'...
generate_target all [get_files  c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SRAM_16x512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SRAM_16x512'...
catch { config_ip_cache -export [get_ips -all SRAM_16x512] }
export_ip_user_files -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci]
launch_runs -jobs 4 SRAM_16x512_synth_1
[Sun May 12 17:36:46 2019] Launched SRAM_16x512_synth_1...
Run output will be captured here: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.runs/SRAM_16x512_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci] -directory C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files -ipstatic_source_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/modelsim} {questa=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/questa} {riviera=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/riviera} {activehdl=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/sim/SRAM_16x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_16x512
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'dina' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'douta' [C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v:472]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_16x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1608.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[50] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[51] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[52] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[53] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[54] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[55] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[56] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[57] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[58] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[59] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[60] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1067] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1068] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1069] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1070] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1071] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1072] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[1073] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[50] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[51] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[52] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[53] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[54] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[55] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[56] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[57] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[58] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[59] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[60] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1067] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1068] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1069] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1070] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1071] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1072] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[1073] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[19] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[20] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[21] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[22] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[23] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[24] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[25] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[26] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[27] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[28] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[29] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[30] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[31] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[32] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[33] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[34] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[35] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[36] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[37] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[38] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[39] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[40] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[41] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[42] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[43] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[44] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[45] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[46] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM1/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[19] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[20] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[21] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[22] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[23] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[24] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[25] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[26] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[27] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[28] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[29] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[30] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[31] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[32] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[33] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[34] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[35] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[36] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[37] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[38] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[39] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[40] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[41] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[42] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[43] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[44] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[45] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[46] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/WEIGHT_BRAM2/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[0] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[1] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[2] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[3] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[4] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[5] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[6] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[7] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[8] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[9] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[10] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[11] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[12] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[13] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[14] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[15] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[16] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[17] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[18] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[19] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[20] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[21] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[22] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[23] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[24] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[25] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[26] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[27] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[28] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[29] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[30] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[31] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[32] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[33] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[34] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[35] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[36] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[37] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[38] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[39] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[40] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[41] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[42] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[43] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[44] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[45] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[46] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[47] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[48] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[49] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[50] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[51] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[52] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[53] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[54] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[55] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[56] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[57] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[58] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[59] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[300] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[301] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[302] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[303] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[304] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[305] was not found in the design.
WARNING: Simulation object /lstm_tb_ctxt_convert/UUT/BIAS_BRAM/mem[306] was not found in the design.
source lstm_tb_ctxt_convert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_ctxt_convert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 1608.934 ; gain = 0.000
run all
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

export_ip_user_files -of_objects  [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci] -no_script -reset -force -quiet
remove_files  -fileset SRAM_16x512 c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.runs/SRAM_16x512_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_16x512/SRAM_16x512.xci' from fileset 'SRAM_16x512' to fileset 'sources_1'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name SRAM_32x512 -dir c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {SRAM_32x512} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false}] [get_ips SRAM_32x512]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'SRAM_32x512' to 'SRAM_32x512' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/SRAM_32x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'SRAM_32x512'...
generate_target all [get_files  c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/SRAM_32x512.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'SRAM_32x512'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'SRAM_32x512'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'SRAM_32x512'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'SRAM_32x512'...
catch { config_ip_cache -export [get_ips -all SRAM_32x512] }
export_ip_user_files -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/SRAM_32x512.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/SRAM_32x512.xci]
launch_runs -jobs 4 SRAM_32x512_synth_1
[Sun May 12 17:44:51 2019] Launched SRAM_32x512_synth_1...
Run output will be captured here: C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.runs/SRAM_32x512_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/SRAM_32x512.xci] -directory C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files -ipstatic_source_dir C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/modelsim} {questa=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/questa} {riviera=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/riviera} {activehdl=C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_32x512/sim/SRAM_32x512.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_32x512
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.srcs/sources_1/ip/SRAM_128x2048/sim/SRAM_128x2048.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM_128x2048
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_bias_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_bias_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/branch/branch_weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module br_weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/inpdt_mid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inpdt_16_mid
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/input_data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/output_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module output_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/sigmoid_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/tanh_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/syscall/weight_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm_tb_ctxt_convert
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 1608.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg
source lstm_tb_ctxt_convert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_ctxt_convert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1608.934 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 349.26 us
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
test          0 is passed

test          1 is passed

save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
run all
test          2 is passed

test          3 is passed

test          4 is passed

test          5 is passed

test          6 is passed

test          7 is passed

test          8 is passed

test          9 is passed

$finish called at time : 354425 ns : File "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/tb/overall/lstm_tb_ctxt_convert.v" Line 338
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
save_wave_config {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg}
export_ip_user_files -of_objects  [get_files C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v] -no_script -reset -force -quiet
remove_files  C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/lstm_5.12_context_converter.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_context_converter_verified.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'lstm_tb_ctxt_convert' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj lstm_tb_ctxt_convert_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_context_converter_verified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSTM
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4aaedcad6c73449588cdec393398f280 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot lstm_tb_ctxt_convert_behav xil_defaultlib.lstm_tb_ctxt_convert xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ECE/Desktop/LSTM_IOT_SEC/src/verilog/backups/lstm_5.12_context_converter_verified.v" Line 15. Module LSTM doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.inpdt_16_mid
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_128x2048
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_ELABORATION...
Compiling module xil_defaultlib.SRAM_32x512
Compiling module xil_defaultlib.sigmoid_LUT
Compiling module xil_defaultlib.tanh_LUT
Compiling module xil_defaultlib.LSTM
Compiling module xil_defaultlib.weight_memory
Compiling module xil_defaultlib.bias_memory
Compiling module xil_defaultlib.br_weight_memory
Compiling module xil_defaultlib.br_bias_memory
Compiling module xil_defaultlib.input_data_memory
Compiling module xil_defaultlib.output_memory
Compiling module xil_defaultlib.lstm_tb_ctxt_convert
Compiling module xil_defaultlib.glbl
Built simulation snapshot lstm_tb_ctxt_convert_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:28 . Memory (MB): peak = 1608.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/ctxt_convert_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "lstm_tb_ctxt_convert_behav -key {Behavioral:sim_1:Functional:lstm_tb_ctxt_convert} -tclbatch {lstm_tb_ctxt_convert.tcl} -view {C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/ECE/Desktop/LSTM_IOT_SEC/ctxt_convert_test/lstm_tb_ctxt_convert_behav.wcfg
source lstm_tb_ctxt_convert.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM1.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.WEIGHT_BRAM2.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module lstm_tb_ctxt_convert.UUT.BIAS_BRAM.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'lstm_tb_ctxt_convert_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1608.934 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 12 19:21:02 2019...
