
AVRASM ver. 2.2.8  C:\Users\joshu\OneDrive - Universidad del Valle de Guatemala\Documentos\GitHub\progra_micros_joshua\Proyecto_micros\Proyecto_micros\main.asm Fri Mar 21 13:54:31 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\joshu\OneDrive - Universidad del Valle de Guatemala\Documentos\GitHub\progra_micros_joshua\Proyecto_micros\Proyecto_micros\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\joshu\OneDrive - Universidad del Valle de Guatemala\Documentos\GitHub\progra_micros_joshua\Proyecto_micros\Proyecto_micros\main.asm(16): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;**********************************************************
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ;Universidad del Valle de Guatemala
                                 ;IE2023 : Programacin de Microcontroladores
                                 ;Test.asm
                                 ;
                                 ;Autor: Joshua Vsquez
                                 ;Proyecto: Proyecto 1
                                 ;Hardware: ATMega328P
                                 ;Creado: 01/03/2025
                                 ;Modificado :
                                 ;Descripcion: Es un reloj digital 
                                 
                                 ;**************************************
                                 ;ENCABEZADO
                                 ;******************************************
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 //Definimos constantes
                                 .equ	T0VALUE = 100
                                 .equ	modos =		9
                                 .equ	MAX_displayA	=	10
                                 .equ	MAX_displayB	=	6
                                 .equ	MAX_displayC	=	10
                                 .equ	MAX_displayD	=	3
                                 
                                 //Definiciones de registros
                                 .def	MESES		=	R17		//registro meses
                                 .def	COUNTER		=	R19
                                 .def	COUNTER2	=	R25
                                 .def	COUNTER3	=	R18
                                 .def	MODE		=	R20		// regristro de los modos
                                 .def	displayA	=	R21		//unidad de min
                                 .def	displayB	=	R22		//decena de min
                                 .def	displayC	=	R23		//unidad de hora
                                 .def	displayD	=	R24		//decena de hora
                                 .def	alarmaA		=	R10		//unidad de min 
                                 .def	alarmaB		=	R11		//decenaa de min
                                 .def	alarmaC		=	R12		// unidad de hora
                                 .def	alarmaD		=	R13		// decena de hora
                                 .def	fechaA		=	R5		//unidad de dia
                                 .def	fechaB		=	R6		//decena de dia
                                 .def	fechaC		=	R7		//decena del mes
                                 .def	fechaD		=	R8		//unidad del mes
                                 
                                 
                                 .CSEG	
                                 .ORG	0x0000	
000000 940c 0022                 	JMP START
                                 .ORG	PCI1addr		//boton pin change PortC
000008 940c 032b                 	JMP	INT_BOTONAZOC
                                 .ORG	OVF0addr		//timer0 overflow
000020 940c 02e6                 	JMP	timer0_overflow	
                                 ;***************************************
                                 ; STACK POINTER
                                 ;****************************************
                                 START:
000022 ef0f                      LDI R16, LOW(RAMEND) 
000023 bf0d                      OUT SPL, R16 
000024 e008                      LDI R16, HIGH(RAMEND)
000025 bf0e                      OUT SPH, R16
                                 
                                 ;***********************************************
                                 ;CONFIGURACIONS
                                 ;***********************************************
                                 SETUP:
000026 94f8                      CLI		// inabilitamos interrupciones
                                 //			TIMER 0
                                 //CONFIGURAMOS EL PRESCALER PRINCIPAL
000027 e800                      	LDI		R16, (1 << CLKPCE)		// Habilitar cambio de prescaler
000028 9300 0061                 	STS		CLKPR, R16
00002a e004                      	LDI		R16, (1 << CLKPS2)
00002b 9300 0061                 	STS		CLKPR, R16				// CONFIGURAMOS PRESCALER A 16 F_CPU = 1Mhz
                                 
                                 // CONFIGURACMOS EL TIMER0
00002d e000                      	LDI		R16, 0x00
00002e bd04                      	OUT		TCCR0A, R16			// TCCR0A es el registro de control de TIMER0
                                 // con 0x00 activamos el modo normal del timer0 
00002f e003                      	LDI		R16, (1 << CS01) | (1 << CS00)	// PRESCALER DE 64
000030 bd05                      	OUT		TCCR0B, R16	
                                 //ACTIVAMOS INTERRUMCION DE OVERFLOW
000031 e001                      	LDI R16, (1 << TOIE0)
000032 9300 006e                     STS TIMSK0, R16 
                                 
                                 	//CONFIGURAMOS EL PUERTO B
000034 ef0f                      	LDI		R16, 0xFF		 //Configuramos el purto B como salida
000035 b904                      	OUT		DDRB, R16
                                 
                                 	//CONFIGURAMOS EL PUERTO D
000036 ef0f                      	LDI		R16, 0xFF		 //Configuramos el purto D como salida
000037 b90a                      	OUT		DDRD, R16
                                 
                                 	//CONFIGURAMOS PUERTO C
000038 ec07                      	LDI		R16, 0b11000111		// Configuramos el puerto C como entrada 
000039 b907                      	OUT		DDRC, R16
00003a e308                      	LDI		R16, 0b00111000			//Activamos pull up
00003b b908                      	OUT		PORTC, R16
                                 
                                 ;**********************************
                                 ;CONFIGURACION DE TIMER 
                                 ;**********************************
00003c 940e 0142                 	CALL	INIT_TMR0
00003e 940e 0149                 	CALL	INIT_PORTC
                                 ;*********************************
                                 ;CONFIGURACION DE INTERRUPCIONES 
                                 ;**********************************
                                 
                                 // Configuracion para apagar los demas leds del arduino 
000040 e000                          ldi r16, 0x00
000041 9300 00c1                     sts UCSR0B, r16
                                 
                                 ;*********************************
                                 ;INICIANDO VARIAVLES 
                                 ;***********************************
000043 2744                      	CLR		R20
000044 2755                      	CLR		R21
000045 2766                      	CLR		R22
000046 2777                      	CLR		R23
000047 2788                      	CLR		R24
000048 2733                      	CLR		COUNTER
000049 2799                      	CLR		COUNTER2
00004a 2722                      	CLR		COUNTER3
00004b 2744                      	CLR		MODE
00004c 24aa                      	CLR 	alarmaA
00004d 24bb                      	CLR		alarmaB
00004e 24cc                      	CLR		alarmaC
00004f 24dd                      	CLR		alarmaD
000050 27dd                      	CLR		R29
000051 e001                      	LDI		R16, 0x01
000052 2e50                      	MOV		fechaA, R16
000053 2466                      	CLR		fechaB
000054 2477                      	CLR		fechaC
000055 2e80                      	MOV		fechaD, R16
000056 2711                      	CLR		MESES
000057 27cc                      	CLR		R28
                                  
                                 
                                 
                                 ;*************** TABLA DE BSQUEDA ***************
                                 TABLE:
000058 7940
000059 3024
00005a 1219
00005b 7802
00005c 1000
00005d 0308
00005e 2146
00005f 0e06                          .DB 0x40, 0x79, 0x24, 0x30, 0x19, 0x12, 0x02, 0x78, 0x00, 0x10, 0x08, 0x03, 0x46, 0x21, 0x06, 0x0E
                                 
                                 dias_del_mes:  // mas 2 dias a todos los dias del mes por un bug del codigo
000060 3033
000061 3233
000062 3233
000063 3333
000064 3332
000065 3332                      	.DB	0x33, 0x30, 0x33, 0x32, 0x33, 0x32, 0x33, 0x33, 0x32, 0x33, 0x32, 0x33
                                 	// pero si te das cuenta si le restas 2 a cada uno da lo que deberia de ser 
                                 		
                                 		// habilita interrupciones
000066 9478                      		SEI
                                 
                                 
                                 void_loop:
000067 3040                          CPI     MODE, 0			//revisa si modo esta en el modo que se necesita
000068 f409                          BRNE    check1
000069 c019                          RJMP    estado1			// si si esta la variable nos metemos al modo 
                                 check1:
00006a 3041                          CPI     MODE, 1			//misma logica para todo lo demas
00006b f409                          BRNE    check2
00006c c02e                          RJMP    estado2
                                 check2:
00006d 3042                          CPI     MODE, 2
00006e f409                          BRNE    check3
00006f c040                          RJMP    estado3
                                 check3:
000070 3043                          CPI     MODE, 3
000071 f409                          BRNE    check4
000072 c052                          RJMP    estado4
                                 check4:
000073 3044                          CPI     MODE, 4
000074 f409                          BRNE    check5
000075 c064                          RJMP    estado5
                                 check5:
000076 3045                          CPI     MODE, 5
000077 f409                          BRNE    check6
000078 c076                          RJMP    estado6
                                 check6:
000079 3046                          CPI     MODE, 6
00007a f409                          BRNE    check7
00007b c088                          RJMP    estado7
                                 check7:
00007c 3047                          CPI     MODE, 7
00007d f409                          BRNE    check8
00007e c095                          RJMP    estado8
                                 check8:
00007f 3048                          CPI     MODE, 8
000080 f731                          BRNE    void_loop
000081 c0a8                          RJMP    estado9
                                 
000082 cfe4                      RJMP    void_loop  ; Si no coincide con ningn estado, repetir el loop
                                 
                                 estado1:	//Reloj normal
                                 	
                                 	//leds de modo
000083 9840                      	CBI		PORTC, PC0
000084 9841                      	CBI		PORTC, PC1
000085 9842                      	CBI		PORTC, PC2
                                 
000086 b106                      	IN      R16, PINC          ; Leer el estado del puerto C
000087 7108                      	ANDI    R16, 0b00011000    ; Filtrar solo A3 (C3) y A4 (C4)
000088 3108                      	CPI     R16, 0b00011000    ; Estn ambos en 1? (ninguno presionado)
000089 f009                      	BREQ    check_alarm        ; Si ambos estn en 1, saltar (ningn botn presionado)
00008a 982d                      	CBI     PORTB, PB5         ; Si al menos uno est presionado, apagar B5
                                 
                                 check_alarm:
00008b fdd0                      	SBRC    R29, 0             ; Si el bit 0 de R29 es 1...
00008c 940e 0150                 	CALL    ALARMA             ; Llamar a la subrutina ALARMA
                                 
00008e fd30                      	SBRC	COUNTER, 0			//multiplexeado 
00008f 940e 015a                 	CALL	DISPLAY_UPDATEA
000091 ff30                      	SBRS	COUNTER, 0 
000092 940e 0166                 	CALL	DISPLAY_UPDATEB
000094 fd30                      	SBRC	COUNTER, 0
000095 940e 0172                 	CALL	DISPLAY_UPDATEC
000097 ff30                      	SBRS	COUNTER, 0
000098 940e 017e                 	CALL	DISPLAY_UPDATED
00009a cfcc                      	rjmp	void_loop
                                 
                                 estado2: //configurar reloj normal (MINUTOS)
                                 	
00009b 9a40                      	SBI		PORTC, PC0		//enseamos que modo estamos
00009c 9841                      	CBI		PORTC, PC1
00009d 9842                      	CBI		PORTC, PC2
                                 
00009e fd30                      	SBRC	COUNTER, 0		//multiplexeado
00009f 940e 015a                 	CALL	DISPLAY_UPDATEA
0000a1 ff30                      	SBRS	COUNTER, 0 
0000a2 940e 0166                 	CALL	DISPLAY_UPDATEB
                                 
                                 
0000a4 b106                      	IN		R16, PINC		; Leer el estado de los botones
0000a5 2fa0                      	MOV		R26, R16		; Copiar el valor a R26
                                 
                                 	; Detectar botn de aumento con antirrebote
0000a6 fef3                      	SBRS	R15, 3 	; Si BUTTON_STATE[3] est en 0 (botn suelto)
0000a7 ffa3                      	SBRS	R26, 3				; Si R26[3] est en 0 (botn presionado)
0000a8 940e 01ea                 	CALL	aumento				; Llamar a la funcin de aumento
                                 
                                 	; Detectar botn de decremento con antirrebote
0000aa fef4                      	SBRS	R15, 4		; Si BUTTON_STATE[4] est en 0 (botn suelto)
0000ab ffa4                      	SBRS	R26, 4				; Si R26[4] est en 0 (botn presionado)
0000ac 940e 01fc                 	CALL	decremento			; Llamar a la funcin de decremento
                                 
0000ae 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
                                 
0000af cfb7                      RJMP	void_loop
                                 estado3: // configurar reloj normal (HORAS)
                                 
0000b0 9840                      	CBI		PORTC, PC0
0000b1 9a41                      	SBI		PORTC, PC1			//enseamos modo
0000b2 9842                      	CBI		PORTC, PC2
                                 
0000b3 ff30                      	SBRS	COUNTER, 0			//multiplexeado
0000b4 940e 0172                 	CALL	DISPLAY_UPDATEC
0000b6 fd30                      	SBRC	COUNTER, 0
0000b7 940e 017e                 	CALL	DISPLAY_UPDATED
                                 
0000b9 b106                      	IN		R16, PINC		; Leer el estado de los botones
0000ba 2fa0                      	MOV		R26, R16		; Copiar el valor a R15
                                 
                                 	; Detectar botn de aumento con antirrebote
0000bb fef3                      	SBRS	R15, 3 	; Si BUTTON_STATE[3] est en 0 (botn suelto)
0000bc ffa3                      	SBRS	R26, 3				; Si R15[3] est en 0 (botn presionado)
0000bd 940e 0208                 	CALL	aumento2				; Llamar a la funcin de aumento
                                 
                                 	; Detectar botn de decremento con antirrebote
0000bf fef4                      	SBRS	R15, 4		; Si BUTTON_STATE[4] est en 0 (botn suelto)
0000c0 ffa4                      	SBRS	R26, 4				; Si R15[4] est en 0 (botn presionado)
0000c1 940e 0220                 	CALL	decremento2			; Llamar a la funcin de decremento
                                 
0000c3 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
0000c4 cfa2                      	rjmp	void_loop
                                 
                                 estado4:  // ENSEAR ALARMA
                                 	
0000c5 b106                      	IN      R16, PINC          ; Leer el estado del puerto C
0000c6 7108                      	ANDI    R16, 0b00011000    ; Filtrar solo A3 (C3) y A4 (C4)
0000c7 3108                      	CPI     R16, 0b00011000    ; Ambos estn en 1? (ninguno presionado)
0000c8 f009                      	BREQ    no_alarma          ; Si ninguno est presionado, saltar
0000c9 e0d1                      	LDI     R29, 0x01          ; Si A3 o A4 estn presionados, cargar 0x01 en R29
                                 
                                 no_alarma:				
                                 
0000ca fd30                      	SBRC	COUNTER, 0				//multiplexeado
0000cb 940e 018a                 	CALL	DISPLAY_ALARMAA
0000cd ff30                      	SBRS	COUNTER, 0 
0000ce 940e 0196                 	CALL	DISPLAY_ALARMAB
0000d0 fd30                      	SBRC	COUNTER, 0
0000d1 940e 01a2                 	CALL	DISPLAY_ALARMAC
0000d3 ff30                      	SBRS	COUNTER, 0
0000d4 940e 01ae                 	CALL	DISPLAY_ALARMAD
                                 
                                 
0000d6 9a40                      	SBI		PORTC, PC0			//leds de modo
0000d7 9a41                      	SBI		PORTC, PC1
0000d8 9842                      	CBI		PORTC, PC2
                                 
0000d9 cf8d                      	rjmp	void_loop
                                 
                                 estado5: //	CONFIGURAR ALARMA AB (MINUTOS)
                                 
0000da 9840                      	CBI		PORTC, PC0			//leds de modo
0000db 9841                      	CBI		PORTC, PC1
0000dc 9a42                      	SBI		PORTC, PC2
                                 		
0000dd fd30                      	SBRC	COUNTER, 0		//multiplexeado
0000de 940e 018a                 	CALL	DISPLAY_ALARMAA
0000e0 ff30                      	SBRS	COUNTER, 0 
0000e1 940e 0196                 	CALL	DISPLAY_ALARMAB
                                 
0000e3 b106                      	IN		R16, PINC		; Leer el estado de los botones
0000e4 2fa0                      	MOV		R26, R16		; Copiar el valor a R26
                                 
                                 	; Detectar botn de aumento con antirrebote
0000e5 fef3                      	SBRS	R15, 3 	; Si BUTTON_STATE[3] est en 0 (botn suelto)
0000e6 ffa3                      	SBRS	R26, 3				; Si R26[3] est en 0 (botn presionado)
0000e7 940e 022c                 	CALL	aumento3				; Llamar a la funcin de aumento
                                 
                                 	; Detectar botn de decremento con antirrebote
0000e9 fef4                      	SBRS	R15, 4		; Si BUTTON_STATE[4] est en 0 (botn suelto)
0000ea ffa4                      	SBRS	R26, 4				; Si R26[4] est en 0 (botn presionado)
0000eb 940e 023e                 	CALL	decremento3			; Llamar a la funcin de decremento
                                 
0000ed 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
0000ee cf78                      	rjmp	void_loop
                                 
                                 estado6: // CONFIGURAR ALARMA CD (HORAS)
                                 
0000ef 9a40                      	SBI		PORTC, PC0			// leds de modo
0000f0 9841                      	CBI		PORTC, PC1
0000f1 9a42                      	SBI		PORTC, PC2
                                 
0000f2 fd30                      	SBRC	COUNTER, 0			//multiplexado
0000f3 940e 01a2                 	CALL	DISPLAY_ALARMAC
0000f5 ff30                      	SBRS	COUNTER, 0
0000f6 940e 01ae                 	CALL	DISPLAY_ALARMAD
                                 
0000f8 b106                      	IN		R16, PINC		; Leer el estado de los botones
0000f9 2fa0                      	MOV		R26, R16		; Copiar el valor a R26
                                 
                                 	; Detectar botn de aumento con antirrebote
0000fa fef3                      	SBRS	R15, 3 	; Si BUTTON_STATE[3] est en 0 (botn suelto)
0000fb ffa3                      	SBRS	R26, 3				; Si R26[3] est en 0 (botn presionado)
0000fc 940e 024f                 	CALL	aumento4				; Llamar a la funcin de aumento
                                 
                                 	; Detectar botn de decremento con antirrebote
0000fe fef4                      	SBRS	R15, 4		; Si BUTTON_STATE[4] est en 0 (botn suelto)
0000ff ffa4                      	SBRS	R26, 4				; Si R26[4] est en 0 (botn presionado)
000100 940e 0267                 	CALL	decremento4		; Llamar a la funcin de decremento
                                 
000102 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
000103 cf63                      	RJMP	void_loop
                                 
                                 estado7: //mostrar fecha
000104 9840                      	CBI		PORTC, PC0
000105 9a41                      	SBI		PORTC, PC1
000106 9a42                      	SBI		PORTC, PC2			//leds de modo 
                                 
000107 fd30                      	SBRC	COUNTER, 0			//multiplexado
000108 940e 01ba                 	CALL	DISPLAY_fechaA
00010a ff30                      	SBRS	COUNTER, 0 
00010b 940e 01c6                 	CALL	DISPLAY_fechaB
00010d fd30                      	SBRC	COUNTER, 0
00010e 940e 01d2                 	CALL	DISPLAY_fechaC
000110 ff30                      	SBRS	COUNTER, 0
000111 940e 01de                 	CALL	DISPLAY_fechaD
                                 
                                 	
                                 
000113 cf53                      	RJMP	void_loop
                                 estado8: // incrementar/decrementar meses
000114 9a40                      	SBI		PORTC, PC0
000115 9a41                      	SBI		PORTC, PC1			//leds de modo
000116 9a42                      	SBI		PORTC, PC2
000117 2700                      	clr		R16
                                 
000118 b106                      	IN		R16, PINC			//logica antirebotes
000119 2fa0                      	MOV		R26, R16		
                                 
                                 	
00011a fef3                      	SBRS	R15, 3 
00011b ffa3                      	SBRS	R26, 3				
00011c 940e 02bd                 	CALL	incremento_mes		
                                 
00011e fef4                      	SBRS	R15, 4		
00011f ffa4                      	SBRS	R26, 4				
000120 940e 02d5                 	CALL	decremento_mes
                                 
000122 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
000123 fd30                      	SBRC	COUNTER, 0
000124 940e 01d2                 	CALL	DISPLAY_fechaC
000126 ff30                      	SBRS	COUNTER, 0
000127 940e 01de                 	CALL	DISPLAY_fechaD
                                 
                                 
                                 
000129 cf3d                      	RJMP	void_loop
                                 estado9: //incrementar/ decrementar  dias
                                 
00012a fd30                      	SBRC	COUNTER, 0
00012b 940e 01ba                 	CALL	DISPLAY_fechaA			//multiplexado
00012d ff30                      	SBRS	COUNTER, 0 
00012e 940e 01c6                 	CALL	DISPLAY_fechaB
000130 2700                      	CLR		R16
                                 
000131 b106                      	IN		R16, PINC				//anitrrebotes
000132 2fa0                      	MOV		R26, R16		
                                 
                                 	
000133 fef3                      	SBRS	R15, 3 
000134 ffa3                      	SBRS	R26, 3				
000135 940e 0278                 	CALL	incremento_dia				
                                 
000137 fef4                      	SBRS	R15, 4		
000138 ffa4                      	SBRS	R26, 4				
000139 940e 02a0                 	CALL	decremento_dia
                                 
00013b 2efa                      	MOV		R15, R26	; Guardar el estado actual del botn para la siguiente lectura
                                 
                                 
00013c 303a                      	CPI		COUNTER, 10
00013d f419                      	BRNE	no_paso_nada
                                 
00013e 9a30                          SBI		PINC, 0 ; Alternar el estado del pin D7
00013f 9a31                      	SBI		PINC, 1 ; Alternar el estado del pin D7
000140 9a32                      	SBI		PINC, 2 ; Alternar el estado del pin D7
                                 no_paso_nada:
                                 
000141 cf25                      	RJMP	void_loop
                                 ;*********************************
                                 ;SUB RUTINAS 
                                 ;*********************************
                                 INIT_TMR0:		//configuramos el timer0
000142 e000                      	LDI		R16, 0x00			
000143 bd04                      	OUT		TCCR0A, R16				//modo normal del timer0
000144 e003                      	LDI		R16, (1 << CS01) | (1 << CS00)
000145 bd05                      	OUT		TCCR0B, R16			// configuramos el prescaler con 64
000146 e604                      	LDI		R16, T0VALUE
000147 bd06                      	OUT		TCNT0, R16
000148 9508                      	RET 
                                 
                                 INIT_PORTC:
000149 e200                      	LDI		R16, (1 << PCINT13) 
00014a 9300 006c                 	STS		PCMSK1, R16
00014c e002                      	LDI		R16, (1 << PCIE1)		// PING CHANCE PARA PORTC 
00014d 9300 0068                 	STS		PCICR, R16
00014f 9508                      	RET
                                 
                                 ALARMA:
000150 115a                      	CPSE	displayA, alarmaA		//revisamos si las variables de alrama son iguales que hora
000151 9508                      	RET	
000152 116b                      	CPSE	displayB, alarmaB
000153 9508                      	RET	
000154 117c                      	CPSE	displayC, alarmaC
000155 9508                      	RET	
000156 118d                      	CPSE	displayD, alarmaD
000157 9508                      	RET
000158 9a2d                      	SBI		PORTB, PB5 //BUZZER
000159 9508                      	RET
                                 
                                 DISPLAY_UPDATEA:
00015a 982b                      	CBI		PORTB,  PB3
00015b 982a                      	CBI		PORTB,  PB2
00015c 9829                      	CBI		PORTB,  PB1
00015d 9828                      	CBI		PORTB,  PB0	
00015e e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
00015f ebe0                          LDI		ZL, LOW(TABLE<<1)    
000160 0fe5                          ADD		ZL, R21				 // R20 es nuestro contador
000161 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
000162 9104                          LPM		R16, Z               // Carga el byte Z en r16
000163 b90b                          OUT		PORTD, R16			 // display del valor deseado
000164 9a28                      	SBI		PORTB, PB0
000165 9508                          RET
                                 
                                 DISPLAY_UPDATEB:
000166 982b                      	CBI		PORTB,  PB3
000167 982a                      	CBI		PORTB,  PB2
000168 9829                      	CBI		PORTB,  PB1
000169 9828                      	CBI		PORTB,  PB0	
00016a e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
00016b ebe0                          LDI		ZL, LOW(TABLE<<1)    
00016c 0fe6                          ADD		ZL, R22				 // R20 es nuestro contador
00016d 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
00016e 9104                          LPM		R16, Z               // Carga el byte Z en r16
00016f b90b                          OUT		PORTD, R16			 // display del valor deseado
000170 9a29                      	SBI		PORTB, PB1
000171 9508                          RET
                                 
                                 DISPLAY_UPDATEC:
000172 982b                      	CBI		PORTB,  PB3
000173 982a                      	CBI		PORTB,  PB2
000174 9829                      	CBI		PORTB,  PB1
000175 9828                      	CBI		PORTB,  PB0	
000176 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
000177 ebe0                          LDI		ZL, LOW(TABLE<<1)    
000178 0fe7                          ADD		ZL, R23				 // R20 es nuestro contador
000179 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
00017a 9104                          LPM		R16, Z               // Carga el byte Z en r16
00017b b90b                          OUT		PORTD, R16			 // display del valor deseado
00017c 9a2a                      	SBI		PORTB, PB2
00017d 9508                          RET
                                 
                                 DISPLAY_UPDATED:
00017e 982b                      	CBI		PORTB,  PB3
00017f 982a                      	CBI		PORTB,  PB2
000180 9829                      	CBI		PORTB,  PB1
000181 9828                      	CBI		PORTB,  PB0	
000182 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
000183 ebe0                          LDI		ZL, LOW(TABLE<<1)    
000184 0fe8                          ADD		ZL, R24				 // R20 es nuestro contador
000185 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
000186 9104                          LPM		R16, Z               // Carga el byte Z en r16
000187 b90b                          OUT		PORTD, R16			 // display del valor deseado
000188 9a2b                      	SBI		PORTB, PB3
000189 9508                          RET
                                 
                                 //DISPLAYC ALARMA
                                 
                                 	
                                 DISPLAY_ALARMAA:
00018a 982b                      	CBI		PORTB,  PB3
00018b 982a                      	CBI		PORTB,  PB2
00018c 9829                      	CBI		PORTB,  PB1
00018d 9828                      	CBI		PORTB,  PB0	
00018e e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
00018f ebe0                          LDI		ZL, LOW(TABLE<<1)    
000190 0dea                          ADD		ZL, alarmaA				 // R20 es nuestro contador
000191 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
000192 9104                          LPM		R16, Z               // Carga el byte Z en r16
000193 9a28                          SBI		PORTB, PB0
000194 b90b                      	OUT		PORTD, R16			 // display del valor deseado
                                 	
000195 9508                          RET
                                 
                                 DISPLAY_ALARMAB:
000196 982b                      	CBI		PORTB,  PB3
000197 982a                      	CBI		PORTB,  PB2
000198 9829                      	CBI		PORTB,  PB1
000199 9828                      	CBI		PORTB,  PB0	
00019a e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
00019b ebe0                          LDI		ZL, LOW(TABLE<<1)    
00019c 0deb                          ADD		ZL, alarmaB				 // R20 es nuestro contador
00019d 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
00019e 9104                          LPM		R16, Z               // Carga el byte Z en r16
00019f b90b                          OUT		PORTD, R16			 // display del valor deseado
0001a0 9a29                      	SBI		PORTB, PB1
0001a1 9508                          RET
                                 
                                 DISPLAY_ALARMAC:
0001a2 982b                      	CBI		PORTB,  PB3
0001a3 982a                      	CBI		PORTB,  PB2
0001a4 9829                      	CBI		PORTB,  PB1
0001a5 9828                      	CBI		PORTB,  PB0	
0001a6 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001a7 ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001a8 0dec                          ADD		ZL, alarmaC				 // R20 es nuestro contador
0001a9 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001aa 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001ab b90b                          OUT		PORTD, R16			 // display del valor deseado
0001ac 9a2a                      	SBI		PORTB, PB2
0001ad 9508                          RET
                                 
                                 DISPLAY_ALARMAD:
0001ae 982b                      	CBI		PORTB,  PB3
0001af 982a                      	CBI		PORTB,  PB2
0001b0 9829                      	CBI		PORTB,  PB1
0001b1 9828                      	CBI		PORTB,  PB0	
0001b2 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001b3 ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001b4 0ded                          ADD		ZL, alarmaD				 // R20 es nuestro contador
0001b5 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001b6 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001b7 b90b                          OUT		PORTD, R16			 // display del valor deseado
0001b8 9a2b                      	SBI		PORTB, PB3
0001b9 9508                          RET
                                 
                                 DISPLAY_FECHAA:
0001ba 982b                      	CBI		PORTB,  PB3
0001bb 982a                      	CBI		PORTB,  PB2
0001bc 9829                      	CBI		PORTB,  PB1
0001bd 9828                      	CBI		PORTB,  PB0	
0001be e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001bf ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001c0 0de5                          ADD		ZL, fechaA				 // R20 es nuestro contador
0001c1 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001c2 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001c3 b90b                      	OUT		PORTD, R16			 // display del valor deseado
0001c4 9a2a                      	SBI		PORTB, PB2
0001c5 9508                          RET
                                 
                                 DISPLAY_FECHAB:
0001c6 982b                      	CBI		PORTB,  PB3
0001c7 982a                      	CBI		PORTB,  PB2
0001c8 9829                      	CBI		PORTB,  PB1
0001c9 9828                      	CBI		PORTB,  PB0	
0001ca e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001cb ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001cc 0de6                          ADD		ZL, fechaB				 // R20 es nuestro contador
0001cd 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001ce 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001cf b90b                          OUT		PORTD, R16			 // display del valor deseado
0001d0 9a2b                      	SBI		PORTB, PB3
0001d1 9508                          RET
                                 
                                 DISPLAY_FECHAC:
0001d2 982b                      	CBI		PORTB,  PB3
0001d3 982a                      	CBI		PORTB,  PB2
0001d4 9829                      	CBI		PORTB,  PB1
0001d5 9828                      	CBI		PORTB,  PB0	
0001d6 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001d7 ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001d8 0de7                          ADD		ZL, fechaC				 // R20 es nuestro contador
0001d9 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001da 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001db b90b                          OUT		PORTD, R16			 // display del valor deseado
0001dc 9a29                      	SBI		PORTB, PB1
0001dd 9508                          RET
                                 
                                 DISPLAY_FECHAD:
0001de 982b                      	CBI		PORTB,  PB3
0001df 982a                      	CBI		PORTB,  PB2
0001e0 9829                      	CBI		PORTB,  PB1
0001e1 9828                      	CBI		PORTB,  PB0	
0001e2 e0f0                      	LDI		ZH, HIGH(TABLE<<1)   // ZH:ZL PUNTERO QUE APUNTA A LA TABLA 
0001e3 ebe0                          LDI		ZL, LOW(TABLE<<1)    
0001e4 0de8                          ADD		ZL, fechaD				 // R20 es nuestro contador
0001e5 1df1                          ADC		ZH, R1               // R1 siempre es 0 por lo que 0 + r20
0001e6 9104                          LPM		R16, Z               // Carga el byte Z en r16
0001e7 b90b                          OUT		PORTD, R16			 // display del valor deseado
0001e8 9a28                      	SBI		PORTB, PB0
0001e9 9508                          RET
                                 
                                 //aumento y decremento PARA A Y B
                                 
                                 aumento:			
0001ea 9553                      	INC		DISPLAYA
0001eb e00b                      	LDI		R16, 0x0B		//revisamos si llega a 11 para hacer el salto
0001ec 1350                      	CPSE	DISPLAYA, R16
0001ed c002                      	RJMP	SEGUIR1
0001ee 940e 01f6                 	CALL	RESET			// si llego a 11 nos vamos a reset
                                 SEGUIR1:
0001f0 e006                      	LDI		R16, 0x06			//revisamos si decenas llega a 6
0001f1 1360                      	CPSE	DISPLAYB, R16
0001f2 c002                      	RJMP	SEGUIR2
0001f3 940e 01f9                 	CALL	RESET2		//reseteamos
                                 SEGUIR2: 
0001f5 9508                      	RET
                                 	
                                 RESET:
0001f6 2755                      	CLR		DISPLAYA		// reseteamos a 0 unidades de min 
0001f7 9563                      	INC		DISPLAYB		//incrementamos en uno decenas de min 
                                 
0001f8 cea2                      	RJMP	estado2
                                 
                                 RESET2:
0001f9 2755                      	CLR		DISPLAYA		// paso de 59 a 60 por lo que 00 
0001fa 2766                      	CLR		DISPLAYB
0001fb ce9f                      	RJMP	estado2
                                 
                                 decremento:			//logica para decrementar
0001fc 955a                      	DEC		DISPLAYA						
0001fd 3f5f                      	CPI		DISPLAYA, 0xFF	//revisamos si hizo underflow		
0001fe f009                      	BREQ	DECDB			// si de 00 paso a FF nos vmaos aqui		
0001ff 9508                      	RET								
                                 
                                 DECDB:
000200 e059                      	LDI		DISPLAYA, 0x09		//reseteamos a 9 las unidades de min
000201 956a                      	DEC		DISPLAYB				
000202 3f6f                      	CPI		DISPLAYB, 0xFF		// si displayB hizo underflow 
000203 f009                      	BREQ	MAXEO_59				// nos vamos a cargar 59
000204 9508                      	RET								
                                 
                                 MAXEO_59:
000205 e059                      	LDI		DISPLAYA, 0x09			//reiniciamos a 59
000206 e065                      	LDI		DISPLAYB, 0x05			
000207 9508                      	RET
                                 
                                 
                                 
                                 //aumento y decremento PARA d y C
                                 
                                 aumento2:				
000208 9573                      	INC		DISPLAYC
000209 e00b                      	LDI		R16, 0x0B			//comparamos si ya llego a 11
00020a 1370                      	CPSE	DISPLAYC, R16		
00020b c002                      	RJMP	SEGUIR3	
00020c 940e 021a                 	CALL	RESETCD				//si ya llego nos metemos aqui
                                 SEGUIR3:
00020e e002                      	LDI		R16, 0x02			
00020f 1380                      	CPSE	DISPLAYD, R16		// comparamos si estamos en 20
000210 c002                      	RJMP	SEGUIR4
000211 940e 0214                 	CALL	chekeo_24			//si estamos en 20 tenemos que revisar si llego a 24
                                 SEGUIR4: 
000213 9508                      	RET
                                 chekeo_24:
000214 e005                      	LDI		R16, 0x05				
000215 1370                      	CPSE	DISPLAYC, R16		//comparamos si es 25
000216 c002                      	RJMP	SEGUIR5
000217 940e 021d                 	CALL	RESET2CD			//reseteamos
                                 SEGUIR5:
000219 9508                      	RET
                                 
                                 RESETCD:
00021a 2777                      	CLR		DISPLAYC		//limpiamos unidades de hora
00021b 9583                      	INC		DISPLAYD		//incrementamos decenas de hora
00021c ce4a                      	RJMP	void_loop
                                 
                                 RESET2CD:
00021d 2777                      	CLR		DISPLAYC			//clear de todo 
00021e 2788                      	CLR		DISPLAYD
00021f ce47                      	RJMP	void_loop	
                                 decremento2:			//logica para decrementar
000220 957a                      	DEC		DISPLAYC			// decrementamos decenas de hora	
000221 3f7f                      	CPI		DISPLAYC, 0xFF			//miramos si hizo underflow
000222 f009                      	BREQ	decrement_CD			
000223 9508                      	RET								
                                 
                                 decrement_CD:				// si hizo underflow tenemos que cargarle 9
000224 e079                      	LDI		DISPLAYC, 0x09			
000225 958a                      	DEC		DISPLAYD				
000226 3f8f                      	CPI		DISPLAYD, 0xFF		// si el registro de decenas de hora hizo under	
000227 f009                      	BREQ	MAXEO_23			// lo seteamos en 24
000228 9508                      	RET								
                                 
                                 MAXEO_23:
000229 e073                      	LDI		DISPLAYC, 0x03			
00022a e082                      	LDI		DISPLAYD, 0x02			 
00022b 9508                      	RET
                                 
                                 // Aumento y decremento de la alarma A Y B (MInutos)
                                 aumento3:		//misma logica que arriba
00022c 94a3                      	INC		alarmaA
00022d e00b                      	LDI		R16, 0x0B
00022e 12a0                      	CPSE	alarmaA, R16
00022f c002                      	RJMP	SEGUIRA1
000230 940e 0238                 	CALL	RESETA
                                 SEGUIRA1:
000232 e006                      	LDI		R16, 0x06
000233 12b0                      	CPSE	alarmaB, R16
000234 c002                      	RJMP	SEGUIRA2
000235 940e 023b                 	CALL	RESETA2
                                 SEGUIRA2: 
000237 9508                      	RET
                                 	
                                 RESETA:
000238 24aa                      	CLR		alarmaA
000239 94b3                      	INC		alarmaB
                                 
00023a ce9f                      	RJMP	estado5
                                 
                                 RESETA2:
00023b 24aa                      	CLR		alarmaA
00023c 24bb                      	CLR		alarmaB
00023d ce9c                      	RJMP	estado5
                                 
                                 decremento3:	
00023e 94aa                      	DEC		alarmaA	
00023f 2d0a                      	MOV		R16, alarmaA			
000240 3f0f                      	CPI		R16, 0xFF			
000241 f009                      	BREQ	under_alarma					
000242 9508                      	RET								
                                 
                                 under_alarma:
000243 e009                      	LDI		R16, 0x09		
000244 2ea0                      	MOV		alarmaA, R16	
000245 94ba                      	DEC		alarmaB		
000246 2d0b                      	MOV		R16, alarmaB		
000247 3f0f                      	CPI		R16, 0xFF			
000248 f009                      	BREQ	MAXEOA_59				
000249 9508                      	RET								
                                 
                                 MAXEOA_59:
00024a e009                      	LDI		R16, 0x09	
00024b 2ea0                      	MOV		ALARMAA, R16		
00024c e005                      	LDI		R16, 0x05	
00024d 2eb0                      	MOV		ALARMAB, R16		
00024e 9508                      	RET
                                 
                                 // Aumento y decremento de la alarma C y D (HORAS)
                                 aumento4:			//misma logica que arriba
00024f 94c3                      	INC		alarmaC
000250 e00b                      	LDI		R16, 0x0B
000251 12c0                      	CPSE	alarmaC, R16
000252 c002                      	RJMP	SEGUIRA3
000253 940e 0261                 	CALL	RESETACD
                                 SEGUIRA3:
000255 e002                      	LDI		R16, 0x02
000256 12d0                      	CPSE	alarmaD, R16
000257 c002                      	RJMP	SEGUIRA4
000258 940e 025b                 	CALL	chekeo_24A
                                 SEGUIRA4: 
00025a 9508                      	RET
                                 chekeo_24A:
00025b e005                      	LDI		R16, 0x05
00025c 12c0                      	CPSE	alarmaC, R16
00025d c002                      	RJMP	SEGUIRA5
00025e 940e 0264                 	CALL	RESET2ACD
                                 SEGUIRA5:
000260 9508                      	RET
                                 
                                 RESETACD:
000261 24cc                      	CLR		alarmaC
000262 94d3                      	INC		alarmaD
000263 ce03                      	RJMP	void_loop
                                 
                                 RESET2ACD:
000264 24cc                      	CLR		alarmaC
000265 24dd                      	CLR		alarmaD
000266 ce00                      	RJMP	void_loop	
                                 decremento4:	
000267 94ca                      	DEC		alarmaC		
000268 2d0c                      	MOV		R16, alarmaC		
000269 3f0f                      	CPI		r16, 0xFF			
00026a f009                      	BREQ	decrementA_CD			
00026b 9508                      	RET								
                                 
                                 decrementA_CD:
00026c e009                      	LDI		R16, 0x09	
00026d 2ec0                      	MOV		alarmaC, R16		
00026e 94da                      	DEC		alarmaD
00026f 2d0d                      	MOV		R16, alarmaD			
000270 3f0f                      	CPI		R16, 0xFF			
000271 f009                      	BREQ	MAXEO_A23				
000272 9508                      	RET								
                                 
                                 MAXEO_A23: 
000273 e003                      	LDI		R16, 0x03
000274 2ec0                      	MOV		alarmaC, R16			
000275 e002                      	LDI		R16, 0x02	
000276 2ed0                      	MOV		alarmaD, R16		 
000277 9508                      	RET
                                 
                                 //subrutinas modo fecha y dia
                                 incremento_dia:
                                 
000278 93af                      	PUSH    R26           ; Guardar R17 en la pila
000279 93ef                      	PUSH    R30           ; Guardar R18 en la pila
00027a 930f                      	PUSH    R16           ; Guardar R16 en la pila
                                 
00027b 2da7                      	MOV     R26, fechaC   ; Mover fechaC a un registro vlido (R16-R31)
00027c e00a                      	LDI     R16, 10       ; Cargar 10 en R16 para multiplicar
00027d 9fa0                      	MUL     R26, R16      ; Multiplica fechaC * 10
00027e 2de0                      	MOV     R30, R0       ; Guardar resultado en R18 (MESES temporal)
00027f 2411                      	CLR     R1            ; Limpiar R1 para evitar datos basura
000280 0de8                      	ADD     R30, fechaD   ; Sumar fechaD al resultado
                                 
000281 2f1e                      	MOV     MESES, R30  ; Guardar el resultado en MESES
                                 
000282 910f                      	POP     R16           ; Restaurar R16 desde la pila
000283 91ef                      	POP     R30           ; Restaurar R18 desde la pila
000284 91af                      	POP     R26          ; Restaurar R17 desde la pila
                                 
000285 5011                      	SUBI    MESES, 1         ; Restar 1 para ajustar ndice a base 0
000286 9453                      	INC		fechaA
000287 2d05                      	MOV		R16, fechaA
000288 300a                      	CPI		R16, 0x0A
000289 f419                      	BRNE	checkeo_limite
00028a 2455                      	CLR		fechaA
00028b 9463                      	INC		fechaB
                                 	
                                 	
                                 
00028c 9508                      	RET
                                 checkeo_limite:
00028d ece0                      	LDI     ZL, LOW(dias_del_mes << 1)
00028e e0f0                          LDI     ZH, HIGH(dias_del_mes << 1)
00028f 0fe1                          ADD     ZL, MESES
000290 91c4                          LPM     R28, Z     
                                 
000291 2d06                          MOV     R16, fechaB
000292 0f00                          LSL     R16         
000293 0f00                          LSL     R16
000294 0f00                          LSL     R16
000295 0f00                          LSL     R16
000296 0d05                          ADD     R16, fechaA   
000297 170c                          CP      R16, R28
000298 f010                          BRLO    NO_OVERFLOW 
000299 940e 029c                     CALL    OVER_DIA   
                                 NO_OVERFLOW:
00029b 9508                          RET
                                 OVER_DIA:
00029c e001                      	LDI		R16, 0x01
00029d 2e50                      	MOV		fechaA, R16
00029e 2466                          CLR     fechaB   
00029f 9508                      	RET
                                 
                                 	
                                 decremento_dia:
0002a0 2d06                      	MOV		R16, fechaB
0002a1 3000                      	CPI		R16, 0x00
0002a2 f049                      	BREQ	RESET_DIA
0002a3 945a                      	DEC		fechaA
0002a4 2d05                      	MOV		R16, fechaA
0002a5 3f0f                      	CPI		R16, 0xFF
0002a6 f009                      	BREQ	DECDIA_REST
0002a7 9508                      	RET
                                 DECDIA_REST: 
0002a8 e009                      	LDI		R16, 0x09
0002a9 2e50                      	MOV		fechaA, R16
0002aa 946a                      	DEC		fechaB
0002ab 9508                      	RET
                                 RESET_DIA: 
0002ac 945a                      	DEC		fechaA
0002ad 2d05                      	MOV		R16, fechaA
0002ae 3000                      	CPI		R16, 0x00
0002af f009                      	BREQ	UNDER_DIA
0002b0 9508                      	RET
                                 UNDER_DIA: 
0002b1 ece0                      	LDI		ZL, LOW(dias_del_mes << 1)
0002b2 e0f0                      	LDI		ZH, HIGH(dias_del_mes << 1)
0002b3 0fe1                      	ADD		ZL, MESES
0002b4 91c4                      	LPM		R28, Z
0002b5 2e6c                      	MOV		fechaB, R28
                                 	//SWAP	R6	//POSIBLE CAMBIO
0002b6 0c66                      	LSL		fechaB
0002b7 0c66                      	LSL		fechaB
0002b8 0c66                      	LSL		fechaB
0002b9 0c66                      	LSL		fechaB
0002ba 70af                      	ANDI	R26, 0x0F
0002bb 2e5c                      	MOV		fechaA, R28
0002bc 9508                      	RET
                                 
                                 //subrutinas para aumentar/decementar el mes
                                 
                                 incremento_mes:
0002bd 9483                      	INC		fechaD
0002be e00b                      	LDI		R16, 0x0B
0002bf 1280                      	CPSE	fechaD, R16
0002c0 c002                      	RJMP	SEGUIRA3M
0002c1 940e 02cf                 	CALL	RESETACDM
                                 SEGUIRA3M:
0002c3 e001                      	LDI		R16, 0x01
0002c4 1270                      	CPSE	fechaC, R16		//decena del mes
0002c5 c002                      	RJMP	SEGUIRA4M
0002c6 940e 02c9                 	CALL	chekeo_12
                                 SEGUIRA4M: 
0002c8 9508                      	RET
                                 chekeo_12:
0002c9 e004                      	LDI		R16, 0x04
0002ca 1280                      	CPSE	fechaD, R16
0002cb c002                      	RJMP	SEGUIRA5M
0002cc 940e 02d2                 	CALL	RESET2ACDM
                                 SEGUIRA5M:
0002ce 9508                      	RET
                                 
                                 RESETACDM:
0002cf 2488                      	CLR		fechaD
0002d0 9473                      	INC		fechaC
0002d1 cd95                      	RJMP	void_loop
                                 
                                 RESET2ACDM:
0002d2 2488                      	CLR		fechaD
0002d3 2477                      	CLR		fechaC
0002d4 cd92                      	RJMP	void_loop	
                                 
                                 decremento_mes:	
0002d5 948a                      	DEC		fechaD		
0002d6 2d08                      	MOV		R16, fechaD	
0002d7 3000                      	CPI		r16, 0x00			
0002d8 f009                      	BREQ	decrementA_CDM		
0002d9 9508                      	RET								
                                 
                                 decrementA_CDM:
0002da e009                      	LDI		R16, 0x09	
0002db 2e80                      	MOV		fechaD, R16		
0002dc 947a                      	DEC		fechaC
0002dd 2d07                      	MOV		R16, fechaC		
0002de 3f0f                      	CPI		R16, 0xFF			
0002df f009                      	BREQ	MAXEO_12			
0002e0 9508                      	RET								
                                 
                                 MAXEO_12: 
0002e1 e002                      	LDI		R16, 0x02
0002e2 2e80                      	MOV		fechaD, R16			
0002e3 e001                      	LDI		R16, 0x01	
0002e4 2e70                      	MOV		fechaC, R16		 
0002e5 9508                      	RET
                                 
                                 
                                 ;*********************************
                                 ;INTERRUPCIONES 
                                 ;*********************************
                                 timer0_overflow:
0002e6 94f8                      	CLI	
0002e7 930f                      	PUSH	R16
0002e8 b70f                      	IN		R16, SREG
0002e9 930f                      	PUSH	R16
                                 
                                 	
0002ea e604                      	LDI		R16, T0VALUE		// 100
0002eb bd06                      	OUT		TCNT0,	R16
                                 	
0002ec 9533                      	INC		COUNTER
0002ed 9523                      	INC		COUNTER3
                                 
                                 
0002ee 3322                      	CPI		COUNTER3, 50		// 50 * 10ms = 500ms
0002ef f5b1                      	BRNE	EXIT_TMR0_ISR
0002f0 2722                      	CLR		COUNTER3		
                                 
0002f1 9a1c                          SBI		PINB, 4 ; Alternar el estado del pin D7
                                 
0002f2 3634                      	CPI		COUNTER, 100		// 10* 10ms = 1000ms
0002f3 f591                      	BRNE	EXIT_TMR0_ISR
0002f4 2733                      	CLR		COUNTER		
                                 
0002f5 9593                      	INC		COUNTER2
                                 
0002f6 339c                      	CPI		COUNTER2, 60		// 60*1000ms = 1min
0002f7 f571                      	BRNE	EXIT_TMR0_ISR
0002f8 2799                      	CLR		COUNTER2
0002f9 9553                      	INC		displayA
0002fa 305a                      	CPI		displayA, MAX_displayA //comparamos con el valor maximo deA
0002fb f551                      	BRNE	EXIT_TMR0_ISR
0002fc 2755                      	CLR		displayA
                                 
0002fd 9563                      	INC		displayB
0002fe 3066                      	CPI		displayB, MAX_displayB		//valor maximo de B
0002ff f531                      	BRNE	EXIT_TMR0_ISR
000300 2766                      	CLR		displayB 
                                 
000301 9573                      	INC		displayC
000302 307a                      	CPI		displayC, MAX_displayC		//valor maximo de C
000303 f411                      	BRNE	check_24
000304 2777                      	CLR		displayC 
                                 
000305 9583                      	INC		displayD
                                 	
                                 check_24:
000306 3082                      	CPI		displayD, 2
000307 f4f1                      	BRNE	EXIT_TMR0_ISR
000308 3074                      	CPI		displayC, 4
000309 f4e1                      	BRNE	EXIT_TMR0_ISR
                                 	
00030a 2788                      	CLR     displayD
00030b 2777                          CLR     displayC
00030c 2766                          CLR     displayB
00030d 2755                          CLR     displayA
00030e 9453                      	INC		fechaA
                                 	
00030f 2d05                      	MOV		R16, fechaA
000310 3002                      	CPI		R16, 2
000311 f4a1                      	BRNE	EXIT_TMR0_ISR
                                 	
000312 2d06                      	MOV		R16, fechaB
000313 3003                      	CPI		R16, 3
000314 f489                      	BRNE	EXIT_TMR0_ISR
                                 
000315 9483                      	INC		fechaD
000316 2455                      	CLR		fechaA
000317 2466                      	CLR		fechaB
                                 
000318 2d08                      	MOV		R16, fechaD
000319 3003                      	CPI		R16, 3
00031a f459                      	BRNE	EXIT_TMR0_ISR
                                 	
00031b 2d07                      	MOV		R16, fechaC
00031c 3001                      	CPI		R16, 1
00031d f441                      	BRNE	EXIT_TMR0_ISR
                                 
                                 
                                 //FELIZ AO NUEVO
00031e e001                      	ldi		R16, 0x01		// si todo es 00 entonces es un nuevo ao 
00031f 2e80                      	MOV		fechaD, R16
000320 2477                      	CLR		fechaC
000321 2466                      	CLR		fechaB
000322 e001                      	LDI		R16, 0x01
000323 2e50                      	MOV		fechaA, R16
000324 9a2d                      	SBI		PORTB, PB5		//encendemos la alarma
                                 
000325 c000                      	RJMP	EXIT_TMR0_ISR
                                 
                                 
                                 EXIT_TMR0_ISR:
000326 910f                      	POP		R16
000327 bf0f                      	OUT		SREG, R16
000328 910f                      	POP		R16
000329 9478                      	SEI
00032a 9518                      	RETI
                                 	
                                 
                                 INT_BOTONAZOC:
                                 
00032b 930f                      	PUSH	R16
00032c b70f                      	IN		R16,	SREG
00032d 930f                      	PUSH	R16
                                 
00032e 982d                      	CBI     PORTB, PB5         ; Si al menos uno est presionado, apagar B5
00032f b106                      	IN      R16, PINC         ; Leer el estado del puerto C
000330 7200                      	ANDI    R16, 0b00100000   ; Filtrar solo C5
000331 3000                      	CPI     R16, 0b00000000   ; Verificar si C5 est en 0 (presionado)
000332 f429                      	BRNE    salidita           ; Si no est presionado, salta
000333 9543                      	INC     MODE              ; Si est presionado, incrementa MODE
                                 
                                 
                                 //Revisamos si pasamos la cantidad maxima de modos (setear a 0 si si)
000334 e009                      	LDI		R16, modos
000335 3049                      	CPI		MODE, modos
000336 f008                      	BRLO	salidita
000337 2744                      	CLR		MODE 
                                 	// Que modo estamos
                                 	salidita:                  ; Etiqueta de salto
000338 910f                      	POP		R16
000339 bf0f                      	OUT		SREG, R16
00033a 910f                      	POP		R16
00033b 9518                      	RETI 
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  14 r0 :   1 r1 :  13 r2 :   0 r3 :   0 r4 :   0 
r5 :  17 r6 :  15 r7 :  11 r8 :  15 r9 :   0 r10:  11 r11:   9 r12:  12 
r13:   9 r14:   0 r15:  18 r16: 190 r17:   5 r18:   4 r19:  29 r20:  14 
r21:  15 r22:  13 r23:  17 r24:  12 r25:   4 r26:  29 r27:   0 r28:   6 
r29:   3 r30:  33 r31:  26 
Registers used: 27 out of 35 (77.1%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :  12 add   :  16 adiw  :   0 and   :   0 
andi  :   4 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  15 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 
brne  :  24 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  53 cbi   :  62 cbr   :   0 
clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  53 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   1 cpc   :   0 
cpi   :  40 cpse  :  17 dec   :  13 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 inc   :  22 jmp   :   3 
ld    :   0 ldd   :   0 ldi   :  82 lds   :   0 lpm   :  28 lsl   :   8 
lsr   :   0 mov   :  47 movw  :   0 mul   :   1 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  26 pop   :   7 
push  :   7 rcall :   0 ret   :  49 reti  :   2 rjmp  :  43 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  30 sbic  :   0 sbis  :   0 
sbiw  :   0 sbr   :   0 sbrc  :  13 sbrs  :  36 sec   :   0 seh   :   0 
sei   :   2 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :   6 
sub   :   0 subi  :   1 swap  :   0 tst   :   0 wdr   :   0 
Instructions used: 34 out of 113 (30.1%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000678   1572     28   1600   32768   4.9%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
