===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.2149 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8082 (  8.6%)    3.8082 ( 15.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.0325 (  6.9%)    3.0325 ( 12.0%)    Parse modules
    0.7190 (  1.6%)    0.7190 (  2.9%)    Verify circuit
   36.3542 ( 82.3%)   18.4739 ( 73.3%)  'firrtl.circuit' Pipeline
    0.7027 (  1.6%)    0.7027 (  2.8%)    LowerFIRRTLAnnotations
    3.3631 (  7.6%)    1.8319 (  7.3%)    'firrtl.module' Pipeline
    1.0660 (  2.4%)    0.5738 (  2.3%)      DropName
    2.2971 (  5.2%)    1.2581 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1640 (  0.4%)    0.0898 (  0.4%)    'firrtl.module' Pipeline
    0.1640 (  0.4%)    0.0898 (  0.4%)      LowerCHIRRTLPass
    0.2263 (  0.5%)    0.2263 (  0.9%)    InferWidths
    0.7021 (  1.6%)    0.7021 (  2.8%)    MemToRegOfVec
    1.1580 (  2.6%)    1.1580 (  4.6%)    InferResets
    0.1354 (  0.3%)    0.1354 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1945 (  0.4%)    0.1945 (  0.8%)    WireDFT
    1.4773 (  3.3%)    1.4773 (  5.9%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    4.8615 ( 11.0%)    2.6314 ( 10.4%)    'firrtl.module' Pipeline
    3.8302 (  8.7%)    2.0389 (  8.1%)      ExpandWhens
    1.0301 (  2.3%)    0.5921 (  2.3%)      SFCCompat
    1.1572 (  2.6%)    1.1572 (  4.6%)    CheckCombCycles
    0.2403 (  0.5%)    0.2403 (  1.0%)      (A) circt::firrtl::InstanceGraph
    6.7704 ( 15.3%)    3.7245 ( 14.8%)    'firrtl.module' Pipeline
    6.4594 ( 14.6%)    3.5506 ( 14.1%)      Canonicalizer
    0.3110 (  0.7%)    0.1739 (  0.7%)      InferReadWrite
    0.1695 (  0.4%)    0.1695 (  0.7%)    PrefixModules
    0.0622 (  0.1%)    0.0622 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3755 (  0.9%)    0.3755 (  1.5%)    Inliner
    0.8413 (  1.9%)    0.8413 (  3.3%)    IMConstProp
    0.0647 (  0.1%)    0.0647 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0546 (  0.1%)    0.0546 (  0.2%)    AddSeqMemPorts
    0.0546 (  0.1%)    0.0546 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1922 (  0.4%)    0.1922 (  0.8%)    CreateSiFiveMetadata
    0.0297 (  0.1%)    0.0297 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.7212 (  6.2%)    1.4229 (  5.6%)    'firrtl.module' Pipeline
    0.2420 (  0.5%)    0.1255 (  0.5%)      DropName
    2.4791 (  5.6%)    1.2974 (  5.1%)      Canonicalizer
    0.5660 (  1.3%)    0.5660 (  2.2%)    IMDeadCodeElim
    0.0514 (  0.1%)    0.0514 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.5486 (  1.2%)    0.5486 (  2.2%)  LowerFIRRTLToHW
    0.0269 (  0.1%)    0.0269 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5314 (  1.2%)    0.5314 (  2.1%)  HWMemSimImpl
    0.8845 (  2.0%)    0.5560 (  2.2%)  'hw.module' Pipeline
    0.3079 (  0.7%)    0.1984 (  0.8%)    CSE
    0.0077 (  0.0%)    0.0040 (  0.0%)      (A) DominanceInfo
    0.3112 (  0.7%)    0.2061 (  0.8%)    Canonicalizer
    0.1507 (  0.3%)    0.0936 (  0.4%)    CSE
    0.0052 (  0.0%)    0.0026 (  0.0%)      (A) DominanceInfo
    0.0614 (  0.1%)    0.0314 (  0.1%)    HWCleanup
    0.1863 (  0.4%)    0.1047 (  0.4%)  'hw.module' Pipeline
    0.0276 (  0.1%)    0.0154 (  0.1%)    HWLegalizeModules
    0.1177 (  0.3%)    0.0690 (  0.3%)    PrettifyVerilog
    0.1928 (  0.4%)    0.1928 (  0.8%)  StripDebugInfoWithPred
    0.9053 (  2.0%)    0.9053 (  3.6%)  ExportVerilog
    0.0074 (  0.0%)    0.0074 (  0.0%)  Rest
   44.1660 (100.0%)   25.2149 (100.0%)  Total

{
  totalTime: 25.264,
  maxMemory: 1082712064
}
