A fully integrated charge sharing active decap scheme for power supply noise suppression.	Ahmed M. Ammar,Rafik Guindi,Ethan Shih,Carlos Tokunaga,Jim Tschanz,Muhammad M. Khellah	10.1109/SOCC.2015.7406986
High-throughput MQ encoder for pass-parallel EBCOT in JPEG2000.	Na Bao,Zhe Jiang 0003,Zhiheng Qi,Wei Zhang 0055	10.1109/SOCC.2015.7406995
High-PSR CMOS LDO with embedded ripple feedforward and energy-efficient bandwidth extension.	Liuyan Chen,Qi Cheng 0005,Jianping Guo,Min Chen	10.1109/SOCC.2015.7406988
Synthesis and verification of cyclic combinational circuits.	Jui-Hung Chen,Yung-Chih Chen,Wan-Chen Weng,Ching-Yi Huang,Chun-Yao Wang	10.1109/SOCC.2015.7406959
EM independent Gaussian approximate message passing and its application in OFDM impulsive noise mitigation.	Yun Chen 0001,Yuanzhou Hu,Yizhi Wang,Xiaoyang Zeng,David Huang 0001	10.1109/SOCC.2015.7406998
VCAS: Viewing context aware power-efficient mobile video embedded memory.	Dongliang Chen,Xin Wang,Jinhui Wang,Na Gong	10.1109/SOCC.2015.7406940
All-digital deskew buffer using a hybrid control scheme.	Ting-Li Chu,Wen-Yu Chu,Yasuyoshi Fujii,Chorng-Sii Hwang	10.1109/SOCC.2015.7406903
A 5-b 1-GS/s 2.7-mW binary-search ADC in 90nm digital CMOS.	Yung-Hui Chung,Cheng-Hsun Tsai,Hsuan-Chin Yeh	10.1109/SOCC.2015.7406902
&quot;High-level synthesis and beyond - From datacenters to IoTs&quot;.	Jason Cong	10.1109/SOCC.2015.7406893
ESD protection design with stacked low-voltage devices for high-voltage pins of battery-monitoring IC.	Chia-Tsen Dai,Ming-Dou Ker	10.1109/SOCC.2015.7406987
A 802.15.3c/802.11ad compliant 24 Gb/s FFT processor for 60 GHz communication systems.	Henry Lopez Davila,Chun-Yi Liu 0001,Wei-Chang Liu,Shen-Jui Huang,Shyh-Jye Jou,Sau-Gee Chen	10.1109/SOCC.2015.7406907
Multi-objective optimization of a low-noise antenna amplifier for multi-constellation satellite-navigation receivers.	Josef Dobes,Jan Míchal,Jakub Popp,Martin Grábner,Frantisek Vejrazka,Jakub Kakona	10.1109/SOCC.2015.7406919
Symmetric write operation for 1T-1MTJ STT-RAM cells using negative bitline technique.	Hooman Farkhani,Ali Peiravi,Jens Kargaard Madsen,Farshad Moradi	10.1109/SOCC.2015.7406948
A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address.	Alexander Fell,S. K. Nandy 0001,Ranjani Narayan	10.1109/SOCC.2015.7406938
A novel thermal-aware structure of TSV cluster.	Jingyan Fu,Ligang Hou,Jinhui Wang,Bo Lu,Wei Zhao 0001,Yang Yang	10.1109/SOCC.2015.7406993
KnapSim - Run-time efficient hardware-software partitioning technique for FPGAs.	Kratika Garg,Yan Lin Aung,Siew Kei Lam,Thambipillai Srikanthan	10.1109/SOCC.2015.7406912
Optimal realization of switched-capacitor circuits by symbolic analysis.	Yanjie Gu,Guoyong Shi	10.1109/SOCC.2015.7406913
Statistical analysis and parametric yield estimation of standard 6T SRAM cell for different capacities.	Anil Kumar Gundu,Mohammad S. Hashmi,Ramkesh Sharma,Naushad Ansari	10.1109/SOCC.2015.7406974
A 20 GHz high speed, low jitter, high accuracy and wide correction range duty cycle corrector.	Jun Guo,Peng Liu 0016,Weidong Wang,Jicheng Chen,Yingtao Jiang	10.1109/SOCC.2015.7406901
Can systems extend to polymer? SoP architecture design and challenges.	Ujjwal Gupta,Sankalp Jain,Ümit Y. Ogras	10.1109/SOCC.2015.7406946
A 1.2V wide-band reconfigurable mixer for wireless application in 65nm CMOS technology.	Nisha Gupta,A. R. Aravinth Kumar,Ashudeb Dutta,Shiv Govind Singh	10.1109/SOCC.2015.7406908
&quot;Venice: A cost-effective architecture for datacenter servers&quot;.	Rui Hou	10.1109/SOCC.2015.7406895
Formal equivalence checking between SLM and RTL descriptions.	Jian Hu,Tun Li,Sikun Li	10.1109/SOCC.2015.7406927
Exploiting multi-band transmission line interconnects to improve the efficiency of cache coherence in multiprocessor system-on-chip.	Qi Hu,Kejun Wu,Peng Liu 0016	10.1109/SOCC.2015.7406990
A 61 μA/MHz reconfigurable application-specific processor and system-on-chip for Internet-of-Things.	Yuxiang Huan,Ning Ma,Stefan Blixt,Zhuo Zou,Li-Rong Zheng 0001	10.1109/SOCC.2015.7406954
Energy-efficient gas recognition system with event-driven power control.	Chun-Ying Huang,Po-Tsang Huang,Chih-Chao Yang,Ching-Te Chuang,Wei Hwang	10.1109/SOCC.2015.7406956
A process-variation-aware multi-scenario high-level synthesis algorithm for distributed-register architectures.	Koki Igawa,Youhua Shi,Masao Yanagisawa,Nozomu Togawa	10.1109/SOCC.2015.7406898
Partitioning-based multiplexer network synthesis for field-data extractors.	Koki Ito,Yutaka Tamiya,Masao Yanagisawa,Nozomu Togawa	10.1109/SOCC.2015.7406960
Designing a SoC to control the next-generation space exploration flight science instruments.	Xabier Iturbe,Didier Keymeulen,Emre Ozer,Patrick Yiu,Daniel Berisford,Kevin P. Hand,Robert Carlson	10.1109/SOCC.2015.7406899
Novel ECC structure and evaluation method for NAND flash memory.	Xiao-bo Jiang,Xue-qing Tan,Wei-pei Huang	10.1109/SOCC.2015.7406921
A scan segmentation architecture for power controllability and reduction.	Zhou Jiang,Dong Xiang,Kele Shen	10.1109/SOCC.2015.7406961
A high speed and low power content-addressable memory(CAM) using pipelined scheme.	Shixiong Jiang,Pengzhan Yan,Ramalingam Sridhar	10.1109/SOCC.2015.7406979
Low power design for on-chip networking processing system.	Jie Jin,Lingling Sun,Feng Guo,Xiaojun Wang 0001	10.1109/SOCC.2015.7406931
A comparative study of multi-GHz LCVCOs designed in 28nm CMOS technology.	Evan K. Jorgensen,P. R. Mukund	10.1109/SOCC.2015.7406918
A 320MHz-2.56GHz low jitter phase-locked loop with adaptive-bandwidth technique.	Seok Min Jung,Janet Meiling Roveda	10.1109/SOCC.2015.7406906
Research on crosstalk issue of through silicon via for 3D integration.	Ting Kang,Zhaowen Yan,Wei Zhang,Jianwei Wang	10.1109/SOCC.2015.7406991
A 6T SRAM cell based pipelined 2R/1W memory design using 28nm UTBB-FDSOI.	Ramandeep Kaur,Alexander Fell,Harsh Rawat	10.1109/SOCC.2015.7406973
A 9-bit, 110-MS/s pipelined-SAR ADC using time-interleaved technique with shared comparator.	Taehoon Kim,Sunkwon Kim,Jong-Kwan Woo,Hyongmin Lee,Suhwan Kim	10.1109/SOCC.2015.7406934
An A-SAR ADC circuit with adaptive auxiliary comparison scheme.	Suresh Koyada,Abhilash Karnatakam Nagabhushana,Stefan Leitner,Haibo Wang 0005	10.1109/SOCC.2015.7406939
The evolutionary spintronic technologies and their usage in high performance computing.	Hai (Helen) Li,Xiuyuan Bi,Zhenyu Sun 0001	10.1109/SOCC.2015.7406981
On microarchitectural modeling for CNFET-based circuits.	Tianjian Li,Hao Chen,Weikang Qian,Xiaoyao Liang,Li Jiang 0002	10.1109/SOCC.2015.7406982
Cascoded flipped voltage follower based output-capacitorless low-dropout regulator for SoCs.	Guangxiang Li,Jianping Guo,Yanqi Zheng,Mo Huang,Dihu Chen	10.1109/SOCC.2015.7406985
A PAM-4 adaptive analog equalizer with decoupling control loops for 25-Gb/s CMOS serial-link receiver.	Shunbin Li,Peng Liu 0016,Weidong Wang,Xing Fang,Dong Wu,Xianghui Xie 0001	10.1109/SOCC.2015.7406950
On the encoding complexity of systematic polar codes.	Liping Li,Wenyi Zhang	10.1109/SOCC.2015.7406996
Efficient stochastic list successive cancellation decoder for polar codes.	Xiao Liang 0005,Chuan Zhang 0001,Menghui Xu,Shunqing Zhang,Xiaohu You 0001	10.1109/SOCC.2015.7406997
A point of care electrochemical impedance spectroscopy device.	Zhijian Lu,Hongyi Wang,Syed Roomi Naqvi,Houqiang Fu,Yuji Zhao,Hongjiang Song,Jennifer Blain Christen	10.1109/SOCC.2015.7406955
A 12-bit 1.74-mW 20-MS/s DAC with resistor-string and current-steering hybrid architecture.	Bill Ma,Qinjin Huang,Fengqi Yu	10.1109/SOCC.2015.7406897
Analysis and design of high performance wireless power delivery using on-chip octagonal inductor in 65-nm CMOS.	Weijun Mao,Liusheng Sun,Junwei Xu,Jiajia Wu,Xiaolei Zhu	10.1109/SOCC.2015.7406992
An accelerator for classification using radial basis function neural network.	Mahnaz Mohammadi,Rohit Ronge,Jayesh Ramesh Chandiramani,Soumitra Kumar Nandy	10.1109/SOCC.2015.7406928
Low-voltage 9T FinFETSRAM cell for low-power applications.	Farshad Moradi,Mohammad Tohidi	10.1109/SOCC.2015.7406929
A tunable inverter-based, low-voltage OTA for continuous-time ΣΔ ADC.	Islam Mostafa,Ayman H. Ismail	10.1109/SOCC.2015.7406916
Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems.	Gaurav Narang,Alexander Fell,Prakhar Raj Gupta,Anuj Grover	10.1109/SOCC.2015.7406922
Low-latency power-efficient adaptive router design for network-on-chip.	Nasim Nasirian,Magdy A. Bayoumi	10.1109/SOCC.2015.7406965
Low noise output stage for oversampling audio DAC.	Yujin Park,Han Yang 0001,Hyunjong Kim,Jun Soo Cho,Suhwan Kim	10.1109/SOCC.2015.7406951
Memory cost analysis for OpenFlow multiple table lookup.	Keissy Guerra Perez,Sandra Scott-Hayward,Xin Yang 0010,Sakir Sezer	10.1109/SOCC.2015.7406975
Adaptive CDMA based multicast method for photonic networks on chip.	Soumyajit Poddar,Prasun Ghosal,Hafizur Rahaman 0001	10.1109/SOCC.2015.7406967
FAcET: Fast and accurate power/energy estimation tool for CPU-GPU platforms at architectural-level.	Santhosh Kumar Rethinagiri,Oscar Palomar,Javier Arias Moreno,Adrián Cristal,Osman S. Unsal	10.1109/SOCC.2015.7406947
&quot;Five Forces Shaping the Silicon World: Advanced sensing and intelligence in IoT and vision&quot;.	Chris Rowen	10.1109/SOCC.2015.7406942
Instruction decoders based on pattern factorization.	Ricardo Santos 0002,Renan A. Marks,Rafael Alves,Felipe Araujo,Renato Santos	10.1109/SOCC.2015.7406936
&quot;Unicorns and centaurs: Architecting SOCs for software defined networking&quot;.	Gavin Stark	10.1109/SOCC.2015.7406944
A 0.68 pJ/bit inductor-less optical receiver for 20 Gbps with 0.0025 mm2 area in 28 nm CMOS.	László Szilágyi,Ronny Henker,Frank Ellinger	10.1109/SOCC.2015.7406905
Analysis of a serial link for power supply induced jitter.	Jai Narayan Tripathi,Hiten Advani,Raj Kumar Nagpal,Vijender Kumar Sharma,Rakesh Malik	10.1109/SOCC.2015.7406926
A novel flow fluidity meter for BiNoC bandwidth resource allocation.	Wen-Chung Tsai,Hsiao-En Lin,Ying-Cherng Lan,Sao-Jie Chen,Yu Hen Hu	10.1109/SOCC.2015.7406964
A -30 dBm sensitive ultra low power RF energy harvesting front end with an efficiency of 70.1% at -22 dBm.	Nagaveni Vamsi,Pramod Kaddi,Ashudeb Dutta,Shiv Govind Singh	10.1109/SOCC.2015.7406977
A 128-kb 10% power reduced 1T high density ROM with 0.56 ns access time using bitline edge sensing in sub 16nm bulk FinFET technology.	Vaibhav Verma,Sachin Taneja,Pritender Singh,Sanjeev Kumar Jain	10.1109/SOCC.2015.7406972
A high-gain low-power low-noise-figure differential CMOS LNA with 33% current-reused negative-conductance accommodation structure.	To-Po Wang,Shih-Hua Chiang	10.1109/SOCC.2015.7406917
A digital background calibration technique for split DAC based SAR ADC by using redundant cycle.	Wuguang Wang,Rulin Huang,Guoquan Sun,Weijun Mao,Xiaolei Zhu	10.1109/SOCC.2015.7406952
Timing-driven placement for carbon nanotube circuits.	Chen Wang,Li Jiang 0002,Shiyan Hu,Tianjian Li,Xiaoyao Liang,Naifeng Jing,Weikang Qian	10.1109/SOCC.2015.7406983
A multi-level collaboration low-power design based on embedded system.	Xiang Wang 0006,Lin Li 0060,Longbin Zhang,Weike Wang,Rong Zhang,Yi Zhang,Quanneng Shen	10.1109/SOCC.2015.7406937
Evaluation of energy-efficient latch circuits with hybrid tunneling FET and FinFET devices for ultra-low-voltage applications.	Tse-Ching Wu,Chien-Ju Chen,Yin-Nien Chen,Vita Pi-Ho Hu,Pin Su,Ching-Te Chuang	10.1109/SOCC.2015.7406978
Loop acceleration and instruction repeat support for application specific instruction-set processors.	Zhenzhi Wu,Dake Liu,Xiaoyang Li	10.1109/SOCC.2015.7406957
Optimization of best polarity searching for mixed polarity reed-muller logic circuit.	Limin Xiao,Zhenxue He,Li Ruan,Rong Zhang,Tongsheng Xia,Xiang Wang 0006	10.1109/SOCC.2015.7406962
A filter design to increase accuracy of Lucy-Richardson deconvolution for analyzing RTN mixtures effects on VLSI reliability margin.	Hiroyuki Yamauchi,Worawit Somha,Yuan-Qiang Song	10.1109/SOCC.2015.7406925
A high throughput router with a novel switch allocator for network on chip.	Pengzhan Yan,Shixiong Jiang,Ramalingam Sridhar	10.1109/SOCC.2015.7406932
A novel fault-tolerant router architecture for network-on-chip reconfiguration.	Pengzhan Yan,Shixiong Jiang,Ramalingam Sridhar	10.1109/SOCC.2015.7406966
An improved distributed video coding with low-complexity motion estimation at encoder.	Hsin-Ping Yang,Hsiao-Chi Hsieh,Sheng-Hsiang Chang,Sao-Jie Chen	10.1109/SOCC.2015.7406923
Modelling visual attention towards embodiment cognition on a reconfigurable and programmable system.	Shufan Yang,Renfa Li,Qiang Wu	10.1109/SOCC.2015.7406924
Per-flow state management technique for high-speed networks.	Xin Yang 0010,Sakir Sezer	10.1109/SOCC.2015.7406911
Fault-resilient routing unit in NoCs.	Xiaofan Zhang 0004,Masoumeh Ebrahimi,Letian Huang,Guangjun Li	10.1109/SOCC.2015.7406933
Statistical rare event analysis using smart sampling and parameter guidance.	Yue Zhao,Hosoon Shin,Hai-Bao Chen,Sheldon X.-D. Tan,Guoyong Shi,Xin Li 0001	10.1109/SOCC.2015.7406910
A digital-control sensorless current-mode boost converter with non-zero error bin compensation and seamless mode transition.	Yanqi Zheng,Marco Ho,Ka Nang Leung,Jianping Guo,Biao Chen	10.1109/SOCC.2015.7406920
Design of a 12-bit 0.83 MS/s SAR ADC for an IPMI SoC.	Han Zhou,Xiaoyan Gui,Peng Gao	10.1109/SOCC.2015.7406935
Reconfigurable hardware architecture of the spatial pooler for hierarchical temporal memory.	Abdullah M. Zyarah,Dhireesha Kudithipudi	10.1109/SOCC.2015.7406930
28th IEEE International System-on-Chip Conference, SOCC 2015, Beijing, China, September 8-11, 2015		
