Vesta static timing analysis, register-to-register maximum timing

Top 20 maximum delay paths:
Path DFFPOSX1_895/CLK to DFFPOSX1_895/D delay 555.044 ps
      0.0 ps  clock_i_bF_buf3:   CLKBUF1_99/Y -> DFFPOSX1_895/CLK
    221.5 ps       _3638__40_: DFFPOSX1_895/Q ->     MUX2X1_2/B
    309.3 ps           _3203_:     MUX2X1_2/Y ->   NOR2X1_189/B
    363.9 ps            _893_:   NOR2X1_189/Y -> DFFPOSX1_895/D

   clock skew at destination = 0
   setup at destination = 191.186

Path DFFPOSX1_505/CLK to DFFPOSX1_505/D delay 555.044 ps
      0.0 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_505/CLK
    221.5 ps       _3654__42_: DFFPOSX1_505/Q ->     MUX2X1_1/B
    309.3 ps           _2009_:     MUX2X1_1/Y ->    NOR2X1_66/B
    363.9 ps            _504_:    NOR2X1_66/Y -> DFFPOSX1_505/D

   clock skew at destination = 0
   setup at destination = 191.186

Path DFFPOSX1_811/CLK to DFFPOSX1_811/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf9:   CLKBUF1_93/Y -> DFFPOSX1_811/CLK
    224.5 ps       _3637__60_: DFFPOSX1_811/Q ->    INVX1_182/A
    290.8 ps           _2820_:    INVX1_182/Y -> OAI21X1_1103/A
    364.3 ps            _809_: OAI21X1_1103/Y -> DFFPOSX1_811/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_625/CLK to DFFPOSX1_625/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf10:   CLKBUF1_92/Y -> DFFPOSX1_625/CLK
    224.5 ps        _3644__22_: DFFPOSX1_625/Q ->     INVX1_54/A
    290.8 ps            _2451_:     INVX1_54/Y ->  OAI21X1_853/A
    364.3 ps             _623_:  OAI21X1_853/Y -> DFFPOSX1_625/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_523/CLK to DFFPOSX1_523/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf16:   CLKBUF1_86/Y -> DFFPOSX1_523/CLK
    224.5 ps        _3654__24_: DFFPOSX1_523/Q ->     INVX1_29/A
    290.8 ps            _2086_:     INVX1_29/Y ->  OAI21X1_604/A
    364.3 ps             _522_:  OAI21X1_604/Y -> DFFPOSX1_523/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_586/CLK to DFFPOSX1_586/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf20:   CLKBUF1_82/Y -> DFFPOSX1_586/CLK
    224.5 ps        _3655__25_: DFFPOSX1_586/Q ->     INVX1_42/A
    290.8 ps            _2335_:     INVX1_42/Y ->  OAI21X1_767/A
    364.3 ps             _585_:  OAI21X1_767/Y -> DFFPOSX1_586/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_839/CLK to DFFPOSX1_839/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf30:   CLKBUF1_72/Y -> DFFPOSX1_839/CLK
    224.5 ps        _3637__32_: DFFPOSX1_839/Q ->    INVX1_191/A
    290.8 ps            _2961_:    INVX1_191/Y -> OAI21X1_1152/A
    364.3 ps             _837_: OAI21X1_1152/Y -> DFFPOSX1_839/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_642/CLK to DFFPOSX1_642/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_642/CLK
    224.5 ps         _3644__5_: DFFPOSX1_642/Q ->     INVX1_71/A
    290.8 ps            _2485_:     INVX1_71/Y ->  OAI21X1_870/A
    364.3 ps             _640_:  OAI21X1_870/Y -> DFFPOSX1_642/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_636/CLK to DFFPOSX1_636/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_636/CLK
    224.5 ps        _3644__11_: DFFPOSX1_636/Q ->     INVX1_65/A
    290.8 ps            _2473_:     INVX1_65/Y ->  OAI21X1_864/A
    364.3 ps             _634_:  OAI21X1_864/Y -> DFFPOSX1_636/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_633/CLK to DFFPOSX1_633/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_633/CLK
    224.5 ps        _3644__14_: DFFPOSX1_633/Q ->     INVX1_62/A
    290.8 ps            _2467_:     INVX1_62/Y ->  OAI21X1_861/A
    364.3 ps             _631_:  OAI21X1_861/Y -> DFFPOSX1_633/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_623/CLK to DFFPOSX1_623/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_623/CLK
    224.5 ps        _3644__24_: DFFPOSX1_623/Q ->     INVX1_52/A
    290.8 ps            _2447_:     INVX1_52/Y ->  OAI21X1_851/A
    364.3 ps             _621_:  OAI21X1_851/Y -> DFFPOSX1_623/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_643/CLK to DFFPOSX1_643/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_643/CLK
    224.5 ps         _3644__4_: DFFPOSX1_643/Q ->     INVX1_72/A
    290.8 ps            _2487_:     INVX1_72/Y ->  OAI21X1_871/A
    364.3 ps             _641_:  OAI21X1_871/Y -> DFFPOSX1_643/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_624/CLK to DFFPOSX1_624/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_624/CLK
    224.5 ps        _3644__23_: DFFPOSX1_624/Q ->     INVX1_53/A
    290.8 ps            _2449_:     INVX1_53/Y ->  OAI21X1_852/A
    364.3 ps             _622_:  OAI21X1_852/Y -> DFFPOSX1_624/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_620/CLK to DFFPOSX1_620/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_620/CLK
    224.5 ps        _3644__27_: DFFPOSX1_620/Q ->     INVX1_49/A
    290.8 ps            _2441_:     INVX1_49/Y ->  OAI21X1_848/A
    364.3 ps             _618_:  OAI21X1_848/Y -> DFFPOSX1_620/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_618/CLK to DFFPOSX1_618/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf41:   CLKBUF1_61/Y -> DFFPOSX1_618/CLK
    224.5 ps        _3644__29_: DFFPOSX1_618/Q ->     INVX1_47/A
    290.8 ps            _2437_:     INVX1_47/Y ->  OAI21X1_846/A
    364.3 ps             _616_:  OAI21X1_846/Y -> DFFPOSX1_618/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_993/CLK to DFFPOSX1_993/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf46:   CLKBUF1_56/Y -> DFFPOSX1_993/CLK
    224.5 ps         _3639__6_: DFFPOSX1_993/Q ->    INVX1_227/A
    290.8 ps            _3577_:    INVX1_227/Y -> OAI21X1_1557/A
    364.3 ps             _991_: OAI21X1_1557/Y -> DFFPOSX1_993/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_616/CLK to DFFPOSX1_616/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf54:   CLKBUF1_48/Y -> DFFPOSX1_616/CLK
    224.5 ps        _3644__31_: DFFPOSX1_616/Q ->     INVX1_45/A
    290.8 ps            _2433_:     INVX1_45/Y ->  OAI21X1_844/A
    364.3 ps             _614_:  OAI21X1_844/Y -> DFFPOSX1_616/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_914/CLK to DFFPOSX1_914/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf55:   CLKBUF1_47/Y -> DFFPOSX1_914/CLK
    224.5 ps        _3638__21_: DFFPOSX1_914/Q ->    INVX1_209/A
    290.8 ps            _3287_:    INVX1_209/Y -> OAI21X1_1324/A
    364.3 ps             _912_: OAI21X1_1324/Y -> DFFPOSX1_914/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_646/CLK to DFFPOSX1_646/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf58:   CLKBUF1_44/Y -> DFFPOSX1_646/CLK
    224.5 ps         _3644__1_: DFFPOSX1_646/Q ->     INVX1_75/A
    290.8 ps            _2493_:     INVX1_75/Y ->  OAI21X1_874/A
    364.3 ps             _644_:  OAI21X1_874/Y -> DFFPOSX1_646/D

   clock skew at destination = 0
   setup at destination = 190.718

Path DFFPOSX1_631/CLK to DFFPOSX1_631/D delay 555.014 ps
      0.0 ps  clock_i_bF_buf58:   CLKBUF1_44/Y -> DFFPOSX1_631/CLK
    224.5 ps        _3644__16_: DFFPOSX1_631/Q ->     INVX1_60/A
    290.8 ps            _2463_:     INVX1_60/Y ->  OAI21X1_859/A
    364.3 ps             _629_:  OAI21X1_859/Y -> DFFPOSX1_631/D

   clock skew at destination = 0
   setup at destination = 190.718

Computed maximum clock frequency (zero margin) = 1801.66 MHz
-----------------------------------------

