// Seed: 837881034
module module_0 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2
);
  logic id_4;
  ;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  wire  id_3
    , id_6,
    input  tri0  id_4
);
  wire id_7;
  xor primCall (id_0, id_3, id_1, id_2);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_0 (
    input  tri1  module_2,
    input  wand  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output logic id_4,
    input  tri1  id_5
);
  assign id_4 = id_5;
  wire id_7;
  always @(id_3 or 1 == -1) id_4 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.type_5 = 0;
endmodule
