============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  04:06:59 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2 ps) Setup Check with Pin out_q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (R) out_q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+     800            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     800            0     
                                              
             Setup:-      12                  
       Uncertainty:-     100                  
     Required Time:=     688                  
      Launch Clock:-       0                  
         Data Path:-     686                  
             Slack:=       2                  

#------------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags    Arc   Edge     Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                                (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -      R     (arrival)        56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q  F     DFFRHQX1LVT       7  9.6    42    53      53    (-,-) 
  g2__6260/Y                            -       AN->Y  F     NAND2BX1LVT       2  3.4    32    28      81    (-,-) 
  g1550__2398/Y                         -       B->Y   R     NOR2X1LVT         6 10.3    96    59     140    (-,-) 
  sub_103_37_Y_add_102_37_g694/Y        -       A->Y   F     INVX2LVT         13 18.6    57    38     178    (-,-) 
  sub_103_37_Y_add_102_37_g696__6417/Y  -       A->Y   R     MXI2XLLVT         1  2.5    50    37     214    (-,-) 
  sub_103_37_Y_add_102_37_g655__6161/CO -       CI->CO R     ADDFX1LVT         2  3.2    20    35     249    (-,-) 
  sub_103_37_Y_add_102_37_g653__7482/Y  -       A1->Y  F     AOI21X1LVT        2  3.5    35    25     274    (-,-) 
  sub_103_37_Y_add_102_37_g651__1881/Y  -       A1->Y  R     OAI21X1LVT        1  2.5    34    26     300    (-,-) 
  sub_103_37_Y_add_102_37_g650__6131/CO -       CI->CO R     ADDFX1LVT         3  4.5    25    36     336    (-,-) 
  sub_103_37_Y_add_102_37_g649__7098/Y  -       C->Y   F     NAND3BXLLVT       1  2.1    46    32     368    (-,-) 
  sub_103_37_Y_add_102_37_g647__5122/Y  -       C0->Y  R     OAI211X1LVT       1  2.5    38    18     386    (-,-) 
  sub_103_37_Y_add_102_37_g644__1617/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    31     417    (-,-) 
  sub_103_37_Y_add_102_37_g643__3680/CO -       CI->CO R     ADDFX1LVT         3  4.5    25    34     451    (-,-) 
  sub_103_37_Y_add_102_37_g642__6783/Y  -       C->Y   F     NAND3BXLLVT       1  2.1    46    32     483    (-,-) 
  sub_103_37_Y_add_102_37_g640__8428/Y  -       C0->Y  R     OAI211X1LVT       1  2.5    38    18     500    (-,-) 
  sub_103_37_Y_add_102_37_g637__5107/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    31     532    (-,-) 
  sub_103_37_Y_add_102_37_g636__2398/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     561    (-,-) 
  sub_103_37_Y_add_102_37_g635__5477/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     590    (-,-) 
  sub_103_37_Y_add_102_37_g634__6417/CO -       CI->CO R     ADDFX1LVT         1  2.5    16    29     618    (-,-) 
  sub_103_37_Y_add_102_37_g633__7410/CO -       CI->CO R     ADDFX1LVT         1  2.3    15    28     647    (-,-) 
  sub_103_37_Y_add_102_37_g632__1666/Y  -       B->Y   R     XNOR2X1LVT        1  1.9    12    19     666    (-,-) 
  g3235__5122/Y                         -       A1N->Y R     OAI2BB1X1LVT      1  2.1    21    20     686    (-,-) 
  out_q_reg[15]/D                       <<<     -      R     DFFRHQX1LVT       1    -     -     0     686    (-,-) 
#------------------------------------------------------------------------------------------------------------------

