
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099302                       # Number of seconds simulated
sim_ticks                                 99301813365                       # Number of ticks simulated
final_tick                               627378522867                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144797                       # Simulator instruction rate (inst/s)
host_op_rate                                   187776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4510052                       # Simulator tick rate (ticks/s)
host_mem_usage                               16911432                       # Number of bytes of host memory used
host_seconds                                 22017.89                       # Real time elapsed on the host
sim_insts                                  3188132934                       # Number of instructions simulated
sim_ops                                    4134424986                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       582528                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1436288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1873536                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3897344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1157504                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1157504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4551                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        11221                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14637                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 30448                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9043                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9043                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      5866237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        18046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14463865                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18867087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39247461                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        18046                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14179                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              50271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11656424                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11656424                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11656424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      5866237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        18046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14463865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18867087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               50903884                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               238133846                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503330                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17432334                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1979153                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8753281                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8145150                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2334334                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186306010                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119891092                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503330                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10479484                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26386593                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6032475                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3528580                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11511226                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1977342                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220249004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193862411     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837919      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336101      1.51%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3089501      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964573      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1615955      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924590      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955878      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12662076      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220249004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090299                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.503461                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184404919                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5446727                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26324228                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        45571                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4027558                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734135                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147155286                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1293                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4027558                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184877115                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1211648                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3148319                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25868844                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1115519                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147031656                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        188148                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       478825                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208567645                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684891111                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684891111                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36863123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4110203                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13863629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82039                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597538                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146069524                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137965712                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116764                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22007153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46232604                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220249004                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160758418     72.99%     72.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25180016     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13546074      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6866851      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8184195      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2648121      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484038      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       438946      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       142345      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220249004                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416742     59.73%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143136     20.52%     80.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137819     19.75%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116019645     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978149      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12790112      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160899      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137965712                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579362                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697697                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005057                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496994888                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168110700                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134981718                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663409                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       268190                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2670208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          209                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        92480                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4027558                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         819204                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       114303                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146103341                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8502                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13863629                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183508                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         99137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          209                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1056654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1102059                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2158713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135975479                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12339644                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1990232                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500396                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195444                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160752                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.571004                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134981763                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134981718                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77883095                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216943745                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.566831                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359001                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22974396                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2004289                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216221446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569459                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369153                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164369346     76.02%     76.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23868354     11.04%     87.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12381160      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980295      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464469      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1836377      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057757      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       938033      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2325655      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216221446                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2325655                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359999520                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296235046                       # The number of ROB writes
system.switch_cpus0.timesIdled                2882674                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17884842                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.381338                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.381338                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.419932                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.419932                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611581769                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188898958                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135815477                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               238133846                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        17831646                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15827071                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1539259                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9328513                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9110998                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1136965                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        44512                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    191995086                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             100933308                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           17831646                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10247963                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             20417492                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4707813                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2027542                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11745720                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1534130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    217600618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773411                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       197183126     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          928329      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1725814      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1498682      0.69%     92.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3016310      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3638612      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          876390      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          479010      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8254345      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    217600618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074881                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.423851                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       190577623                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3459619                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         20385615                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21405                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3156354                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1752412                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4138                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     113714645                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3156354                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       190807783                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1687971                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1077385                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         20167789                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       703334                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     113619582                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         74122                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       433716                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    150100053                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    513837093                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    513837093                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    124092862                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26007163                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15691                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         7853                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2185826                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19716153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3515150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        61914                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       788155                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         113191328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        15691                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        107498518                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        67965                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17083566                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35879178                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    217600618                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494018                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177167                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    171597857     78.86%     78.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     19294365      8.87%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9880278      4.54%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5697247      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6336845      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3168879      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1272395      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       296305      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        56447      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    217600618                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         199546     48.13%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151325     36.50%     84.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        63743     15.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     84434013     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       854481      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         7838      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     18704916     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3497270      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     107498518                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.451421                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             414614                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003857                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    433080232                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    130290850                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    105014037                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     107913132                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       189334                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3277859                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          265                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94510                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3156354                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1188418                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55030                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    113207020                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         4972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19716153                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3515150                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7853                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          416                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          265                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       694171                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       926520                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1620691                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    106548573                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     18471750                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       949944                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21968965                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16456733                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3497215                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.447431                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             105042513                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            105014037                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         60071432                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        138888059                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.440987                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432517                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     84466502                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     95219937                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     17989467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        15676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1542975                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    214444264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444031                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.293881                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178736452     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     13553356      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10559880      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2091711      0.98%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2645003      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       896541      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3817684      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       846229      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1297408      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    214444264                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     84466502                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      95219937                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19858931                       # Number of memory references committed
system.switch_cpus1.commit.loads             16438291                       # Number of loads committed
system.switch_cpus1.commit.membars               7838                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15013744                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         82845951                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1207365                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1297408                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           326356260                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          229575249                       # The number of ROB writes
system.switch_cpus1.timesIdled                5064784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20533228                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           84466502                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             95219937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     84466502                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.819270                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.819270                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.354702                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.354702                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       493288569                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      137058478                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120172531                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         15676                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               238133846                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20443662                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16655469                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1823794                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8017590                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7747099                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2133474                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        82781                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184388821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             114967401                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20443662                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9880573                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24304533                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5432771                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       8355296                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11278177                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1821084                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    220630744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.630354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.999624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       196326211     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2603700      1.18%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2045790      0.93%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2198123      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1867823      0.85%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1040723      0.47%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          714099      0.32%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1847771      0.84%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11986504      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    220630744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.085849                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.482785                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       182244915                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10536525                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24163118                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110352                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3575833                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3481182                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138806557                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49535                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3575833                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       182490890                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        7406122                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2061756                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24033297                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1062839                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138602542                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          519                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        412872                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       525681                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         4536                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    194001640                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    645926552                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    645926552                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    161000683                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        33000957                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        31189                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15810                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3414881                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13317249                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7473442                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       275473                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1643001                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         138112323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        131072995                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        76744                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19196050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39719022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          431                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    220630744                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.594083                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.299757                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    165349765     74.94%     74.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23298245     10.56%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11761887      5.33%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7623760      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6288192      2.85%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2472646      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3041121      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       744052      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        51076      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    220630744                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         920974     75.41%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.41% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        139434     11.42%     86.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       160883     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    108725931     82.95%     82.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1918783      1.46%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15378      0.01%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12976939      9.90%     94.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7435964      5.67%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     131072995                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.550417                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1221291                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009318                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    484074769                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    157340222                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    127432635                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     132294286                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       140698                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1733832                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          669                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126475                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          508                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3575833                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        6703277                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       290603                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    138143510                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         8309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13317249                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7473442                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15809                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        228473                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        11543                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          669                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1086438                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1018173                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2104611                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    128603861                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12855093                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2469134                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20290749                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18361171                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7435656                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.540049                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             127435281                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            127432635                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         75693128                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        204067940                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.535130                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370921                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95537915                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117011685                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     21141420                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30756                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1843898                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    217054911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.539088                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.392356                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    169482862     78.08%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22300336     10.27%     88.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10340581      4.76%     93.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4610888      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3493922      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1472348      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1461692      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1048313      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2843969      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    217054911                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95537915                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117011685                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18930384                       # Number of memory references committed
system.switch_cpus2.commit.loads             11583417                       # Number of loads committed
system.switch_cpus2.commit.membars              15378                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16792728                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105300761                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2315027                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2843969                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           352364047                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279882108                       # The number of ROB writes
system.switch_cpus2.timesIdled                2714981                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               17503102                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95537915                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117011685                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95537915                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.492559                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.492559                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.401194                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.401194                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       581295228                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      175643599                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131740920                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30756                       # number of misc regfile writes
system.l20.replacements                          4566                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          373179                       # Total number of references to valid blocks.
system.l20.sampled_refs                         14806                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.204579                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          320.081654                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.968738                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2160.997421                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7746.952187                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.031258                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001169                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.211035                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.756538                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        34387                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  34387                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10347                       # number of Writeback hits
system.l20.Writeback_hits::total                10347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        34387                       # number of demand (read+write) hits
system.l20.demand_hits::total                   34387                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        34387                       # number of overall hits
system.l20.overall_hits::total                  34387                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4551                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4565                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4551                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4565                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4551                       # number of overall misses
system.l20.overall_misses::total                 4565                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3177824                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1077563468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1080741292                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3177824                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1077563468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1080741292                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3177824                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1077563468                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1080741292                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              38952                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               38952                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              38952                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.116878                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.117196                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.116878                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.117196                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.116878                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.117196                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 236775.097341                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 236745.080394                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 236775.097341                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 236745.080394                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 226987.428571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 236775.097341                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 236745.080394                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3283                       # number of writebacks
system.l20.writebacks::total                     3283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4551                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4565                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4551                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4565                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4551                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4565                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    795832070                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    798141788                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    795832070                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    798141788                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2309718                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    795832070                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    798141788                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.117196                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.117196                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.116878                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.117196                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174869.714348                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 174839.384009                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 174869.714348                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 174839.384009                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 164979.857143                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 174869.714348                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 174839.384009                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         11235                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          181979                       # Total number of references to valid blocks.
system.l21.sampled_refs                         21475                       # Sample count of references to valid blocks.
system.l21.avg_refs                          8.473993                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          294.001015                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.250377                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  4783.739194                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          5154.009414                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.028711                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000806                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.467162                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.503321                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        31809                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  31809                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7867                       # number of Writeback hits
system.l21.Writeback_hits::total                 7867                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        31809                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31809                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        31809                       # number of overall hits
system.l21.overall_hits::total                  31809                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        11221                       # number of ReadReq misses
system.l21.ReadReq_misses::total                11235                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        11221                       # number of demand (read+write) misses
system.l21.demand_misses::total                 11235                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        11221                       # number of overall misses
system.l21.overall_misses::total                11235                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3317491                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2558251348                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2561568839                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3317491                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2558251348                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2561568839                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3317491                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2558251348                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2561568839                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        43030                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              43044                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7867                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7867                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        43030                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               43044                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        43030                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              43044                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260772                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261012                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260772                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.261012                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260772                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.261012                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 236963.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 227987.821763                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 227999.006587                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 236963.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 227987.821763                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 227999.006587                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 236963.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 227987.821763                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 227999.006587                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1804                       # number of writebacks
system.l21.writebacks::total                     1804                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        11221                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           11235                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        11221                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            11235                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        11221                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           11235                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2450092                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   1863558562                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   1866008654                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2450092                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   1863558562                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1866008654                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2450092                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   1863558562                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1866008654                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260772                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261012                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260772                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.261012                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260772                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.261012                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175006.571429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166077.761519                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166088.887761                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 175006.571429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166077.761519                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166088.887761                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 175006.571429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166077.761519                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166088.887761                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14648                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          715582                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26936                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.566008                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           32.268992                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.436131                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  5922.480586                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          6326.814291                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002626                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000524                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.481973                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.514877                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        75961                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  75961                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           17729                       # number of Writeback hits
system.l22.Writeback_hits::total                17729                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        75961                       # number of demand (read+write) hits
system.l22.demand_hits::total                   75961                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        75961                       # number of overall hits
system.l22.overall_hits::total                  75961                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           11                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14637                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14648                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           11                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14637                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14648                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           11                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14637                       # number of overall misses
system.l22.overall_misses::total                14648                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2644782                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3496750944                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3499395726                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2644782                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3496750944                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3499395726                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2644782                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3496750944                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3499395726                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           11                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        90598                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              90609                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        17729                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            17729                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           11                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        90598                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               90609                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           11                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        90598                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              90609                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.161560                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.161662                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.161560                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.161662                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.161560                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.161662                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 238898.062718                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 238899.216685                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 238898.062718                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 238899.216685                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 240434.727273                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 238898.062718                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 238899.216685                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3956                       # number of writebacks
system.l22.writebacks::total                     3956                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14637                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14648                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14637                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14648                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14637                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14648                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2590783816                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2592747790                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2590783816                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2592747790                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1963974                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2590783816                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2592747790                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.161560                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.161662                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.161560                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.161662                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.161560                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.161662                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 177002.378630                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 177003.535636                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 177002.378630                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 177003.535636                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 178543.090909                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 177002.378630                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 177003.535636                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996996                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011518861                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184705.963283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996996                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11511210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11511210                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11511210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11511210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11511210                       # number of overall hits
system.cpu0.icache.overall_hits::total       11511210                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3848808                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3848808                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3848808                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3848808                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3848808                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3848808                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11511226                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11511226                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11511226                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 240550.500000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 240550.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 240550.500000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 240550.500000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3294024                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3294024                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3294024                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3294024                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 235287.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 235287.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168089217                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.646655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.578496                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.421504                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908510                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091490                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9271985                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9271985                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16330887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16330887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16330887                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16330887                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117408                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117408                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117408                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117408                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117408                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117408                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13040358294                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13040358294                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13040358294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13040358294                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13040358294                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13040358294                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9389393                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16448295                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16448295                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 111068.737173                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 111068.737173                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 111068.737173                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 111068.737173                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 111068.737173                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 111068.737173                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10347                       # number of writebacks
system.cpu0.dcache.writebacks::total            10347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78470                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78470                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78470                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78470                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3353105255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3353105255                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3353105255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3353105255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3353105255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3353105255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004147                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002367                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002367                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86113.956932                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 86113.956932                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86113.956932                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86113.956932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86113.956932                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86113.956932                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.629992                       # Cycle average of tags in use
system.cpu1.icache.total_refs               922958988                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1706024.007394                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.629992                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021843                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866394                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11745701                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11745701                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11745701                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11745701                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11745701                       # number of overall hits
system.cpu1.icache.overall_hits::total       11745701                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4612597                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4612597                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4612597                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4612597                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4612597                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4612597                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11745720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11745720                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11745720                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11745720                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11745720                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11745720                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 242768.263158                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 242768.263158                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 242768.263158                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 242768.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 242768.263158                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 242768.263158                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3433691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3433691                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3433691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3433691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3433691                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3433691                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245263.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 245263.642857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 245263.642857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 245263.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 245263.642857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 245263.642857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 43030                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               225950965                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 43286                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5219.954835                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   208.337462                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    47.662538                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.813818                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.186182                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     16853936                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16853936                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3404919                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3404919                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         7853                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         7853                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         7838                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         7838                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     20258855                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        20258855                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     20258855                       # number of overall hits
system.cpu1.dcache.overall_hits::total       20258855                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157774                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157774                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157774                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157774                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20469988420                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20469988420                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20469988420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20469988420                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20469988420                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20469988420                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17011710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17011710                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3404919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3404919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         7853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         7853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7838                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20416629                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20416629                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20416629                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20416629                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009274                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009274                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007728                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007728                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007728                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007728                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 129742.469735                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 129742.469735                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 129742.469735                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 129742.469735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 129742.469735                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 129742.469735                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7867                       # number of writebacks
system.cpu1.dcache.writebacks::total             7867                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       114744                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       114744                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       114744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       114744                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       114744                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       114744                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        43030                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        43030                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        43030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        43030                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        43030                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        43030                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4723258822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4723258822                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4723258822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4723258822                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4723258822                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4723258822                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109766.647037                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109766.647037                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 109766.647037                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109766.647037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 109766.647037                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109766.647037                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               547.996245                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008233158                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1839841.529197                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    10.996245                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          537                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.017622                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.860577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.878199                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11278165                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11278165                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11278165                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11278165                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11278165                       # number of overall hits
system.cpu2.icache.overall_hits::total       11278165                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.cpu2.icache.overall_misses::total           12                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3089829                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3089829                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3089829                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3089829                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3089829                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3089829                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11278177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11278177                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11278177                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11278177                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11278177                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11278177                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 257485.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 257485.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 257485.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 257485.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           11                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           11                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2736082                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2736082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2736082                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2736082                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 248734.727273                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 248734.727273                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 90598                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               189644342                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 90854                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2087.352698                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.603771                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.396229                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916421                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083579                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9897578                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9897578                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7316071                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7316071                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15646                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15646                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15378                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15378                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17213649                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17213649                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17213649                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17213649                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       376623                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       376623                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           60                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           60                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       376683                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        376683                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       376683                       # number of overall misses
system.cpu2.dcache.overall_misses::total       376683                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  38384583689                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  38384583689                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7464462                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7464462                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  38392048151                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  38392048151                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  38392048151                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  38392048151                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10274201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10274201                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7316131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7316131                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15646                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15378                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17590332                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17590332                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17590332                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17590332                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.036657                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.036657                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021414                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021414                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021414                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021414                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101917.789644                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101917.789644                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 124407.700000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 124407.700000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101921.371952                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101921.371952                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101921.371952                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101921.371952                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        17729                       # number of writebacks
system.cpu2.dcache.writebacks::total            17729                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       286025                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       286025                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       286085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       286085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       286085                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       286085                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        90598                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        90598                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        90598                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        90598                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        90598                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        90598                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8719728005                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8719728005                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8719728005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8719728005                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8719728005                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8719728005                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005150                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005150                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005150                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005150                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96246.363110                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96246.363110                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96246.363110                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96246.363110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96246.363110                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96246.363110                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
