Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 10:25:57 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               58          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                 1447        0.057        0.000                      0                 1447       54.305        0.000                       0                   530  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.433        0.000                      0                 1443        0.057        0.000                      0                 1443       54.305        0.000                       0                   530  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.556        0.000                      0                    4        0.967        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.809ns  (logic 60.743ns (57.956%)  route 44.066ns (42.044%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.074     7.680    sm/D_states_q[7]
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.152     7.832 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           1.232     9.064    sm/ram_reg_i_159_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.326     9.390 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.311     9.701    sm/ram_reg_i_130_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.825 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.155    10.979    L_reg/M_sm_ra1[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.103 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    11.976    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.124 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.906    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.234 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.234    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.766 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.222    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.336    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.573    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.844 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.937    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.310 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.310    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.860 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.974 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.974    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.088 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.088    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.202 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.202    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.316 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.430    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.544 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.553    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.667    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.824 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.753    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.082 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.082    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.632 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.325    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.439 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.439    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.596 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.895    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.224 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.224    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.774 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.774    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.888 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.888    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.002    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.116    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.230    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.344    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.458 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.458    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.581    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.738 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.805    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.134 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.134    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.647 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.647    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.764 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.764    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.881 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.998 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.007    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.124    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.241    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.358    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.515 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.535    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.867 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.867    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.399 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.513 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.513    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.627 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.627    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.741    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.855 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.969 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.969    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.083 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.117    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.446 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.446    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.996 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.996    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.110 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.110    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.224 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.224    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.338 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.338    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.452 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.452    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.566 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.566    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.680 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.680    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.794    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.951 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.288    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.073 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.073    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.187 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.187    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.301    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.415    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.529    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.652    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.766 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.766    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.880 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.880    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.037 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.023    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.352 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.352    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.902 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.472 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.472    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.586 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.595    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.866 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.886    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.215 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.215    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.765 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.765    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.879 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.879    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.993 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.993    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.107 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.107    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.221 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.221    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.335 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.335    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.449 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.458    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.572 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.572    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.729 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.736    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.065 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.065    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.615 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.615    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.729 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.729    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.843 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.843    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.957 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.957    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.071 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.071    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.185 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.185    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.299 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.308    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.579 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.667    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.996 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.996    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.660 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.660    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.774 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.888 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.888    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.002 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.002    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.116 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.116    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.230 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.230    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.344 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.353    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.510 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.648    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.510 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.861 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.861    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.978 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.978    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.095 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.095    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.212 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.212    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.329 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.338    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.495 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.519    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.851 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.851    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.384 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.501 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.501    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.618 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.618    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.735 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.735    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.969 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.086 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.086    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.203 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.212    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.369 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.538    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.870 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.870    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.420 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.420    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.534 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.534    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.648 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.648    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.762 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.762    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.876 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.876    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.990 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.990    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.104 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.104    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.218 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.218    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.375 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.356    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.685 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.685    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.218 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.218    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.335 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.335    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.452 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.452    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.569 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.569    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.686 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.686    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.803 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.803    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.920 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.920    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.037 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.037    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.194 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.275    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.607 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.607    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.157 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.157    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.271 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.271    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.385 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.385    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.499 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.499    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.613 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.613    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.727 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.841 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.841    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.955 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.955    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.112 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.233    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.562 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.562    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.094 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.094    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.208 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.208    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.322 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.322    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.436 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.436    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.550 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.550    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.664 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.664    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.778 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.778    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.935 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.932    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.261 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.811 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.609 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.609    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.766 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.661    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.990 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.990    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.540 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.654 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.654    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.768 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.768    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.882 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.882    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.996    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.110    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.338    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.495 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.541    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.870 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.870    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.420 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.420    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.534 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.534    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.648 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.648    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.762 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.762    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.990 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.990    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.104 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.104    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.714    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.043 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.593 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.821 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.821    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.935 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.935    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.163    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.277    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.434 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.398    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.727 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.727    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.260 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.260    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.377 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.377    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.494 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.494    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.611 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.611    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.845 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.962 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.962    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.079 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.079    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.275    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.607 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.140 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.140    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.257 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.257    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.374 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.374    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.491 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.491    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.607 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.724 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.724    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.841 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.958 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.958    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.115 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.249    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.581 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.581    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.114 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.114    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.231 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.348 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.348    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.465 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.582 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.582    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.699 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.699    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.816 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.816    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.933 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.933    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.090 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.235    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.567 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.567    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.117 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.117    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.231 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.231    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.072 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.031    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.360 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.360    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.910 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.910    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.024 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.024    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.138 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.138    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.252 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.252    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.366 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.366    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.480 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.480    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.594 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.594    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.708 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.708    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.865 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.733    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.062 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.062    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.612 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.612    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.726 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.840 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.840    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.954 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.068 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.068    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.182 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.182    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.296 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.296    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.410 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.509    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.294 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.294    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.408 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.408    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.522 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.522    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.636 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.750 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.750    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.864 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.864    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.978 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.978    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.092 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.092    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.249 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.301    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.630 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.180 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.180    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.294 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.294    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.408 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.408    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.522 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.522    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.636 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.636    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.750 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.750    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.864 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.864    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.978 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.978    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.135 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.155    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.484 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.017 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.017    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.134 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.134    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.251 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.368 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.368    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.485 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.485    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.602 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.602    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.719 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.719    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.836 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.836    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.993 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.900    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.232 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.232    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.782 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.782    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.896 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.896    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.010 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.010    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.124 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.124    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.238 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.238    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.352 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.352    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.466 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.466    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.580 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.580    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.737 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.360    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.689 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.689    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.898 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.351    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.648 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.387   106.034    sm/M_alum_out[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.158 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.907   107.065    display/M_sm_bra[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.189 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.646   108.835    sm/override_address
    SLICE_X39Y4          LUT4 (Prop_lut4_I2_O)        0.150   108.985 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.974   109.959    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   115.393    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -109.959    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.129ns  (logic 60.717ns (58.309%)  route 43.412ns (41.691%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         2.074     7.680    sm/D_states_q[7]
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.152     7.832 f  sm/ram_reg_i_159/O
                         net (fo=1, routed)           1.232     9.064    sm/ram_reg_i_159_n_0
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.326     9.390 r  sm/ram_reg_i_130/O
                         net (fo=1, routed)           0.311     9.701    sm/ram_reg_i_130_n_0
    SLICE_X52Y2          LUT6 (Prop_lut6_I5_O)        0.124     9.825 r  sm/ram_reg_i_103/O
                         net (fo=64, routed)          1.155    10.979    L_reg/M_sm_ra1[0]
    SLICE_X44Y15         LUT6 (Prop_lut6_I4_O)        0.124    11.103 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    11.976    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.124 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.906    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.234 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.234    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.766 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.766    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.880 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.880    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.994 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.994    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.108 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.108    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.222 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.222    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.336 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.336    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.450 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.450    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.564 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.573    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.844 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.937    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.310 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.310    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.860 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.860    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.974 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.974    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.088 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.088    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.202 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.202    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.316 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.316    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.430    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.544 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.553    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.667 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.667    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.824 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.753    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.082 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.082    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.632 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.632    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.746    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.860 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.860    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.974 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.974    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.088 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.088    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.202 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.202    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.316 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.325    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.439 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.439    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.596 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.895    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.224 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.224    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.774 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.774    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.888 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.888    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.002    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.116    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.230    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.344    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.458 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.458    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.572 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.581    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.738 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.805    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.134 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.134    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.647 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.647    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.764 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.764    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.881 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.881    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.998 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.007    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.124 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.124    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.241 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.241    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.358 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.358    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.515 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.535    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.867 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.867    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.399 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.399    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.513 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.513    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.627 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.627    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.741 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.741    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.855 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.855    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.969 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.969    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.083 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.083    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.240 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.117    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.446 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.446    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.996 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    30.996    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.110 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.110    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.224 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.224    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.338 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.338    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.452 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.452    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.566 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.566    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.680 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.680    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.794 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.794    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.951 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.288    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.073 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.073    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.187 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.187    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.301 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.301    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.415 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.415    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.529 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.529    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.643 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.652    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.766 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.766    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.880 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.880    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.037 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.023    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.352 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.352    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.902 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.902    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.016 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.016    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.130 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.130    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.244 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.244    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.358 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.358    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.472 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.472    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.586 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.595    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.709 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.709    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.866 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.886    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.215 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.215    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.765 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.765    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.879 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.879    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.993 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.993    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.107 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.107    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.221 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.221    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.335 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.335    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.449 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.458    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.572 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.572    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.729 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.736    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.065 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.065    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.615 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.615    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.729 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.729    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.843 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.843    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.957 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.957    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.071 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.071    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.185 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.185    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.299 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.308    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.422 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.422    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.579 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.667    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    44.996 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.996    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.546 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.546    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.660 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.660    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.774 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.774    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.888 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.888    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.002 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.002    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.116 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.116    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.230 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.230    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.344 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.353    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.510 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.648    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    47.977 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    47.977    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.510 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.510    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.627 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.627    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.744 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.744    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.861 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.861    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.978 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    48.978    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.095 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.095    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.212 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.212    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.329 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.338    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.495 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.519    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.851 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.851    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.384 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.384    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.501 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.501    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.618 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.618    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.735 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.735    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.852 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.852    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.969 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.969    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.086 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.086    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.203 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.212    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.369 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.538    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.870 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.870    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.420 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.420    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.534 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.534    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.648 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.648    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.762 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.762    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.876 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.876    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.990 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.990    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.104 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.104    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.218 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.218    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.375 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.356    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.685 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.685    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.218 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.218    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.335 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.335    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.452 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.452    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.569 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.569    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.686 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.686    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.803 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.803    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.920 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.920    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.037 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.037    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.194 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.275    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.607 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.607    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.157 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.157    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.271 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.271    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.385 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.385    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.499 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.499    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.613 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.613    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.727 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.727    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.841 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.841    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.955 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.955    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.112 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.233    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.562 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.562    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.094 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.094    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.208 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.208    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.322 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.322    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.436 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.436    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.550 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.550    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.664 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.664    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.778 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.778    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.935 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.932    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.261 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.261    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.811 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.811    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.925 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.925    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.039 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.039    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.153 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.153    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.267 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.267    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.381 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.381    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.495 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.495    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.609 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.609    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.766 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.661    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    67.990 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.990    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.540 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.540    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.654 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.654    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.768 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.768    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.882 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.882    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.996 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.996    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.110 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.110    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.338 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.338    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.495 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.541    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.870 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.870    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.420 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.420    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.534 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.534    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.648 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.648    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.762 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.762    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.876 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.876    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.990 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.990    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.104 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.104    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.218 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.218    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.375 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.714    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.043 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.043    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.593 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.593    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.707 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.707    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.821 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.821    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.935 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.935    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.049 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.049    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.163 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.163    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.277 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.277    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.434 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.398    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.727 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.727    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.260 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.260    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.377 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.377    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.494 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.494    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.611 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.611    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.728 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.728    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.845 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.962 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.962    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.079 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.079    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.236 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.275    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.607 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.607    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.140 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.140    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.257 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.257    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.374 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.374    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.491 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.491    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.607 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.607    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.724 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.724    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.841 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.841    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.958 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.958    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.115 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.249    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.581 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.581    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.114 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.114    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.231 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.231    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.348 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.348    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.465 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.465    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.582 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.582    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.699 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.699    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.816 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.816    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.933 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.933    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.090 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.235    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.567 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.567    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.117 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.117    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.231 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.231    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.345 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.345    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.459 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.459    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.573 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.573    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.687 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.687    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.801 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.801    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.915 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.915    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.072 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.031    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.360 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.360    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.910 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.910    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.024 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.024    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.138 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.138    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.252 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.252    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.366 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.366    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.480 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.480    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.594 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.594    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.708 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.708    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.865 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.733    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.062 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.062    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.612 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.612    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.726 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.726    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.840 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.840    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.954 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.954    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.068 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.068    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.182 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.182    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.296 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.296    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.410 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.410    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.567 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.509    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.294 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.294    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.408 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.408    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.522 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.522    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.636 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.636    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.750 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.750    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.864 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.864    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.978 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.978    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.092 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.092    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.249 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.301    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.630 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.630    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.180 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.180    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.294 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.294    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.408 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.408    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.522 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.522    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.636 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.636    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.750 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.750    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.864 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.864    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.978 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    97.978    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.135 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.155    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.484 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.484    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.017 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.017    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.134 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.134    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.251 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.251    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.368 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.368    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.485 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.485    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.602 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.602    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.719 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.719    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.836 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.836    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.993 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.900    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.232 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.232    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.782 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.782    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.896 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.896    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.010 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.010    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.124 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.124    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.238 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.238    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.352 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.352    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.466 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.466    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.580 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.580    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.737 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.360    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.689 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.689    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.898 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.351    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.648 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.387   106.034    sm/M_alum_out[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124   106.158 r  sm/ram_reg_i_78/O
                         net (fo=1, routed)           0.907   107.065    display/M_sm_bra[0]
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124   107.189 r  display/ram_reg_i_32/O
                         net (fo=2, routed)           1.241   108.430    sm/override_address
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.124   108.554 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.725   109.280    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.596    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.596    
                         arrival time                        -109.280    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.705ns  (logic 60.549ns (58.386%)  route 43.156ns (41.614%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.889   106.598    sm/M_alum_out[0]
    SLICE_X30Y4          LUT4 (Prop_lut4_I0_O)        0.124   106.722 f  sm/D_states_q[1]_i_17/O
                         net (fo=2, routed)           0.503   107.225    sm/D_states_q[1]_i_17_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124   107.349 r  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.842   108.192    sm/D_states_q[1]_i_4_n_0
    SLICE_X30Y4          LUT6 (Prop_lut6_I2_O)        0.124   108.316 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.519   108.835    sm/D_states_d__0[1]
    SLICE_X32Y4          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    sm/clk
    SLICE_X32Y4          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDRE (Setup_fdre_C_D)       -0.067   116.046    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.046    
                         arrival time                        -108.835    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.372ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.544ns  (logic 60.291ns (58.227%)  route 43.253ns (41.773%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.450   105.201    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X39Y5          LUT4 (Prop_lut4_I1_O)        0.124   105.325 r  sm/D_states_q[3]_i_32/O
                         net (fo=2, routed)           0.412   105.737    sm/D_states_q[3]_i_32_n_0
    SLICE_X39Y5          LUT6 (Prop_lut6_I2_O)        0.124   105.861 f  sm/D_states_q[3]_i_26/O
                         net (fo=1, routed)           0.570   106.431    sm/D_states_q[3]_i_26_n_0
    SLICE_X33Y5          LUT6 (Prop_lut6_I1_O)        0.124   106.555 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.848   107.402    sm/D_states_q[3]_i_7_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I1_O)        0.124   107.526 r  sm/D_states_q[3]_i_2/O
                         net (fo=1, routed)           0.644   108.170    sm/D_states_q[3]_i_2_n_0
    SLICE_X35Y4          LUT6 (Prop_lut6_I0_O)        0.124   108.294 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   108.673    sm/D_states_d__0[3]
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X35Y4          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y4          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -108.673    
  -------------------------------------------------------------------
                         slack                                  7.372    

Slack (MET) :             7.522ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.380ns  (logic 60.745ns (58.759%)  route 42.635ns (41.241%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.862   106.571    sm/M_alum_out[0]
    SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.118   106.689 f  sm/D_states_q[4]_i_15/O
                         net (fo=1, routed)           0.458   107.148    sm/D_states_q[4]_i_15_n_0
    SLICE_X29Y5          LUT6 (Prop_lut6_I4_O)        0.326   107.474 r  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.437   107.910    sm/D_states_q[4]_i_6_n_0
    SLICE_X31Y4          LUT6 (Prop_lut6_I5_O)        0.124   108.034 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.475   108.509    sm/D_states_d__0[4]
    SLICE_X32Y4          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    sm/clk
    SLICE_X32Y4          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDSE (Setup_fdse_C_D)       -0.081   116.032    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -108.510    
  -------------------------------------------------------------------
                         slack                                  7.522    

Slack (MET) :             7.674ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.242ns  (logic 60.549ns (58.648%)  route 42.693ns (41.352%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.689   106.398    sm/M_alum_out[0]
    SLICE_X38Y4          LUT5 (Prop_lut5_I2_O)        0.124   106.522 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.502   107.024    sm/D_states_q[2]_i_19_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124   107.148 r  sm/D_states_q[2]_i_6/O
                         net (fo=2, routed)           0.598   107.746    sm/D_states_q[2]_i_6_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.124   107.870 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.502   108.371    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X35Y3          FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y3          FDRE (Setup_fdre_C_D)       -0.067   116.045    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -108.372    
  -------------------------------------------------------------------
                         slack                                  7.674    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.956ns  (logic 60.549ns (58.810%)  route 42.407ns (41.190%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.754   106.462    sm/M_alum_out[0]
    SLICE_X29Y3          LUT6 (Prop_lut6_I0_O)        0.124   106.586 r  sm/D_states_q[0]_i_14/O
                         net (fo=1, routed)           0.433   107.020    sm/D_states_q[0]_i_14_n_0
    SLICE_X29Y3          LUT6 (Prop_lut6_I2_O)        0.124   107.144 r  sm/D_states_q[0]_i_6/O
                         net (fo=1, routed)           0.488   107.631    sm/D_states_q[0]_i_6_n_0
    SLICE_X33Y3          LUT6 (Prop_lut6_I4_O)        0.124   107.755 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.330   108.085    sm/D_states_d__0[0]
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    sm/clk
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X33Y2          FDSE (Setup_fdse_C_D)       -0.067   116.047    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.047    
                         arrival time                        -108.086    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.104ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.956ns  (logic 60.549ns (58.811%)  route 42.407ns (41.189%))
  Logic Levels:           325  (CARRY4=284 LUT2=1 LUT3=30 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.583   106.292    sm/M_alum_out[0]
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124   106.416 r  sm/D_states_q[2]_i_12/O
                         net (fo=1, routed)           0.606   107.022    sm/D_states_q[2]_i_12_n_0
    SLICE_X34Y5          LUT5 (Prop_lut5_I3_O)        0.124   107.146 r  sm/D_states_q[2]_i_4/O
                         net (fo=2, routed)           0.815   107.961    sm/D_states_q[2]_i_4_n_0
    SLICE_X34Y3          LUT6 (Prop_lut6_I2_O)        0.124   108.085 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   108.085    sm/D_states_d__0[2]
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444   115.960    sm/clk
    SLICE_X34Y3          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X34Y3          FDRE (Setup_fdre_C_D)        0.077   116.189    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.189    
                         arrival time                        -108.085    
  -------------------------------------------------------------------
                         slack                                  8.104    

Slack (MET) :             8.427ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.490ns  (logic 60.425ns (58.957%)  route 42.065ns (41.043%))
  Logic Levels:           324  (CARRY4=284 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 f  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.688   106.397    sm/M_alum_out[0]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.124   106.521 r  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.473   106.994    sm/D_states_q[7]_i_10_n_0
    SLICE_X31Y2          LUT6 (Prop_lut6_I2_O)        0.124   107.118 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.502   107.620    sm/D_states_d__0[7]
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X31Y2          FDSE (Setup_fdse_C_D)       -0.067   116.047    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.047    
                         arrival time                        -107.620    
  -------------------------------------------------------------------
                         slack                                  8.427    

Slack (MET) :             8.552ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.351ns  (logic 60.425ns (59.037%)  route 41.927ns (40.963%))
  Logic Levels:           324  (CARRY4=284 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 115.962 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.545     5.129    display/clk
    SLICE_X38Y24         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     5.647 f  display/D_ddr_q_reg/Q
                         net (fo=65, routed)          2.599     8.246    sm/M_display_reading
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     8.370 f  sm/ram_reg_i_150/O
                         net (fo=1, routed)           0.407     8.777    sm/ram_reg_i_150_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  sm/ram_reg_i_122/O
                         net (fo=1, routed)           0.433     9.334    sm/ram_reg_i_122_n_0
    SLICE_X59Y1          LUT6 (Prop_lut6_I1_O)        0.124     9.458 r  sm/ram_reg_i_102/O
                         net (fo=64, routed)          1.583    11.041    L_reg/M_sm_ra1[1]
    SLICE_X44Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.165 r  L_reg/D_registers_q[7][31]_i_120/O
                         net (fo=2, routed)           0.872    12.037    L_reg/D_registers_q[7][31]_i_120_n_0
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.148    12.185 r  L_reg/D_registers_q[7][31]_i_67/O
                         net (fo=52, routed)          0.782    12.967    sm/M_alum_a[31]
    SLICE_X44Y17         LUT2 (Prop_lut2_I1_O)        0.328    13.295 r  sm/D_registers_q[7][31]_i_229/O
                         net (fo=1, routed)           0.000    13.295    alum/S[0]
    SLICE_X44Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.827 r  alum/D_registers_q_reg[7][31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    13.827    alum/D_registers_q_reg[7][31]_i_220_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.941 r  alum/D_registers_q_reg[7][31]_i_215/CO[3]
                         net (fo=1, routed)           0.000    13.941    alum/D_registers_q_reg[7][31]_i_215_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.055 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    14.055    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.169 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    14.169    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.283 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    14.283    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.397 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.397    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.511 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.511    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.625 r  alum/D_registers_q_reg[7][31]_i_137/CO[3]
                         net (fo=1, routed)           0.009    14.634    alum/D_registers_q_reg[7][31]_i_137_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.905 r  alum/D_registers_q_reg[7][31]_i_75/CO[0]
                         net (fo=36, routed)          1.093    15.999    alum/temp_out0[31]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.373    16.372 r  alum/D_registers_q[7][30]_i_65/O
                         net (fo=1, routed)           0.000    16.372    alum/D_registers_q[7][30]_i_65_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.922 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.922    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.036 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    17.036    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.150 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    17.150    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.264 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    17.264    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.378 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.378    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.492 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.492    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.606 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.009    17.615    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.729 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.729    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.886 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.928    18.814    alum/temp_out0[30]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.329    19.143 r  alum/D_registers_q[7][29]_i_62/O
                         net (fo=1, routed)           0.000    19.143    alum/D_registers_q[7][29]_i_62_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.693 r  alum/D_registers_q_reg[7][29]_i_55/CO[3]
                         net (fo=1, routed)           0.000    19.693    alum/D_registers_q_reg[7][29]_i_55_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.807 r  alum/D_registers_q_reg[7][29]_i_50/CO[3]
                         net (fo=1, routed)           0.000    19.807    alum/D_registers_q_reg[7][29]_i_50_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.921 r  alum/D_registers_q_reg[7][29]_i_45/CO[3]
                         net (fo=1, routed)           0.000    19.921    alum/D_registers_q_reg[7][29]_i_45_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.035 r  alum/D_registers_q_reg[7][29]_i_40/CO[3]
                         net (fo=1, routed)           0.000    20.035    alum/D_registers_q_reg[7][29]_i_40_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.149 r  alum/D_registers_q_reg[7][29]_i_35/CO[3]
                         net (fo=1, routed)           0.000    20.149    alum/D_registers_q_reg[7][29]_i_35_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.263 r  alum/D_registers_q_reg[7][29]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.263    alum/D_registers_q_reg[7][29]_i_30_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.377 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.009    20.386    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.500 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.500    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.657 r  alum/D_registers_q_reg[7][29]_i_7/CO[1]
                         net (fo=36, routed)          1.299    21.956    alum/temp_out0[29]
    SLICE_X47Y17         LUT3 (Prop_lut3_I0_O)        0.329    22.285 r  alum/D_registers_q[7][28]_i_84/O
                         net (fo=1, routed)           0.000    22.285    alum/D_registers_q[7][28]_i_84_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.835 r  alum/D_registers_q_reg[7][28]_i_77/CO[3]
                         net (fo=1, routed)           0.000    22.835    alum/D_registers_q_reg[7][28]_i_77_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.949 r  alum/D_registers_q_reg[7][28]_i_72/CO[3]
                         net (fo=1, routed)           0.000    22.949    alum/D_registers_q_reg[7][28]_i_72_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.063 r  alum/D_registers_q_reg[7][28]_i_67/CO[3]
                         net (fo=1, routed)           0.000    23.063    alum/D_registers_q_reg[7][28]_i_67_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.177 r  alum/D_registers_q_reg[7][28]_i_59/CO[3]
                         net (fo=1, routed)           0.000    23.177    alum/D_registers_q_reg[7][28]_i_59_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.291 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    23.291    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.405 r  alum/D_registers_q_reg[7][28]_i_44/CO[3]
                         net (fo=1, routed)           0.000    23.405    alum/D_registers_q_reg[7][28]_i_44_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.519 r  alum/D_registers_q_reg[7][28]_i_36/CO[3]
                         net (fo=1, routed)           0.000    23.519    alum/D_registers_q_reg[7][28]_i_36_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.633 r  alum/D_registers_q_reg[7][28]_i_22/CO[3]
                         net (fo=1, routed)           0.009    23.642    alum/D_registers_q_reg[7][28]_i_22_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.799 r  alum/D_registers_q_reg[7][28]_i_11/CO[1]
                         net (fo=36, routed)          1.067    24.866    alum/temp_out0[28]
    SLICE_X46Y21         LUT3 (Prop_lut3_I0_O)        0.329    25.195 r  alum/D_registers_q[7][27]_i_53/O
                         net (fo=1, routed)           0.000    25.195    alum/D_registers_q[7][27]_i_53_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.708 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.708    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.825 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.825    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.942 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.000    25.942    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.059 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.009    26.068    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.185 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.185    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.302 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.302    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.419 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.419    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.576 r  alum/D_registers_q_reg[7][27]_i_9/CO[1]
                         net (fo=36, routed)          1.020    27.596    alum/temp_out0[27]
    SLICE_X41Y25         LUT3 (Prop_lut3_I0_O)        0.332    27.928 r  alum/D_registers_q[7][26]_i_56/O
                         net (fo=1, routed)           0.000    27.928    alum/D_registers_q[7][26]_i_56_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    28.460 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.460    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.574 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.574    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.688 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.688    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.802 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.802    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.916 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.916    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.030 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.030    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.144 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.144    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.301 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.878    30.179    alum/temp_out0[26]
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.329    30.508 r  alum/D_registers_q[7][25]_i_73/O
                         net (fo=1, routed)           0.000    30.508    alum/D_registers_q[7][25]_i_73_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.058 r  alum/D_registers_q_reg[7][25]_i_66/CO[3]
                         net (fo=1, routed)           0.000    31.058    alum/D_registers_q_reg[7][25]_i_66_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.172 r  alum/D_registers_q_reg[7][25]_i_61/CO[3]
                         net (fo=1, routed)           0.000    31.172    alum/D_registers_q_reg[7][25]_i_61_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.286 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.286    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.400 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.400    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.514 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.514    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.628 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.628    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.742    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  alum/D_registers_q_reg[7][25]_i_23/CO[3]
                         net (fo=1, routed)           0.000    31.856    alum/D_registers_q_reg[7][25]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.013 r  alum/D_registers_q_reg[7][25]_i_11/CO[1]
                         net (fo=36, routed)          1.337    33.350    alum/temp_out0[25]
    SLICE_X37Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    34.135 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.135    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X37Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.249 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.249    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.363 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.363    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.477 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.477    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.591 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.591    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.705 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.009    34.714    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.828 r  alum/D_registers_q_reg[7][24]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.828    alum/D_registers_q_reg[7][24]_i_16_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.942 r  alum/D_registers_q_reg[7][24]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.942    alum/D_registers_q_reg[7][24]_i_11_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.099 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.986    36.085    alum/temp_out0[24]
    SLICE_X36Y18         LUT3 (Prop_lut3_I0_O)        0.329    36.414 r  alum/D_registers_q[7][23]_i_60/O
                         net (fo=1, routed)           0.000    36.414    alum/D_registers_q[7][23]_i_60_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.964 r  alum/D_registers_q_reg[7][23]_i_53/CO[3]
                         net (fo=1, routed)           0.000    36.964    alum/D_registers_q_reg[7][23]_i_53_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.078 r  alum/D_registers_q_reg[7][23]_i_48/CO[3]
                         net (fo=1, routed)           0.000    37.078    alum/D_registers_q_reg[7][23]_i_48_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.192 r  alum/D_registers_q_reg[7][23]_i_43/CO[3]
                         net (fo=1, routed)           0.000    37.192    alum/D_registers_q_reg[7][23]_i_43_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.306 r  alum/D_registers_q_reg[7][23]_i_38/CO[3]
                         net (fo=1, routed)           0.000    37.306    alum/D_registers_q_reg[7][23]_i_38_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.420 r  alum/D_registers_q_reg[7][23]_i_33/CO[3]
                         net (fo=1, routed)           0.000    37.420    alum/D_registers_q_reg[7][23]_i_33_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.534 r  alum/D_registers_q_reg[7][23]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.534    alum/D_registers_q_reg[7][23]_i_28_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.648 r  alum/D_registers_q_reg[7][23]_i_22/CO[3]
                         net (fo=1, routed)           0.009    37.657    alum/D_registers_q_reg[7][23]_i_22_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.771 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.771    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.928 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.020    38.948    alum/temp_out0[23]
    SLICE_X32Y18         LUT3 (Prop_lut3_I0_O)        0.329    39.277 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.277    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.827 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.827    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.941 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.941    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.055 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.055    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.169 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.169    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.283 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.283    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.397 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.397    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X32Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.511 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.009    40.520    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.634 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.634    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.791 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.007    41.797    alum/temp_out0[22]
    SLICE_X31Y18         LUT3 (Prop_lut3_I0_O)        0.329    42.126 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    42.126    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.676 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.676    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.790 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.790    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X31Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.904 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.904    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.018 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    43.018    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.132 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.132    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.246 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    43.246    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X31Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.360 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.369    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.483 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    43.483    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.640 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.088    44.728    alum/temp_out0[21]
    SLICE_X33Y17         LUT3 (Prop_lut3_I0_O)        0.329    45.057 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    45.057    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X33Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.607 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.607    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X33Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.721 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.721    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X33Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.835 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.835    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.949 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.949    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.063 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    46.063    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X33Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.177 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    46.177    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.291 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.291    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X33Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.405 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.009    46.414    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.571 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.138    47.710    alum/temp_out0[20]
    SLICE_X34Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.039 r  alum/D_registers_q[7][19]_i_59/O
                         net (fo=1, routed)           0.000    48.039    alum/D_registers_q[7][19]_i_59_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.572 r  alum/D_registers_q_reg[7][19]_i_52/CO[3]
                         net (fo=1, routed)           0.000    48.572    alum/D_registers_q_reg[7][19]_i_52_n_0
    SLICE_X34Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.689 r  alum/D_registers_q_reg[7][19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    48.689    alum/D_registers_q_reg[7][19]_i_47_n_0
    SLICE_X34Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.806 r  alum/D_registers_q_reg[7][19]_i_42/CO[3]
                         net (fo=1, routed)           0.000    48.806    alum/D_registers_q_reg[7][19]_i_42_n_0
    SLICE_X34Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.923 r  alum/D_registers_q_reg[7][19]_i_37/CO[3]
                         net (fo=1, routed)           0.000    48.923    alum/D_registers_q_reg[7][19]_i_37_n_0
    SLICE_X34Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.040 r  alum/D_registers_q_reg[7][19]_i_32/CO[3]
                         net (fo=1, routed)           0.000    49.040    alum/D_registers_q_reg[7][19]_i_32_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.157 r  alum/D_registers_q_reg[7][19]_i_27/CO[3]
                         net (fo=1, routed)           0.000    49.157    alum/D_registers_q_reg[7][19]_i_27_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.274 r  alum/D_registers_q_reg[7][19]_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.274    alum/D_registers_q_reg[7][19]_i_22_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.391 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.009    49.400    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.557 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.024    50.581    alum/temp_out0[19]
    SLICE_X30Y17         LUT3 (Prop_lut3_I0_O)        0.332    50.913 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.913    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    51.446 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    51.446    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X30Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.563 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    51.563    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X30Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.680 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    51.680    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X30Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.797 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    51.797    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X30Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.914 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.914    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.031 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.031    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.148 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    52.148    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X30Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.265 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.009    52.274    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X30Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.431 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.169    53.599    alum/temp_out0[18]
    SLICE_X35Y16         LUT3 (Prop_lut3_I0_O)        0.332    53.931 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.931    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X35Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.481 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    54.481    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X35Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.595 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    54.595    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.709 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    54.709    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.823 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    54.823    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.937 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    54.937    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.051 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.051    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.165 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.165    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.279 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.279    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.436 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          0.981    56.417    alum/temp_out0[17]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.329    56.746 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.746    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.279 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    57.279    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.396 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    57.396    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.513 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    57.513    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.630 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.630    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.747 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.747    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.864 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.864    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.981 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.981    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.098 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.098    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.255 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.081    59.336    alum/temp_out0[16]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.332    59.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    59.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.218 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    60.218    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.332 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    60.332    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.446 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    60.446    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.560 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    60.560    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.674 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.674    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.788 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.788    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.902 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.902    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.016 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    61.016    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.173 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.122    62.294    alum/temp_out0[15]
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.329    62.623 r  alum/D_registers_q[7][14]_i_56/O
                         net (fo=1, routed)           0.000    62.623    alum/D_registers_q[7][14]_i_56_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    63.155 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    63.155    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.269 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    63.269    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.383 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    63.383    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.497 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    63.497    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X39Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.611 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.611    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.725 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.725    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.839 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.839    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.996 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.997    64.993    alum/temp_out0[14]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    65.322 r  alum/D_registers_q[7][13]_i_62/O
                         net (fo=1, routed)           0.000    65.322    alum/D_registers_q[7][13]_i_62_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.872 r  alum/D_registers_q_reg[7][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    65.872    alum/D_registers_q_reg[7][13]_i_55_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.986 r  alum/D_registers_q_reg[7][13]_i_50/CO[3]
                         net (fo=1, routed)           0.000    65.986    alum/D_registers_q_reg[7][13]_i_50_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.100 r  alum/D_registers_q_reg[7][13]_i_45/CO[3]
                         net (fo=1, routed)           0.000    66.100    alum/D_registers_q_reg[7][13]_i_45_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.214 r  alum/D_registers_q_reg[7][13]_i_40/CO[3]
                         net (fo=1, routed)           0.000    66.214    alum/D_registers_q_reg[7][13]_i_40_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.328 r  alum/D_registers_q_reg[7][13]_i_35/CO[3]
                         net (fo=1, routed)           0.000    66.328    alum/D_registers_q_reg[7][13]_i_35_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.442 r  alum/D_registers_q_reg[7][13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    66.442    alum/D_registers_q_reg[7][13]_i_30_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.556 r  alum/D_registers_q_reg[7][13]_i_22/CO[3]
                         net (fo=1, routed)           0.000    66.556    alum/D_registers_q_reg[7][13]_i_22_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.670 r  alum/D_registers_q_reg[7][13]_i_13/CO[3]
                         net (fo=1, routed)           0.000    66.670    alum/D_registers_q_reg[7][13]_i_13_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.827 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.895    67.722    alum/temp_out0[13]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.329    68.051 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    68.051    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.601 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.601    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.715 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.715    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.829 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.829    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.943 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.943    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.057 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    69.057    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.171 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.171    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.285 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.399 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    69.399    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.556 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.046    70.602    alum/temp_out0[12]
    SLICE_X45Y15         LUT3 (Prop_lut3_I0_O)        0.329    70.931 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.931    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    71.481 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    71.481    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.595 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.595    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.709 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.709    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X45Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.823 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.823    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.937 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.937    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.051 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    72.051    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.165 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    72.165    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.279 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    72.279    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.436 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.339    73.775    alum/temp_out0[11]
    SLICE_X53Y13         LUT3 (Prop_lut3_I0_O)        0.329    74.104 r  alum/D_registers_q[7][10]_i_51/O
                         net (fo=1, routed)           0.000    74.104    alum/D_registers_q[7][10]_i_51_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.654 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.654    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.768 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.768    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.882 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.882    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.996 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.996    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.110 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    75.110    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.224 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.224    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.338 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    75.338    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.495 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.964    76.459    alum/temp_out0[10]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.788 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.788    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    77.321 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    77.321    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.438 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    77.438    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.555 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.555    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.672 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.672    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.789 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.789    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.906 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.906    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.023 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    78.023    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.140 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    78.140    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.297 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.038    79.336    alum/temp_out0[9]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.332    79.668 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    79.668    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.201 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    80.201    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.318 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    80.318    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.435 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    80.435    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.552 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    80.552    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.669 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    80.669    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.786 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.786    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.903 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.903    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.020 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    81.020    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.177 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.133    82.310    alum/temp_out0[8]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.332    82.642 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    82.642    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.175 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    83.175    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.292 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    83.292    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.409 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    83.409    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.526 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    83.526    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.643 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    83.643    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.760 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    83.760    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.877 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    83.877    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.994 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.994    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.151 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          1.145    85.296    alum/temp_out0[7]
    SLICE_X44Y3          LUT3 (Prop_lut3_I0_O)        0.332    85.628 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    85.628    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.178 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.178    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.292 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.406 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    86.406    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.520 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    86.520    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.634 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    86.634    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.748 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    86.748    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.862 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    86.862    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.976 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    86.976    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.133 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          0.959    88.092    alum/temp_out0[6]
    SLICE_X43Y2          LUT3 (Prop_lut3_I0_O)        0.329    88.421 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    88.421    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.971 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    88.971    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.085 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.085    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.199 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    89.199    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.313 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    89.313    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.427 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    89.427    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.541 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    89.541    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.655 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    89.655    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.769 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.769    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.926 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.868    90.794    alum/temp_out0[5]
    SLICE_X45Y2          LUT3 (Prop_lut3_I0_O)        0.329    91.123 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    91.123    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X45Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.673 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    91.673    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.787 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.787    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.901 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.901    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.015 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    92.015    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.129 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    92.129    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.243 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.243    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.357 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.357    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.471 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.471    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.628 r  alum/D_registers_q_reg[7][4]_i_14/CO[1]
                         net (fo=36, routed)          0.943    93.571    alum/temp_out0[4]
    SLICE_X47Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.356 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    94.356    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X47Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.470 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    94.470    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.584 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    94.584    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.698 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    94.698    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.812 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.812    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.926 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.926    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.040 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.040    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.154 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.154    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.311 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.052    96.362    alum/temp_out0[3]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.329    96.691 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    96.691    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.241 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    97.241    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.355 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    97.355    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.469 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    97.469    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.583 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    97.583    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.697 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    97.697    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.811 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    97.811    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.925 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    97.925    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.039 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    98.039    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.196 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.020    99.216    alum/temp_out0[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I0_O)        0.329    99.545 r  alum/D_registers_q[7][1]_i_57/O
                         net (fo=1, routed)           0.000    99.545    alum/D_registers_q[7][1]_i_57_n_0
    SLICE_X42Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.078 r  alum/D_registers_q_reg[7][1]_i_50/CO[3]
                         net (fo=1, routed)           0.000   100.078    alum/D_registers_q_reg[7][1]_i_50_n_0
    SLICE_X42Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.195 r  alum/D_registers_q_reg[7][1]_i_45/CO[3]
                         net (fo=1, routed)           0.000   100.195    alum/D_registers_q_reg[7][1]_i_45_n_0
    SLICE_X42Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.312 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000   100.312    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X42Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.429 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.000   100.429    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X42Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.546 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000   100.546    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X42Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.663 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000   100.663    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.780 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000   100.780    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.897 r  alum/D_registers_q_reg[7][1]_i_17/CO[3]
                         net (fo=1, routed)           0.000   100.897    alum/D_registers_q_reg[7][1]_i_17_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.054 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.908   101.962    alum/temp_out0[1]
    SLICE_X41Y0          LUT3 (Prop_lut3_I0_O)        0.332   102.294 r  alum/D_registers_q[7][0]_i_68/O
                         net (fo=1, routed)           0.000   102.294    alum/D_registers_q[7][0]_i_68_n_0
    SLICE_X41Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.844 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.844    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X41Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.958 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.958    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X41Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.072 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   103.072    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.186 r  alum/D_registers_q_reg[7][0]_i_46/CO[3]
                         net (fo=1, routed)           0.000   103.186    alum/D_registers_q_reg[7][0]_i_46_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.300 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   103.300    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.414 r  alum/D_registers_q_reg[7][0]_i_34/CO[3]
                         net (fo=1, routed)           0.000   103.414    alum/D_registers_q_reg[7][0]_i_34_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.528 r  alum/D_registers_q_reg[7][0]_i_28/CO[3]
                         net (fo=1, routed)           0.000   103.528    alum/D_registers_q_reg[7][0]_i_28_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.642 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   103.642    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.799 r  alum/D_registers_q_reg[7][0]_i_13/CO[1]
                         net (fo=1, routed)           0.623   104.422    sm/temp_out0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I4_O)        0.329   104.751 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   104.751    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X38Y5          MUXF7 (Prop_muxf7_I0_O)      0.209   104.960 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.452   105.412    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.297   105.709 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.688   106.397    sm/M_alum_out[0]
    SLICE_X36Y2          LUT5 (Prop_lut5_I4_O)        0.124   106.521 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.456   106.977    sm/D_states_q[7]_i_10_n_0
    SLICE_X33Y2          LUT6 (Prop_lut6_I5_O)        0.124   107.101 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.379   107.481    sm/D_states_d__0[6]
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446   115.962    sm/clk
    SLICE_X33Y2          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.149    
                         clock uncertainty           -0.035   116.114    
    SLICE_X33Y2          FDRE (Setup_fdre_C_D)       -0.081   116.033    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.033    
                         arrival time                        -107.481    
  -------------------------------------------------------------------
                         slack                                  8.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.122%)  route 0.260ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X29Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.122%)  route 0.260ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X29Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.122%)  route 0.260ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X29Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.122%)  route 0.260ns (64.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X29Y0          FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.260     1.909    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.543    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.939    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.939    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.939    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.729%)  route 0.290ns (67.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sr1/clk
    SLICE_X31Y0          FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.290     1.939    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.833     2.023    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y0          RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.521    
    SLICE_X30Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.831    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.507    sr3/clk
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.465%)  route 0.293ns (67.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.563     1.507    sr3/clk
    SLICE_X35Y0          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.293     1.941    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y0          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.520    
    SLICE_X34Y0          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.830    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X34Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y15   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y16   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y18   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y16   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y16   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y18   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y0    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y1    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.580ns (14.081%)  route 3.539ns (85.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.884     8.490    sm/D_states_q[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.614 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.655     9.270    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                106.556    

Slack (MET) :             106.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.580ns (14.081%)  route 3.539ns (85.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.884     8.490    sm/D_states_q[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.614 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.655     9.270    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                106.556    

Slack (MET) :             106.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.580ns (14.081%)  route 3.539ns (85.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.884     8.490    sm/D_states_q[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.614 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.655     9.270    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                106.556    

Slack (MET) :             106.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.580ns (14.081%)  route 3.539ns (85.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    sm/clk
    SLICE_X33Y2          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDSE (Prop_fdse_C_Q)         0.456     5.606 r  sm/D_states_q_reg[0]/Q
                         net (fo=186, routed)         2.884     8.490    sm/D_states_q[0]
    SLICE_X44Y2          LUT6 (Prop_lut6_I3_O)        0.124     8.614 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.655     9.270    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445   115.961    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.220    
                         clock uncertainty           -0.035   116.185    
    SLICE_X35Y2          FDPE (Recov_fdpe_C_PRE)     -0.359   115.826    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.826    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                106.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.526%)  route 0.720ns (79.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.489     2.138    sm/D_states_q[7]
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.231     2.414    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.526%)  route 0.720ns (79.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.489     2.138    sm/D_states_q[7]
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.231     2.414    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.526%)  route 0.720ns (79.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.489     2.138    sm/D_states_q[7]
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.231     2.414    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.967    

Slack (MET) :             0.967ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.186ns (20.526%)  route 0.720ns (79.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.564     1.508    sm/clk
    SLICE_X31Y2          FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y2          FDSE (Prop_fdse_C_Q)         0.141     1.649 r  sm/D_states_q_reg[7]/Q
                         net (fo=140, routed)         0.489     2.138    sm/D_states_q[7]
    SLICE_X44Y2          LUT6 (Prop_lut6_I2_O)        0.045     2.183 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.231     2.414    fifo_reset_cond/AS[0]
    SLICE_X35Y2          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    fifo_reset_cond/clk
    SLICE_X35Y2          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.542    
    SLICE_X35Y2          FDPE (Remov_fdpe_C_PRE)     -0.095     1.447    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.414    
  -------------------------------------------------------------------
                         slack                                  0.967    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.943ns  (logic 11.892ns (32.189%)  route 25.052ns (67.811%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    34.030    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.124    34.154 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.384    38.538    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.094 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.094    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.686ns  (logic 12.091ns (32.957%)  route 24.596ns (67.043%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.450    33.637    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I0_O)        0.118    33.755 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.322    38.076    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.837 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.837    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.679ns  (logic 12.088ns (32.956%)  route 24.591ns (67.044%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.454    33.641    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.119    33.760 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.313    38.072    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    41.829 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.829    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.674ns  (logic 11.889ns (32.419%)  route 24.784ns (67.581%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.846    34.032    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I1_O)        0.124    34.156 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.115    38.271    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.824 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.824    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.232ns  (logic 11.880ns (32.789%)  route 24.352ns (67.211%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.454    33.641    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I2_O)        0.124    33.765 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.073    37.838    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.382 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.382    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.121ns  (logic 12.116ns (33.544%)  route 24.004ns (66.456%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.844    34.030    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.154    34.184 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.336    37.521    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.271 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.271    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.675ns  (logic 11.887ns (33.319%)  route 23.788ns (66.681%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=3 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.566     5.150    L_reg/clk_IBUF_BUFG
    SLICE_X50Y14         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.551     7.219    L_reg/M_sm_timer[13]
    SLICE_X54Y12         LUT2 (Prop_lut2_I1_O)        0.146     7.365 r  L_reg/L_6d5f528f_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.427     7.792    L_reg/L_6d5f528f_remainder0_carry_i_23__1_n_0
    SLICE_X55Y13         LUT6 (Prop_lut6_I0_O)        0.328     8.120 f  L_reg/L_6d5f528f_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.098     9.218    L_reg/L_6d5f528f_remainder0_carry_i_18__1_n_0
    SLICE_X57Y14         LUT3 (Prop_lut3_I1_O)        0.152     9.370 f  L_reg/L_6d5f528f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.038    L_reg/L_6d5f528f_remainder0_carry_i_20__1_n_0
    SLICE_X57Y14         LUT5 (Prop_lut5_I4_O)        0.360    10.398 r  L_reg/L_6d5f528f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           1.182    11.580    L_reg/L_6d5f528f_remainder0_carry_i_10__1_n_0
    SLICE_X56Y12         LUT4 (Prop_lut4_I1_O)        0.326    11.906 r  L_reg/L_6d5f528f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.906    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X56Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.439 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.439    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.556 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.556    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.795 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.999    13.794    L_reg/L_6d5f528f_remainder0_3[10]
    SLICE_X56Y10         LUT5 (Prop_lut5_I0_O)        0.301    14.095 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.680    14.776    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X55Y10         LUT4 (Prop_lut4_I0_O)        0.124    14.900 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           0.585    15.485    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.609 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           1.411    17.020    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X58Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.172 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.970    18.142    L_reg/i__carry_i_20__4_n_0
    SLICE_X59Y9          LUT3 (Prop_lut3_I1_O)        0.354    18.496 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.729    19.224    L_reg/i__carry_i_11__3_n_0
    SLICE_X61Y7          LUT2 (Prop_lut2_I1_O)        0.326    19.550 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.576    20.127    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X57Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.634 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.634    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.748 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.748    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.082 f  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.042    22.124    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_1[1]
    SLICE_X59Y9          LUT5 (Prop_lut5_I4_O)        0.303    22.427 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.860    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X59Y9          LUT5 (Prop_lut5_I0_O)        0.124    22.984 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.132    24.116    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_0
    SLICE_X62Y7          LUT2 (Prop_lut2_I0_O)        0.149    24.265 f  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.698    24.963    L_reg/i__carry_i_13__3_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I0_O)        0.332    25.295 f  L_reg/i__carry_i_24__3/O
                         net (fo=1, routed)           0.873    26.168    L_reg/i__carry_i_24__3_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I4_O)        0.124    26.292 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.835    27.127    L_reg/i__carry_i_13__3_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.281 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.884    28.165    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    28.492 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.492    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.025 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.025    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.142 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.142    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.457 r  timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.083    timerseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X61Y9          LUT6 (Prop_lut6_I0_O)        0.307    30.390 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.806    31.196    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    31.320 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.810    32.130    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y8          LUT3 (Prop_lut3_I1_O)        0.124    32.254 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.808    33.062    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X61Y9          LUT6 (Prop_lut6_I4_O)        0.124    33.186 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.450    33.637    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X62Y9          LUT4 (Prop_lut4_I1_O)        0.124    33.761 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.514    37.275    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.825 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.825    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.373ns  (logic 11.716ns (33.120%)  route 23.658ns (66.880%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=6 LUT4=2 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.185     7.787    L_reg/M_sm_pac[3]
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.150     7.937 f  L_reg/L_6d5f528f_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.792     8.729    L_reg/L_6d5f528f_remainder0_carry_i_25_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.328     9.057 f  L_reg/L_6d5f528f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.829     9.886    L_reg/L_6d5f528f_remainder0_carry_i_12_n_0
    SLICE_X59Y13         LUT3 (Prop_lut3_I0_O)        0.152    10.038 f  L_reg/L_6d5f528f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.848    10.886    L_reg/L_6d5f528f_remainder0_carry_i_20_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.326    11.212 r  L_reg/L_6d5f528f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.881    L_reg/L_6d5f528f_remainder0_carry_i_10_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.005 r  L_reg/L_6d5f528f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.005    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.555 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.555    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.777 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.121    13.898    L_reg/L_6d5f528f_remainder0[4]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.327    14.225 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.892    15.118    L_reg/i__carry__1_i_14_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.332    15.450 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.902    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.150    16.052 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.903    16.955    L_reg/i__carry__1_i_9_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.311 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.947    18.258    L_reg/i__carry_i_19_n_0
    SLICE_X65Y14         LUT3 (Prop_lut3_I0_O)        0.354    18.612 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.437    L_reg/i__carry_i_11_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.326    19.763 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.235    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y13         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.831 f  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.804    21.636    L_reg/O[3]
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.306    21.942 f  L_reg/i__carry__0_i_11__0/O
                         net (fo=16, routed)          1.465    23.407    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    23.557 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.445    24.001    L_reg/i__carry_i_25_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.328    24.329 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.060    25.389    L_reg/i__carry_i_14_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    25.513 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.336    L_reg/i__carry_i_13_n_0
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.148    26.484 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.328    27.624 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.624    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.174 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.174    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.288    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.601 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.463    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.306    29.769 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.825    30.594    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I1_O)        0.124    30.718 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.598    31.316    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I1_O)        0.124    31.440 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.580    32.020    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124    32.144 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.587    32.731    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X61Y18         LUT4 (Prop_lut4_I3_O)        0.150    32.881 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.861    36.742    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.520 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.520    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.852ns  (logic 11.485ns (32.955%)  route 23.367ns (67.045%))
  Logic Levels:           29  (CARRY4=6 LUT2=2 LUT3=7 LUT4=1 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.562     5.146    L_reg/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.185     7.787    L_reg/M_sm_pac[3]
    SLICE_X60Y15         LUT2 (Prop_lut2_I0_O)        0.150     7.937 f  L_reg/L_6d5f528f_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.792     8.729    L_reg/L_6d5f528f_remainder0_carry_i_25_n_0
    SLICE_X59Y15         LUT6 (Prop_lut6_I4_O)        0.328     9.057 f  L_reg/L_6d5f528f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.829     9.886    L_reg/L_6d5f528f_remainder0_carry_i_12_n_0
    SLICE_X59Y13         LUT3 (Prop_lut3_I0_O)        0.152    10.038 f  L_reg/L_6d5f528f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.848    10.886    L_reg/L_6d5f528f_remainder0_carry_i_20_n_0
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.326    11.212 r  L_reg/L_6d5f528f_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.670    11.881    L_reg/L_6d5f528f_remainder0_carry_i_10_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I1_O)        0.124    12.005 r  L_reg/L_6d5f528f_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.005    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.555 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.555    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.777 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.121    13.898    L_reg/L_6d5f528f_remainder0[4]
    SLICE_X61Y13         LUT3 (Prop_lut3_I0_O)        0.327    14.225 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.892    15.118    L_reg/i__carry__1_i_14_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I4_O)        0.332    15.450 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.452    15.902    L_reg/i__carry__1_i_15_n_0
    SLICE_X60Y14         LUT5 (Prop_lut5_I3_O)        0.150    16.052 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.903    16.955    L_reg/i__carry__1_i_9_n_0
    SLICE_X61Y14         LUT5 (Prop_lut5_I4_O)        0.356    17.311 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.947    18.258    L_reg/i__carry_i_19_n_0
    SLICE_X65Y14         LUT3 (Prop_lut3_I0_O)        0.354    18.612 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.826    19.437    L_reg/i__carry_i_11_n_0
    SLICE_X63Y15         LUT2 (Prop_lut2_I1_O)        0.326    19.763 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.472    20.235    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X62Y13         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596    20.831 f  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/O[3]
                         net (fo=1, routed)           0.804    21.636    L_reg/O[3]
    SLICE_X63Y14         LUT3 (Prop_lut3_I0_O)        0.306    21.942 f  L_reg/i__carry__0_i_11__0/O
                         net (fo=16, routed)          1.465    23.407    L_reg/i__carry__0_i_11__0_n_0
    SLICE_X64Y17         LUT3 (Prop_lut3_I1_O)        0.150    23.557 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.445    24.001    L_reg/i__carry_i_25_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I0_O)        0.328    24.329 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           1.060    25.389    L_reg/i__carry_i_14_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I3_O)        0.124    25.513 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.822    26.336    L_reg/i__carry_i_13_n_0
    SLICE_X64Y16         LUT3 (Prop_lut3_I1_O)        0.148    26.484 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    27.296    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X63Y16         LUT5 (Prop_lut5_I0_O)        0.328    27.624 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.624    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.174 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.174    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.288 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.288    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.601 r  aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.862    29.463    aseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.306    29.769 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.825    30.594    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I1_O)        0.124    30.718 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.322    31.040    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I2_O)        0.124    31.164 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.582    31.746    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I5_O)        0.124    31.870 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.964    32.834    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X61Y17         LUT3 (Prop_lut3_I0_O)        0.124    32.958 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.467    36.425    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.998 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.998    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.799ns  (logic 11.537ns (33.154%)  route 23.261ns (66.846%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=5 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.564     5.148    L_reg/clk_IBUF_BUFG
    SLICE_X44Y11         FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y11         FDRE (Prop_fdre_C_Q)         0.456     5.604 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          1.931     7.536    L_reg/M_sm_pbc[3]
    SLICE_X55Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.660 f  L_reg/L_6d5f528f_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.599     8.259    L_reg/L_6d5f528f_remainder0_carry_i_25__0_n_0
    SLICE_X53Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.383 f  L_reg/L_6d5f528f_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           1.085     9.468    L_reg/L_6d5f528f_remainder0_carry_i_12__0_n_0
    SLICE_X54Y24         LUT3 (Prop_lut3_I0_O)        0.152     9.620 f  L_reg/L_6d5f528f_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.304    L_reg/L_6d5f528f_remainder0_carry_i_20__0_n_0
    SLICE_X54Y24         LUT5 (Prop_lut5_I4_O)        0.374    10.678 r  L_reg/L_6d5f528f_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.975    11.653    L_reg/L_6d5f528f_remainder0_carry_i_10__0_n_0
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.328    11.981 r  L_reg/L_6d5f528f_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.981    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.514 r  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.514    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.631 r  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.631    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__0_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.870 f  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.982    13.852    L_reg/L_6d5f528f_remainder0_1[10]
    SLICE_X55Y23         LUT5 (Prop_lut5_I0_O)        0.301    14.153 f  L_reg/i__carry__1_i_10__0/O
                         net (fo=7, routed)           0.996    15.149    L_reg/i__carry__1_i_10__0_n_0
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124    15.273 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=3, routed)           0.819    16.092    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X55Y19         LUT6 (Prop_lut6_I0_O)        0.124    16.216 r  L_reg/i__carry__0_i_9__2/O
                         net (fo=5, routed)           1.204    17.420    L_reg/i__carry__0_i_9__2_n_0
    SLICE_X56Y21         LUT3 (Prop_lut3_I2_O)        0.150    17.570 f  L_reg/i__carry_i_20__2/O
                         net (fo=4, routed)           0.812    18.382    L_reg/i__carry_i_20__2_n_0
    SLICE_X56Y22         LUT3 (Prop_lut3_I1_O)        0.356    18.738 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.089    19.828    L_reg/i__carry_i_11__1_n_0
    SLICE_X57Y19         LUT2 (Prop_lut2_I1_O)        0.348    20.176 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.467    20.643    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X57Y20         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.150 r  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.150    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.264 r  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.264    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.503 f  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.924    22.427    L_reg/L_6d5f528f_remainder0_inferred__1/i__carry__2_0[2]
    SLICE_X59Y22         LUT5 (Prop_lut5_I1_O)        0.302    22.729 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.731    23.460    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X59Y21         LUT5 (Prop_lut5_I0_O)        0.124    23.584 f  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.851    24.435    L_reg/i__carry_i_14__0_0
    SLICE_X61Y20         LUT3 (Prop_lut3_I0_O)        0.152    24.587 f  L_reg/i__carry_i_25__1/O
                         net (fo=2, routed)           0.451    25.038    L_reg/i__carry_i_25__1_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I0_O)        0.326    25.364 f  L_reg/i__carry_i_20__1/O
                         net (fo=2, routed)           1.032    26.396    L_reg/i__carry_i_20__1_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I2_O)        0.124    26.520 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.587    27.107    L_reg/i__carry_i_13__1_n_0
    SLICE_X59Y19         LUT3 (Prop_lut3_I1_O)        0.150    27.257 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.813    28.070    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X58Y19         LUT5 (Prop_lut5_I0_O)        0.332    28.402 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.402    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.952 r  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.952    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.191 f  bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.954    30.145    bseg_driver/decimal_renderer/L_6d5f528f_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X59Y21         LUT6 (Prop_lut6_I4_O)        0.302    30.447 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    30.739    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I1_O)        0.124    30.863 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.018    31.881    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I1_O)        0.124    32.005 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.455    32.460    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X60Y21         LUT6 (Prop_lut6_I5_O)        0.124    32.584 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.837    33.421    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y22         LUT4 (Prop_lut4_I3_O)        0.153    33.574 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.672    36.246    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    39.947 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.947    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.433ns (69.046%)  route 0.643ns (30.954%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.582     1.526    bseg_driver/ctr/clk
    SLICE_X62Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.325     1.991    bseg_driver/ctr/S[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.036 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.318     2.354    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.601 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.601    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.431ns (68.521%)  route 0.657ns (31.479%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.582     1.526    bseg_driver/ctr/clk
    SLICE_X62Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.325     1.991    bseg_driver/ctr/S[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.036 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.369    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.614 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.614    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.475ns (67.214%)  route 0.719ns (32.786%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.582     1.526    bseg_driver/ctr/clk
    SLICE_X62Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.325     1.991    bseg_driver/ctr/S[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.043     2.034 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.395     2.429    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.291     3.720 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.720    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.457ns (66.165%)  route 0.745ns (33.835%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.582     1.526    bseg_driver/ctr/clk
    SLICE_X62Y25         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=19, routed)          0.325     1.991    bseg_driver/ctr/S[1]
    SLICE_X64Y31         LUT2 (Prop_lut2_I0_O)        0.043     2.034 r  bseg_driver/ctr/bseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.455    bseg_OBUF[5]
    N4                   OBUF (Prop_obuf_I_O)         1.273     3.727 r  bseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.727    bseg[5]
    N4                                                                r  bseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.347ns  (logic 1.401ns (59.711%)  route 0.946ns (40.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.550     1.494    display/clk
    SLICE_X40Y25         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDRE (Prop_fdre_C_Q)         0.128     1.622 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.946     2.567    mataddr_OBUF[1]
    K2                   OBUF (Prop_obuf_I_O)         1.273     3.841 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.841    mataddr[1]
    K2                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.414ns  (logic 1.407ns (58.294%)  route 1.007ns (41.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.550     1.494    display/clk
    SLICE_X40Y24         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           1.007     2.641    mataddr_OBUF[3]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.908 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.908    mataddr[3]
    P9                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.432ns (58.885%)  route 1.000ns (41.115%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.503     2.202    aseg_driver/ctr/S[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.247 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.497     2.743    aseg_OBUF[5]
    N2                   OBUF (Prop_obuf_I_O)         1.223     3.966 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.966    aseg[5]
    N2                                                                r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.343ns (54.149%)  route 1.137ns (45.851%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.550     1.494    display/clk
    SLICE_X37Y24         FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           1.137     2.772    mattop_OBUF[2]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.973 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.973    mattop[2]
    K5                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.442ns (58.796%)  route 1.011ns (41.204%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.504     2.203    aseg_driver/ctr/S[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.248 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.754    aseg_OBUF[7]
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.987 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.987    aseg[7]
    M1                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.509ns (61.439%)  route 0.947ns (38.561%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.503     2.202    aseg_driver/ctr/S[0]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.048     2.250 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.694    aseg_OBUF[11]
    P1                   OBUF (Prop_obuf_I_O)         1.297     3.990 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.990    aseg[11]
    P1                                                                r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.672ns (30.156%)  route 3.872ns (69.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.827     4.346    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.153     4.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.045     5.544    reset_cond/M_reset_cond_in
    SLICE_X58Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.506     4.911    reset_cond/clk
    SLICE_X58Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.672ns (30.156%)  route 3.872ns (69.844%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.827     4.346    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.153     4.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.045     5.544    reset_cond/M_reset_cond_in
    SLICE_X58Y21         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.506     4.911    reset_cond/clk
    SLICE_X58Y21         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 1.672ns (33.075%)  route 3.383ns (66.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.827     4.346    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.153     4.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.556     5.055    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.442     4.847    reset_cond/clk
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.055ns  (logic 1.672ns (33.075%)  route 3.383ns (66.925%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.827     4.346    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.153     4.499 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.556     5.055    reset_cond/M_reset_cond_in
    SLICE_X56Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.442     4.847    reset_cond/clk
    SLICE_X56Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.641ns (40.349%)  route 2.427ns (59.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.427     3.944    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.124     4.068 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.068    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.445     4.850    cond_butt_next_play/sync/clk
    SLICE_X31Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 1.640ns (41.302%)  route 2.331ns (58.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.331     3.847    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.971 r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.971    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444     4.849    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.541ns  (logic 1.653ns (46.682%)  route 1.888ns (53.318%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.888     3.417    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.124     3.541 r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.541    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.435     4.840    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.534ns  (logic 1.658ns (46.927%)  route 1.876ns (53.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.876     3.410    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.534 r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.534    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.444     4.849    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/clk
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.520ns  (logic 1.639ns (46.556%)  route 1.881ns (53.444%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.881     3.396    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.520 r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.520    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446     4.851    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/clk
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.358ns  (logic 1.630ns (48.549%)  route 1.728ns (51.451%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.728     3.234    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.124     3.358 r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.358    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         1.446     4.851    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/clk
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_641497957[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.018ns  (logic 0.313ns (30.731%)  route 0.705ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.705     0.973    forLoop_idx_0_641497957[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.018 r  forLoop_idx_0_641497957[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.018    forLoop_idx_0_641497957[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.830     2.020    forLoop_idx_0_641497957[1].cond_butt_dirs/sync/clk
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.319ns (30.971%)  route 0.711ns (69.029%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.711     0.985    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.030 r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.030    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    forLoop_idx_0_641497957[0].cond_butt_dirs/sync/clk
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_641497957[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.347ns (31.510%)  route 0.754ns (68.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.754     1.055    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X14Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.100 r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.100    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.830     2.020    forLoop_idx_0_641497957[2].cond_butt_dirs/sync/clk
    SLICE_X14Y15         FDRE                                         r  forLoop_idx_0_641497957[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.327ns (29.676%)  route 0.775ns (70.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.775     1.057    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X12Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.102 r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.102    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/clk
    SLICE_X12Y12         FDRE                                         r  forLoop_idx_0_537002137[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.192ns  (logic 0.341ns (28.630%)  route 0.851ns (71.370%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.851     1.147    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.192 r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.192    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.821     2.011    forLoop_idx_0_641497957[3].cond_butt_dirs/sync/clk
    SLICE_X28Y21         FDRE                                         r  forLoop_idx_0_641497957[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.355ns  (logic 0.329ns (24.242%)  route 1.027ns (75.758%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.027     1.310    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.355 r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.355    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.831     2.021    forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/clk
    SLICE_X28Y11         FDRE                                         r  forLoop_idx_0_537002137[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.330ns (23.371%)  route 1.082ns (76.629%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.082     1.367    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X31Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.412 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.412    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X31Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.832     2.022    cond_butt_next_play/sync/clk
    SLICE_X31Y3          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.331ns (18.528%)  route 1.457ns (81.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.257     1.544    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.589 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.200     1.788    reset_cond/M_reset_cond_in
    SLICE_X57Y20         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.826     2.016    reset_cond/clk
    SLICE_X57Y20         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.788ns  (logic 0.331ns (18.528%)  route 1.457ns (81.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.257     1.544    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.589 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.200     1.788    reset_cond/M_reset_cond_in
    SLICE_X56Y20         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.826     2.016    reset_cond/clk
    SLICE_X56Y20         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.032ns  (logic 0.331ns (16.302%)  route 1.701ns (83.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.257     1.544    reset_cond/butt_reset_IBUF
    SLICE_X55Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.589 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.444     2.032    reset_cond/M_reset_cond_in
    SLICE_X58Y21         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=529, routed)         0.852     2.042    reset_cond/clk
    SLICE_X58Y21         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





