INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_mst_0/sim/ex_sim_axi4stream_vip_mst_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_mst_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_passthrough_0/sim/ex_sim_axi4stream_vip_passthrough_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_passthrough_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/ip/ex_sim_axi4stream_vip_slv_0/sim/ex_sim_axi4stream_vip_slv_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim_axi4stream_vip_slv_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.ip_user_files/bd/ex_sim/sim/ex_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_sim
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/imports/axi4stream_vip_0_chip.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/imports/axi4stream_vip_0_exdes_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4stream_vip_0_exdes_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/MyWorkSpace/ZYNQ/FPGA/axi4stream_vip_0_ex/axi4stream_vip_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
