INFO-FLOW: Workspace /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1 opened at Wed Feb 26 01:31:38 GMT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::tclcmd2ininames config_array_partition
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /opt/local//Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/local/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 1.2 sec.
Execute       source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 1.31 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 314.379 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /opt/local/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.9 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.26 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/local/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 3.6 sec.
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot -I /opt/local/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 13.09 seconds. CPU system time: 0.96 seconds. Elapsed time: 14.56 seconds; current allocated memory: 320.449 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.12 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /opt/local/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.7 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/local/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 0.11 sec.
Execute         run_link_or_opt -opt -out /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.16 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/local/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/local//Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 -device-name-info=xcu50-fsvh2104-2-e 2> /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,791 Compile/Link /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 20,791 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 239,632 Unroll/Inline /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 239,632 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 70,426 Unroll/Inline (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 70,426 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 70,051 Unroll/Inline (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 70,051 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 69,644 Unroll/Inline (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 69,644 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 43,231 Array/Struct (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 43,231 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,282 Array/Struct (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,282 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 19,282 Array/Struct (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 19,282 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,259 Array/Struct (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,259 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 15,182 Array/Struct (step 5) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 15,182 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,752 Performance (step 1) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,752 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,474 Performance (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,474 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,280 Performance (step 3) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,280 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,280 Performance (step 4) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,280 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,286 HW Transforms /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,286 instructions in the design after the 'HW Transforms' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,295 HW Transforms (step 2) /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,295 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>::dense(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<10, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<21, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>::dense(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 4, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<21, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>::dense(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<9, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<18, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>::dense(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 1, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<17, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_quantize_6<ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:40:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_27_quantizer<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:82:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:80:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:44:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_24_relu_quantizer<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:52:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_26_relu_quantizer<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:76:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:56:2)
INFO: [HLS 214-131] Inlining function 'void nnet::h_dense_25_relu_quantizer<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:64:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' into 'myproject(ap_fixed<14, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/myproject.cpp:68:2)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_43_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:43:22)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config16>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config11>' completely with a factor of 32 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 32 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_43_1' (firmware/nnet_utils/nnet_activation.h:43:22) in function 'nnet::relu<ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ReLU_config6>' completely with a factor of 64 (firmware/nnet_utils/nnet_activation.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 16 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 64 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(config8::accum_t)' into 'void nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>(ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(config13::accum_t)' into 'void nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>(ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config13::weight_t*, config13::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b13': Complete partitioning on dimension 1. (firmware/weights/b13.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b3': Complete partitioning on dimension 1. (firmware/weights/b3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:38:17)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:42:18)
INFO: [HLS 214-248] Applying array_partition to 'layer6_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:46:15)
INFO: [HLS 214-248] Applying array_partition to 'layer7_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:50:33)
INFO: [HLS 214-248] Applying array_partition to 'layer8_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:54:18)
INFO: [HLS 214-248] Applying array_partition to 'layer11_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:58:15)
INFO: [HLS 214-248] Applying array_partition to 'layer12_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:62:33)
INFO: [HLS 214-248] Applying array_partition to 'layer13_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:66:18)
INFO: [HLS 214-248] Applying array_partition to 'layer16_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:70:15)
INFO: [HLS 214-248] Applying array_partition to 'layer17_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:74:33)
INFO: [HLS 214-248] Applying array_partition to 'layer18_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:78:18)
INFO: [HLS 214-248] Applying array_partition to 'layer20_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_6': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-364] Automatically inlining function 'std::enable_if<!(std::is_same<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(config3::accum_t)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:66:21)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 69.65 seconds. CPU system time: 0.74 seconds. Elapsed time: 75.84 seconds; current allocated memory: 329.059 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 329.059 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 336.832 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.2 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 344.383 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.42 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<9, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...313 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<11, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:33:27)...692 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<10, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...77 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<13, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<13, 7, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_latency.h:33:21)...656 expression(s) balanced.
Command           transform done; 0.25 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 388.859 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.56 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 478.977 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.93 sec.
Command       elaborate done; 92.35 sec.
Execute       ap_eval exec zip -j /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>' to 'dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>' to 'relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>' to 'dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>' to 'relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>' to 'dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>' to 'relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' to 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         preproc_iomode -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         preproc_iomode -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         preproc_iomode -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         preproc_iomode -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Configuring Module : dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         apply_spec_resource_limit dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         apply_spec_resource_limit relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> ...
Execute         set_default_model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         cdfg_preprocess -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> ...
Execute         set_default_model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> ...
Execute         set_default_model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> ...
Execute         set_default_model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> ...
Execute         set_default_model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> ...
Execute         set_default_model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         cdfg_preprocess -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> ...
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         schedule -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.27 seconds; current allocated memory: 495.398 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>.
Execute         set_default_model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         bind -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 495.398 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         schedule -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 495.398 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>.
Execute         set_default_model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         bind -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 495.398 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         schedule -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.23 seconds; current allocated memory: 513.512 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>.
Execute         set_default_model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         bind -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.56 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 513.512 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         schedule -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 513.512 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>.
Execute         set_default_model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         bind -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 513.512 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         schedule -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 520.031 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>.
Execute         set_default_model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         bind -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 520.031 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         schedule -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 520.031 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>.
Execute         set_default_model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         bind -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 520.031 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         schedule -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.42 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 522.164 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
Execute         set_default_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         bind -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 522.164 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, function 'myproject'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 525.309 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 525.309 MB.
Execute         syn_report -verbosereport -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s' pipeline 'dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_11s_7s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_8ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_8s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7ns_19_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_7s_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_8s_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_9ns_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_12s_9s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_9ns_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13s_9s_21_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s'.
Command         create_rtl_model done; 0.51 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 546.766 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s 
Execute         gen_rtl dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s 
Execute         syn_report -csynth -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Command         syn_report done; 0.11 sec.
Execute         db_write -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.adb 
Command         db_write done; 0.18 sec.
Execute         db_write -model dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.98 seconds; current allocated memory: 578.156 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s 
Execute         gen_rtl relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.adb 
Execute         db_write -model relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s' pipeline 'dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s'.
Command         create_rtl_model done; 0.37 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 598.723 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s 
Execute         gen_rtl dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Command         syn_report done; 0.13 sec.
Execute         db_write -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.adb 
Command         db_write done; 0.24 sec.
Execute         db_write -model dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.15 seconds; current allocated memory: 637.301 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s 
Execute         gen_rtl relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.adb 
Execute         db_write -model relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s' pipeline 'dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_6ns_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_6ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s'.
Command         create_rtl_model done; 0.21 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 643.062 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s 
Execute         gen_rtl dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.adb 
Command         db_write done; 0.12 sec.
Execute         db_write -model dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.65 seconds; current allocated memory: 667.094 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s 
Execute         gen_rtl relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s 
Execute         syn_report -csynth -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.adb 
Execute         db_write -model relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s' pipeline 'dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6ns_15_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_6s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_7s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 673.082 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         gen_rtl dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18> -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer20_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'myproject' pipeline 'myproject' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 692.324 MB.
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -rtlxml -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -verbosereport -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         db_write -model myproject -f -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.21 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu50-fsvh2104-2-e 
Execute             ap_family_info -name xcu50-fsvh2104-2-e -data names 
Execute             ap_part_info -quiet -name xcu50-fsvh2104-2-e -data family 
Execute         syn_report -wcfg -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {dense_latency<ap_fixed<13, 5, 5, 3, 0>, ap_fixed<13, 7, 5, 3, 0>, config3>} {relu<ap_fixed<13, 7, 5, 3, 0>, ap_ufixed<11, 5, 5, 3, 0>, ReLU_config6>} {dense_latency<ap_ufixed<11, 5, 5, 3, 0>, ap_fixed<13, 10, 5, 3, 0>, config8>} {relu<ap_fixed<13, 10, 5, 3, 0>, ap_ufixed<9, 6, 5, 3, 0>, ReLU_config11>} {dense_latency<ap_ufixed<9, 6, 5, 3, 0>, ap_fixed<13, 9, 5, 3, 0>, config13>} {relu<ap_fixed<13, 9, 5, 3, 0>, ap_ufixed<10, 6, 5, 3, 0>, ReLU_config16>} {dense_latency<ap_ufixed<10, 6, 5, 3, 0>, ap_fixed<12, 6, 5, 3, 0>, config18>} myproject
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_12s_9ns_20_1_1.
INFO-FLOW: Append model myproject_mul_12s_9ns_20_1_1
INFO-FLOW: Found component myproject_mul_13s_9s_21_1_1.
INFO-FLOW: Append model myproject_mul_13s_9s_21_1_1
INFO-FLOW: Found component myproject_mul_12s_7ns_19_1_1.
INFO-FLOW: Append model myproject_mul_12s_7ns_19_1_1
INFO-FLOW: Found component myproject_mul_12s_8s_19_1_1.
INFO-FLOW: Append model myproject_mul_12s_8s_19_1_1
INFO-FLOW: Found component myproject_mul_11s_7s_17_1_1.
INFO-FLOW: Append model myproject_mul_11s_7s_17_1_1
INFO-FLOW: Found component myproject_mul_12s_9s_20_1_1.
INFO-FLOW: Append model myproject_mul_12s_9s_20_1_1
INFO-FLOW: Found component myproject_mul_12s_7s_18_1_1.
INFO-FLOW: Append model myproject_mul_12s_7s_18_1_1
INFO-FLOW: Found component myproject_mul_12s_8ns_19_1_1.
INFO-FLOW: Append model myproject_mul_12s_8ns_19_1_1
INFO-FLOW: Found component myproject_mul_12s_7ns_18_1_1.
INFO-FLOW: Append model myproject_mul_12s_7ns_18_1_1
INFO-FLOW: Found component myproject_mul_11s_8s_19_1_1.
INFO-FLOW: Append model myproject_mul_11s_8s_19_1_1
INFO-FLOW: Found component myproject_mul_13s_9ns_21_1_1.
INFO-FLOW: Append model myproject_mul_13s_9ns_21_1_1
INFO-FLOW: Found component myproject_mul_12s_8ns_20_1_1.
INFO-FLOW: Append model myproject_mul_12s_8ns_20_1_1
INFO-FLOW: Found component myproject_mul_11s_8ns_19_1_1.
INFO-FLOW: Append model myproject_mul_11s_8ns_19_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_9ns_6ns_14_1_1.
INFO-FLOW: Append model myproject_mul_9ns_6ns_14_1_1
INFO-FLOW: Found component myproject_mul_9ns_5ns_13_1_1.
INFO-FLOW: Append model myproject_mul_9ns_5ns_13_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_7ns_6ns_12_1_1.
INFO-FLOW: Append model myproject_mul_7ns_6ns_12_1_1
INFO-FLOW: Found component myproject_mul_8ns_8s_16_1_1.
INFO-FLOW: Append model myproject_mul_8ns_8s_16_1_1
INFO-FLOW: Handling components in module [relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_10ns_7s_17_1_1.
INFO-FLOW: Append model myproject_mul_10ns_7s_17_1_1
INFO-FLOW: Found component myproject_mul_10ns_6ns_15_1_1.
INFO-FLOW: Append model myproject_mul_10ns_6ns_15_1_1
INFO-FLOW: Found component myproject_mul_10ns_6s_16_1_1.
INFO-FLOW: Append model myproject_mul_10ns_6s_16_1_1
INFO-FLOW: Found component myproject_mul_10ns_5ns_14_1_1.
INFO-FLOW: Append model myproject_mul_10ns_5ns_14_1_1
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s
INFO-FLOW: Append model relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s
INFO-FLOW: Append model dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s
INFO-FLOW: Append model relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s
INFO-FLOW: Append model relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s
INFO-FLOW: Append model dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_mul_12s_9ns_20_1_1 myproject_mul_13s_9s_21_1_1 myproject_mul_12s_7ns_19_1_1 myproject_mul_12s_8s_19_1_1 myproject_mul_11s_7s_17_1_1 myproject_mul_12s_9s_20_1_1 myproject_mul_12s_7s_18_1_1 myproject_mul_12s_8ns_19_1_1 myproject_mul_12s_7ns_18_1_1 myproject_mul_11s_8s_19_1_1 myproject_mul_13s_9ns_21_1_1 myproject_mul_12s_8ns_20_1_1 myproject_mul_11s_8ns_19_1_1 myproject_mul_9ns_6ns_14_1_1 myproject_mul_9ns_5ns_13_1_1 myproject_mul_7ns_6ns_12_1_1 myproject_mul_8ns_8s_16_1_1 myproject_mul_10ns_7s_17_1_1 myproject_mul_10ns_6ns_15_1_1 myproject_mul_10ns_6s_16_1_1 myproject_mul_10ns_5ns_14_1_1 dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_mul_12s_9ns_20_1_1
INFO-FLOW: To file: write model myproject_mul_13s_9s_21_1_1
INFO-FLOW: To file: write model myproject_mul_12s_7ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_12s_8s_19_1_1
INFO-FLOW: To file: write model myproject_mul_11s_7s_17_1_1
INFO-FLOW: To file: write model myproject_mul_12s_9s_20_1_1
INFO-FLOW: To file: write model myproject_mul_12s_7s_18_1_1
INFO-FLOW: To file: write model myproject_mul_12s_8ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_12s_7ns_18_1_1
INFO-FLOW: To file: write model myproject_mul_11s_8s_19_1_1
INFO-FLOW: To file: write model myproject_mul_13s_9ns_21_1_1
INFO-FLOW: To file: write model myproject_mul_12s_8ns_20_1_1
INFO-FLOW: To file: write model myproject_mul_11s_8ns_19_1_1
INFO-FLOW: To file: write model myproject_mul_9ns_6ns_14_1_1
INFO-FLOW: To file: write model myproject_mul_9ns_5ns_13_1_1
INFO-FLOW: To file: write model myproject_mul_7ns_6ns_12_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_8s_16_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_7s_17_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_6ns_15_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_6s_16_1_1
INFO-FLOW: To file: write model myproject_mul_10ns_5ns_14_1_1
INFO-FLOW: To file: write model dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s
INFO-FLOW: To file: write model relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s
INFO-FLOW: To file: write model relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s
INFO-FLOW: To file: write model relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/local/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_mul_12s_9ns_20_1_1
myproject_mul_13s_9s_21_1_1
myproject_mul_12s_7ns_19_1_1
myproject_mul_12s_8s_19_1_1
myproject_mul_11s_7s_17_1_1
myproject_mul_12s_9s_20_1_1
myproject_mul_12s_7s_18_1_1
myproject_mul_12s_8ns_19_1_1
myproject_mul_12s_7ns_18_1_1
myproject_mul_11s_8s_19_1_1
myproject_mul_13s_9ns_21_1_1
myproject_mul_12s_8ns_20_1_1
myproject_mul_11s_8ns_19_1_1
myproject_mul_9ns_6ns_14_1_1
myproject_mul_9ns_5ns_13_1_1
myproject_mul_7ns_6ns_12_1_1
myproject_mul_8ns_8s_16_1_1
myproject_mul_10ns_7s_17_1_1
myproject_mul_10ns_6ns_15_1_1
myproject_mul_10ns_6s_16_1_1
myproject_mul_10ns_5ns_14_1_1
dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s
relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s
relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s
relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' expOnly='0'
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.compgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.24 seconds; current allocated memory: 699.352 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_mul_12s_9ns_20_1_1
myproject_mul_13s_9s_21_1_1
myproject_mul_12s_7ns_19_1_1
myproject_mul_12s_8s_19_1_1
myproject_mul_11s_7s_17_1_1
myproject_mul_12s_9s_20_1_1
myproject_mul_12s_7s_18_1_1
myproject_mul_12s_8ns_19_1_1
myproject_mul_12s_7ns_18_1_1
myproject_mul_11s_8s_19_1_1
myproject_mul_13s_9ns_21_1_1
myproject_mul_12s_8ns_20_1_1
myproject_mul_11s_8ns_19_1_1
myproject_mul_9ns_6ns_14_1_1
myproject_mul_9ns_5ns_13_1_1
myproject_mul_7ns_6ns_12_1_1
myproject_mul_8ns_8s_16_1_1
myproject_mul_10ns_7s_17_1_1
myproject_mul_10ns_6ns_15_1_1
myproject_mul_10ns_6s_16_1_1
myproject_mul_10ns_5ns_14_1_1
dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s
relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s
dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s
relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s
dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s
relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s
dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/hep/lr1424/hls4ml-tutorial_OPENML/model_3.1_2/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s grp_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_fu_333 relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s call_ret2_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_fu_353 dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s grp_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_fu_409 relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s call_ret4_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_fu_465 dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s grp_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_492 relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_fu_519 dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_546} INST2MODULE {myproject myproject grp_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_fu_333 dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s call_ret2_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_fu_353 relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s grp_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_fu_409 dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s call_ret4_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_fu_465 relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s grp_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_492 dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_fu_519 relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_546 dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s} INSTDATA {myproject {DEPTH 1 CHILDREN {grp_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_fu_333 call_ret2_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_fu_353 grp_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_fu_409 call_ret4_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_fu_465 grp_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_492 call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_fu_519 grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_546}} grp_dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s_fu_333 {DEPTH 2 CHILDREN {}} call_ret2_relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s_fu_353 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s_fu_409 {DEPTH 2 CHILDREN {}} call_ret4_relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s_fu_465 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s_fu_492 {DEPTH 2 CHILDREN {}} call_ret_relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s_fu_519 {DEPTH 2 CHILDREN {}} grp_dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s_fu_546 {DEPTH 2 CHILDREN {}}} MODULEDATA {dense_latency_ap_fixed_13_5_5_3_0_ap_fixed_13_7_5_3_0_config3_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_508_fu_54957_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_509_fu_54975_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_510_fu_55005_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_512_fu_55015_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_513_fu_55025_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_514_fu_55051_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_519_fu_55089_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_19_1_1_U3 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_520 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_525_fu_55164_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_527_fu_55198_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_528_fu_55208_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_529_fu_55234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_55265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_531_fu_55275_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_532_fu_55285_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_19_1_1_U13 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_533 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_9ns_20_1_1_U1 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_fu_55305_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_535_fu_55356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_537_fu_55412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_538_fu_55422_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_541_fu_55462_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_542_fu_55472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8ns_19_1_1_U8 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8ns_20_1_1_U18 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_543 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_544_fu_55500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8s_19_1_1_U4 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_546_fu_55559_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_19_1_1_U17 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_547 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_548_fu_55593_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_551_fu_55637_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_9s_20_1_1_U6 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_553_fu_55655_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_554_fu_55669_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_555_fu_55683_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_19_1_1_U20 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_556 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_557_fu_55689_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_561_fu_55752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_563_fu_55786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_564_fu_55808_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_19_1_1_U14 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_567 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_568_fu_55830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_569_fu_55840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_570_fu_55850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_572_fu_55896_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_573_fu_55918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_577_fu_55964_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_579_fu_56024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_9_fu_56030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_3_fu_56036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_584_fu_56128_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_585_fu_56138_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_4_fu_56160_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_586_fu_56166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_588_fu_56192_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_589_fu_56206_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_591_fu_56260_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_594_fu_56310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_596_fu_56344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_598_fu_56354_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_600_fu_56386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_601_fu_56412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_602_fu_56438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_604_fu_56456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_606_fu_56482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_608_fu_56508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_610_fu_56556_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_614_fu_56606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_11_fu_56616_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_615_fu_56632_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_616_fu_56642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_617_fu_56668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_618_fu_56678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_7s_17_1_1_U5 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_8ns_19_1_1_U19 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_621 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_622_fu_56754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_623_fu_56764_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_629_fu_56840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_631_fu_56856_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_632_fu_56876_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_635_fu_56931_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_636_fu_56953_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_637_fu_56975_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_641_fu_57027_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_8s_19_1_1_U11 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_643 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_16_fu_57073_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_647_fu_57095_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_650_fu_57179_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_652_fu_57217_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_19_fu_57231_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_655_fu_57271_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_657_fu_57297_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_659_fu_57351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_661_fu_57397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_664_fu_57435_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_665_fu_57457_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_667_fu_57471_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_670_fu_57525_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_20_fu_57567_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_9s_21_1_1_U2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_672 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_9_fu_57605_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE add_ln17_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_676_fu_57631_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_678_fu_57653_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_21_fu_57677_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_9s_21_1_1_U10 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_680 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_9s_21_1_1_U12 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_681 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_22_fu_57687_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_13s_9ns_21_1_1_U16 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_682 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_684_fu_57738_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_685_fu_57764_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_687_fu_57794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mult_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_23_fu_57804_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln17_24_fu_57838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE sub_ln17_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7s_18_1_1_U7 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_7ns_18_1_1_U9 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_12s_8s_19_1_1_U15 SOURCE firmware/nnet_utils/nnet_dense_latency.h:17 VARIABLE mul_ln17_7 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_57868_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_55_fu_57878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_56_fu_57888_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_57_fu_57962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1028_fu_57972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_58_fu_57982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1029_fu_57992_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1030_fu_58002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1032_fu_58028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_60_fu_58038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1035_fu_58060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_61_fu_58066_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1036_fu_58076_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1039_fu_58094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_62_fu_58104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1040_fu_58114_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1041_fu_58124_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_63_fu_58134_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1042_fu_58144_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1045_fu_58166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1046_fu_58172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_64_fu_58190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_65_fu_58200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1049_fu_58226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1050_fu_58232_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_66_fu_58242_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_67_fu_58252_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_68_fu_58262_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1052_fu_58274_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1053_fu_58284_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1056_fu_58310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1058_fu_58326_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1059_fu_58336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1060_fu_58346_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1061_fu_58356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_69_fu_58374_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_70_fu_58384_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1064_fu_58406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp64_fu_58412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1066_fu_58440_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1066 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1071_fu_58488_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_72_fu_58498_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1072_fu_58508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1074_fu_58520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1078_fu_58536_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_75_fu_58568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1082_fu_58594_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_76_fu_58604_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1083_fu_58614_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1084_fu_58624_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1084 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_77_fu_58630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_78_fu_58672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1089_fu_58682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1090_fu_58688_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1091_fu_58694_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1092_fu_58704_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_79_fu_58710_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_80_fu_58720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1094_fu_58730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_81_fu_58740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1095_fu_58746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_82_fu_58768_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1099_fu_58774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_83_fu_58784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_84_fu_58794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1100_fu_58804_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_86_fu_58834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1103_fu_58854_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1104_fu_58860_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_87_fu_58892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1108_fu_58898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_88_fu_58908_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1109_fu_58914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_89_fu_58932_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1110_fu_58942_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1111_fu_58952_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1112_fu_58958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_90_fu_58968_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1114_fu_58988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1115_fu_58998_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1116_fu_59008_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1117_fu_63714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_91_fu_59030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1120_fu_59040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1121_fu_59050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1122_fu_59060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1123_fu_59070_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1124_fu_59080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_92_fu_59090_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1125_fu_59100_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1128_fu_59126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_59132_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_59162_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1131_fu_59192_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1133_fu_59204_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_93_fu_59222_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1136_fu_59238_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1137_fu_59256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_94_fu_59266_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1138_fu_59276_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1139_fu_59282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_95_fu_59304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1143_fu_59314_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_96_fu_59324_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1144_fu_59334_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1145_fu_59344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_97_fu_59362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1146_fu_59372_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_98_fu_59382_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1149_fu_59404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1150_fu_59414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_99_fu_59430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_100_fu_59456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_101_fu_59466_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1154_fu_59476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1155_fu_59486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1156_fu_59496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_102_fu_59528_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1160_fu_59538_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1161_fu_59544_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1162_fu_59554_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_103_fu_59560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1166_fu_59586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1168_fu_59606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1172_fu_59628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1174_fu_59654_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1175_fu_59660_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1176_fu_59670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1177_fu_59680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_105_fu_59692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_106_fu_59708_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1182_fu_59718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1183_fu_59728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1184_fu_59738_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_107_fu_59748_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_108_fu_59758_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1186_fu_59784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1187_fu_59794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_59800_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7_fu_59832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1190_fu_59890_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_112_fu_59930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_113_fu_59974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1199_fu_59984_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1200_fu_59994_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_114_fu_60000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1201_fu_60010_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1202_fu_60020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1205_fu_60032_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1207_fu_60048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1208_fu_60054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_115_fu_60092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1217_fu_60112_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_116_fu_60122_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1219_fu_60142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1221_fu_60154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_117_fu_60170_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1225_fu_60180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1226_fu_60196_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_119_fu_60222_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1229_fu_60232_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1230_fu_60242_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1231_fu_60252_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1232_fu_60258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1236_fu_60290_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1237_fu_60300_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1239_fu_60312_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_120_fu_60328_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1243_fu_60348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_121_fu_60362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1244_fu_60368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp10_fu_60390_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_60396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp13_fu_60426_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_122_fu_60454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1253_fu_60470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1255_fu_60490_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_123_fu_60496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_124_fu_60502_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_125_fu_60514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_126_fu_60524_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_127_fu_60544_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1262_fu_60554_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_129_fu_60606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1267_fu_60616_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1268_fu_60630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_130_fu_60640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1269_fu_60650_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1270_fu_60656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1272_fu_60676_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1274_fu_60688_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_131_fu_60704_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_132_fu_60714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1277_fu_60724_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1278_fu_60734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1279_fu_60744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1280_fu_60754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp15_fu_60772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1286_fu_60820_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1287_fu_60830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1288_fu_60840_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1289_fu_60850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1291_fu_60872_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1295_fu_63929_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1296_fu_60900_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1299_fu_60926_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1300_fu_60936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1301_fu_60946_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1302_fu_60956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_135_fu_60962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_136_fu_60988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1307_fu_61014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1308_fu_63941_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_137_fu_61042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1314_fu_61068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1315_fu_61078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_138_fu_61088_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_139_fu_61094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1319_fu_61126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1322_fu_61158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1324_fu_61178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1326_fu_61194_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1327_fu_61204_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1328_fu_61214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1329_fu_61224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1332_fu_63953_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1333_fu_61246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1334_fu_61260_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_141_fu_61274_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_144_fu_61310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_145_fu_61350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_146_fu_61376_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1342_fu_61396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1343_fu_61406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1346_fu_61436_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_147_fu_61446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1347_fu_61456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_149_fu_61490_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_150_fu_61526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1353_fu_61542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1354_fu_61560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_151_fu_61570_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_152_fu_61586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1357_fu_61606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1361_fu_61638_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1362_fu_61648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1363_fu_61658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_153_fu_61668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_154_fu_61678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_156_fu_61694_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1370_fu_61748_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1371_fu_61758_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1372_fu_61768_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_158_fu_61784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1375_fu_61806_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1379_fu_61822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1380_fu_61832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_159_fu_61842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_161_fu_61874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1386_fu_61920_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1387_fu_61930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1388_fu_61936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1390_fu_61956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1391_fu_61966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_163_fu_61988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1395_fu_62008_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1397_fu_62020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1401_fu_62046_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1402_fu_62060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_165_fu_62072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_166_fu_62082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1404_fu_62092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1406_fu_62118_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1409_fu_62140_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_168_fu_62158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_171_fu_62200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1413_fu_62220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1414_fu_62230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_172_fu_62236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1418_fu_62268_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1420_fu_62288_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_173_fu_62294_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1421_fu_62304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_174_fu_62310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_175_fu_62320_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1422_fu_62330_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp18_fu_62336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_177_fu_62388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1427_fu_62402_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1428_fu_62412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_178_fu_62418_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1429_fu_62428_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1430_fu_62438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_179_fu_62448_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1434_fu_64020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_180_fu_62486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_181_fu_62506_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1437_fu_62516_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1438_fu_62526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1439_fu_62536_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_182_fu_62562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_183_fu_62568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1444_fu_64032_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1445_fu_62590_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1446_fu_62600_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_184_fu_62610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_185_fu_62620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1447_fu_62630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_186_fu_62646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1451_fu_62662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1453_fu_62682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp20_fu_62688_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1455_fu_62720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_188_fu_62748_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1462_fu_62778_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_190_fu_62838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1471_fu_62858_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_191_fu_62868_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_192_fu_62878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1472_fu_62888_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_193_fu_62904_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_62936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_194_fu_62988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_195_fu_62998_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1483_fu_63008_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1484_fu_63018_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_196_fu_63024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_197_fu_63046_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_198_fu_63056_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_199_fu_63066_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1488_fu_63076_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_200_fu_63092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1491_fu_63112_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1496_fu_63150_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1498_fu_63170_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1499_fu_64099_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_202_fu_63238_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1506_fu_63248_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1507_fu_63258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_203_fu_63268_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1515_fu_63332_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1518_fu_63348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_204_fu_63358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1519_fu_63368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 20 BRAM 0 URAM 0}} relu_ap_fixed_13_7_5_3_0_ap_ufixed_11_5_5_3_0_ReLU_config6_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_432_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_442_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_23_fu_450_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_23_fu_460_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_24_fu_468_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_24_fu_478_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_25_fu_486_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_25_fu_496_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_26_fu_504_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_26_fu_514_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_27_fu_522_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_27_fu_532_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_28_fu_540_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_28_fu_550_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_29_fu_558_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_29_fu_568_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_30_fu_576_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_30_fu_586_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_31_fu_594_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_31_fu_604_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_32_fu_612_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_32_fu_622_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_33_fu_630_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_33_fu_640_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_34_fu_648_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_34_fu_658_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_35_fu_666_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_35_fu_676_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_36_fu_684_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_36_fu_694_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_37_fu_702_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_37_fu_712_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_38_fu_720_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_38_fu_730_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_39_fu_738_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_39_fu_748_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_40_fu_756_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_40_fu_766_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_41_fu_774_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_41_fu_784_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_42_fu_792_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_42_fu_802_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_43_fu_810_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_43_fu_820_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_44_fu_828_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_44_fu_838_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_45_fu_846_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_45_fu_856_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_46_fu_864_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_46_fu_874_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_47_fu_882_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_47_fu_892_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_48_fu_900_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_48_fu_910_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_49_fu_918_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_49_fu_928_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_50_fu_936_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_50_fu_946_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_51_fu_954_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_51_fu_964_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_52_fu_972_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_52_fu_982_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_53_fu_990_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_53_fu_1000_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_54_fu_1008_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_54_fu_1018_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_55_fu_1026_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_55_fu_1036_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_56_fu_1044_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_56_fu_1054_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_57_fu_1062_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_57_fu_1072_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_58_fu_1080_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_58_fu_1090_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_59_fu_1098_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_59_fu_1108_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_60_fu_1116_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_60_fu_1126_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_61_fu_1134_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_61_fu_1144_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_62_fu_1152_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_62_fu_1162_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_63_fu_1170_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_63_fu_1180_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_64_fu_1188_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_64_fu_1198_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_65_fu_1206_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_65_fu_1216_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_66_fu_1224_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_66_fu_1234_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_67_fu_1242_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_67_fu_1252_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_68_fu_1260_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_68_fu_1270_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_69_fu_1278_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_69_fu_1288_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_70_fu_1296_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_70_fu_1306_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_71_fu_1314_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_71_fu_1324_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_72_fu_1332_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_72_fu_1342_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_73_fu_1350_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_73_fu_1360_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_11_5_5_3_0_ap_fixed_13_10_5_3_0_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_6930_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_151_fu_6960_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_152_fu_6982_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_156_fu_7044_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_157_fu_7054_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_159_fu_7080_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_161_fu_7106_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_162_fu_7128_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_167_fu_7236_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_7266_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_170_fu_7284_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_172_fu_7298_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_173_fu_7324_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_7346_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_175_fu_7364_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_178_fu_7414_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_179_fu_7424_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_180_fu_7454_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_183_fu_7480_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_184_fu_7502_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_187_fu_7552_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_188_fu_7566_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_189_fu_7588_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_191_fu_7614_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_193_fu_7648_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_194_fu_7670_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_195_fu_7680_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_108_fu_7710_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_198_fu_7728_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_199_fu_7750_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_200_fu_7772_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_203_fu_7806_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_113_fu_7844_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_205_fu_7862_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_207_fu_7894_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_7916_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_208_fu_7938_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_209_fu_7948_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_211_fu_7962_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_212_fu_7976_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_7990_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_121_fu_7996_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_215_fu_8030_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_216_fu_8056_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_124_fu_8070_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_219_fu_8120_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_222_fu_8182_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_223_fu_8196_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_224_fu_8218_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_225_fu_8232_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_228_fu_8278_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_229_fu_8288_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_232_fu_8332_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_235_fu_8370_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_236_fu_8384_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_238_fu_8418_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_239_fu_8448_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_140_fu_8494_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_242_fu_8520_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_245_fu_8558_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_246_fu_8580_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_247_fu_8594_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_249_fu_8620_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_250_fu_8642_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_251_fu_8664_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_253_fu_8698_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_254_fu_8720_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_150_fu_8754_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_256_fu_8782_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_257_fu_8798_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_258_fu_8812_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_259_fu_8830_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_156_fu_8852_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_261_fu_8870_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_265_fu_8924_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_266_fu_8960_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_267_fu_8970_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_162_fu_8980_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_164_fu_9004_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_165_fu_9014_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_270_fu_9042_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_271_fu_9068_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_273_fu_9090_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_274_fu_9112_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_277_fu_9155_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_280_fu_9213_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_9227_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_281_fu_9237_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_174_fu_9267_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_175_fu_9273_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_5ns_13_1_1_U103 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_285_fu_9331_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_287_fu_9361_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_288_fu_9387_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_290_fu_9397_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_180_fu_9427_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_292_fu_9441_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_293_fu_9467_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_295_fu_9497_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_296_fu_9511_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_298_fu_9521_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_301_fu_9555_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_303_fu_9597_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_188_fu_9619_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_305_fu_9633_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_306_fu_9659_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_309_fu_9693_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_310_fu_9715_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_312_fu_9749_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_313_fu_9763_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_314_fu_9785_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_316_fu_9799_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_317_fu_9817_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_198_fu_9831_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_9837_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_199_fu_9855_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_200_fu_9865_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_322_fu_9927_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_325_fu_9961_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_326_fu_9975_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_327_fu_9989_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_329_fu_10031_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_331_fu_10077_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_332_fu_10087_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_208_fu_10113_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_338_fu_10155_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_339_fu_10177_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_341_fu_10191_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_343_fu_10225_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_346_fu_10259_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_347_fu_10285_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_349_fu_10311_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_352_fu_10357_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_353_fu_10383_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_354_fu_10405_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_357_fu_10419_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_220_fu_10429_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_360_fu_10459_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_366_fu_10541_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_368_fu_10612_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_369_fu_10630_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_10656_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_372_fu_10674_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_373_fu_10684_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_375_fu_10710_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U102 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_380_fu_10790_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_381_fu_10820_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_382_fu_10842_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_383_fu_10856_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_386_fu_10890_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_388_fu_10916_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_389_fu_10942_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_390_fu_10964_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_395_fu_10998_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_396_fu_11020_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_397_fu_11050_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_401_fu_11108_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_402_fu_11122_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_247_fu_11144_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_403_fu_11154_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_404_fu_11176_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_405_fu_11202_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_406_fu_11232_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_407_fu_11266_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_411_fu_11288_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_412_fu_11310_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_413_fu_11332_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_415_fu_11364_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_416_fu_11386_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_421_fu_11440_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_422_fu_11454_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_424_fu_11476_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_425_fu_11498_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_263_fu_11532_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_427_fu_11542_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_430_fu_11576_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_431_fu_11590_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_432_fu_11612_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_437_fu_11672_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_438_fu_11696_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_439_fu_11718_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_440_fu_11748_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_441_fu_11774_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_443_fu_11800_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_444_fu_11810_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_277_fu_11824_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_446_fu_11856_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_450_fu_11914_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_452_fu_11940_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_453_fu_11962_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_455_fu_12006_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_456_fu_12032_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_458_fu_12062_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_460_fu_12092_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_463_fu_12142_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_290_fu_12156_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_465_fu_12162_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_466_fu_12172_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_293_fu_12198_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_467_fu_12216_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_295_fu_12238_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_470_fu_12256_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_471_fu_12270_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_473_fu_12288_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_474_fu_12310_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_475_fu_12324_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_476_fu_12346_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_477_fu_12380_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_478_fu_12402_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_480_fu_12412_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_481_fu_12434_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_482_fu_12456_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_483_fu_12470_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_484_fu_12488_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_488_fu_12546_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_489_fu_12560_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_491_fu_12574_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_493_fu_12600_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_313_fu_12610_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_495_fu_12638_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_496_fu_12664_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_317_fu_12678_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_497_fu_12696_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_498_fu_12738_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_499_fu_12760_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_500_fu_12782_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_503_fu_12816_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_505_fu_12838_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_12960_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_267_fu_12970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_268_fu_12980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_269_fu_12986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_270_fu_12996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_271_fu_13006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_272_fu_13016_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_275_fu_13028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_277_fu_13048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_278_fu_13058_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_279_fu_13068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_280_fu_13078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_281_fu_13088_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_283_fu_13106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_284_fu_13116_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_13126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_286_fu_13132_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_287_fu_13142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_292_fu_13166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_294_fu_13182_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_295_fu_13192_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_298_fu_13214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_13232_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_303_fu_13242_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_305_fu_13258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_13268_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_13300_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_311_fu_13310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_312_fu_13320_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_313_fu_13330_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_314_fu_13340_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_315_fu_13350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_319_fu_13378_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_321_fu_13398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_323_fu_13404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_324_fu_13414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_325_fu_13424_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_326_fu_13434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_327_fu_13444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_328_fu_13454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_330_fu_13470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_332_fu_13490_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_333_fu_13500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_334_fu_13510_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_335_fu_13520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_336_fu_13530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_338_fu_13536_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_339_fu_13546_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_340_fu_13556_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_342_fu_13572_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_345_fu_13598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_347_fu_13614_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_348_fu_13620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_349_fu_13630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_350_fu_13640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_351_fu_13650_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_354_fu_13676_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_355_fu_13686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_356_fu_18233_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_358_fu_13698_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_360_fu_13714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_361_fu_13724_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_362_fu_13734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_364_fu_13740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_365_fu_13750_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_366_fu_13760_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_367_fu_13766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_368_fu_13776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_369_fu_13786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_370_fu_13796_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_371_fu_18257_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_373_fu_13802_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_374_fu_13812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_375_fu_13822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_376_fu_13832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_384_fu_13892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_385_fu_13902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_388_fu_13928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_391_fu_13934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_392_fu_13944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_393_fu_13954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_395_fu_13970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_397_fu_13990_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_398_fu_13996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_399_fu_14006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_400_fu_14016_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_401_fu_14022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_404_fu_14048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_407_fu_14054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_14060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_410_fu_14086_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_411_fu_14096_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_412_fu_14106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_414_fu_14122_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_416_fu_14142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_420_fu_14178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_421_fu_14188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_427_fu_14224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_432_fu_14258_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_435_fu_14284_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_436_fu_14294_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_437_fu_14304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_441_fu_14326_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_445_fu_14358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_446_fu_14368_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_448_fu_14388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_449_fu_14394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_450_fu_14404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_451_fu_14414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_453_fu_14434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_454_fu_14444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_457_fu_18348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_459_fu_14466_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_460_fu_14476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_461_fu_14486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_462_fu_14496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_465_fu_14522_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_466_fu_14532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_468_fu_14548_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_470_fu_14560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_473_fu_14586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_476_fu_14602_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_477_fu_14612_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_478_fu_14622_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_480_fu_14634_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_481_fu_14644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_483_fu_18382_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_485_fu_14666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_487_fu_14686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_488_fu_14696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_491_fu_14722_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_492_fu_18395_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_494_fu_14728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_495_fu_14738_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_498_fu_14760_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_504_fu_14794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_505_fu_14804_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_506_fu_14814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_507_fu_14824_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_508_fu_14834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_509_fu_14844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_512_fu_14870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_513_fu_14880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_515_fu_14886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_519_fu_14918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_521_fu_14938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_522_fu_14944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_523_fu_14954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_49_fu_14966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_525_fu_14976_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_526_fu_14986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_529_fu_15002_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_532_fu_15028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_533_fu_15038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_534_fu_15048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_535_fu_15058_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_536_fu_15064_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_537_fu_15074_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_538_fu_15084_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_539_fu_15094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_540_fu_15104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_541_fu_15114_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_544_fu_18446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_547_fu_15142_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_554_fu_15200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_555_fu_15210_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_556_fu_15220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_557_fu_15226_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_558_fu_15236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_560_fu_15256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_561_fu_18464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_564_fu_15268_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_566_fu_15288_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_567_fu_15298_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_568_fu_15308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_569_fu_15318_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_571_fu_15334_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_572_fu_15344_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_573_fu_15354_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_574_fu_15364_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_577_fu_15390_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_578_fu_15400_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_581_fu_15416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_582_fu_15426_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_583_fu_15436_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_584_fu_15442_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_50_fu_15452_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_585_fu_15462_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_586_fu_15472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_589_fu_15484_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_591_fu_15504_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_592_fu_15514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_593_fu_15524_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_594_fu_15534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_595_fu_15544_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_598_fu_15560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_600_fu_15576_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_603_fu_15602_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_605_fu_15618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_606_fu_15628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_609_fu_15654_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_610_fu_15664_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_611_fu_15674_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_615_fu_15692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_620_fu_15734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_621_fu_15744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_622_fu_15754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_623_fu_15764_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_624_fu_15770_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_625_fu_15780_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_628_fu_15802_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_629_fu_15812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_632_fu_15838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_633_fu_18519_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_635_fu_15844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_638_fu_15870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_639_fu_15880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_642_fu_15902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_643_fu_15908_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_647_fu_15940_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_650_fu_15966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_653_fu_15982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_654_fu_15992_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_657_fu_16014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_658_fu_16024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_659_fu_16034_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_660_fu_16044_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_662_fu_16060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_666_fu_16092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_667_fu_16102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_673_fu_16140_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_674_fu_16146_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_676_fu_16162_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_677_fu_16172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_681_fu_16204_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_682_fu_16214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_683_fu_16224_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_684_fu_16234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_685_fu_16240_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_687_fu_16256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_690_fu_18580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_691_fu_16266_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_51_fu_16276_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_693_fu_16292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_696_fu_16318_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_698_fu_16334_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_702_fu_16366_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_703_fu_16376_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_704_fu_16386_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_705_fu_16396_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_707_fu_18596_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_708_fu_18606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_709_fu_16412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_710_fu_16422_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_714_fu_16450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_715_fu_16460_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_717_fu_18618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_718_fu_16476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_722_fu_16504_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_723_fu_16514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_724_fu_16520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_725_fu_16530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_728_fu_16546_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_732_fu_16578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_735_fu_16604_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_737_fu_16620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_738_fu_16630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_739_fu_16640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_740_fu_16650_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_741_fu_16656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_744_fu_16682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_745_fu_18646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_746_fu_18656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_748_fu_16688_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_749_fu_16698_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_750_fu_16708_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_751_fu_16714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_754_fu_16736_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_755_fu_16746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_756_fu_16756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_759_fu_16782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_761_fu_16788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_762_fu_16798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_763_fu_16808_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_764_fu_16818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_765_fu_16828_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_766_fu_16838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_767_fu_16844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_770_fu_16866_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_773_fu_18690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_775_fu_16892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_779_fu_16924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_780_fu_16934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_782_fu_16950_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_783_fu_16956_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_785_fu_16972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_788_fu_16998_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_794_fu_17040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_799_fu_17082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_800_fu_17092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_801_fu_17102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_803_fu_17122_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_804_fu_17132_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_807_fu_17158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_810_fu_17174_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_811_fu_17184_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_812_fu_17194_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_813_fu_17200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_814_fu_17210_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_815_fu_17220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_816_fu_17230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_817_fu_18729_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_821_fu_17262_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_822_fu_17272_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_823_fu_17282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_824_fu_17292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_833_fu_17352_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_834_fu_17362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_836_fu_17382_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_837_fu_17388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_838_fu_17398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_839_fu_17408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_840_fu_17418_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_843_fu_17440_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_846_fu_18768_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_850_fu_17462_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_851_fu_17472_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_852_fu_17482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_853_fu_17492_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_854_fu_17498_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_857_fu_17524_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_858_fu_17530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_862_fu_17556_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_864_fu_17568_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_865_fu_17578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_866_fu_17588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_868_fu_17604_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_871_fu_17626_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_872_fu_17636_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_873_fu_17646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_878_fu_17658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_880_fu_17674_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_882_fu_17694_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_883_fu_17704_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_884_fu_18825_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_885_fu_17710_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_886_fu_17720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_887_fu_17730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_888_fu_17736_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_889_fu_17746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_890_fu_17756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_891_fu_17766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_892_fu_18841_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_894_fu_17772_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_895_fu_17782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_896_fu_17792_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_897_fu_17798_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_898_fu_17808_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_899_fu_17818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_900_fu_17828_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_902_fu_17834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_903_fu_17844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_904_fu_17854_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_907_fu_17876_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_908_fu_17886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_909_fu_17896_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_914_fu_17918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_916_fu_17938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_917_fu_17948_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_920_fu_17970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_926_fu_18014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_927_fu_18024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_929_fu_18044_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_931_fu_18050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_932_fu_18056_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_934_fu_18062_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_937_fu_18088_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_939_fu_18094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_940_fu_18104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_945_fu_18146_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_946_fu_18156_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_947_fu_18920_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_13_10_5_3_0_ap_ufixed_9_6_5_3_0_ReLU_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_200_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_210_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_74_fu_218_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_74_fu_228_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_75_fu_236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_75_fu_246_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_76_fu_254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_76_fu_264_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_77_fu_272_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_77_fu_282_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_78_fu_290_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_78_fu_300_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_79_fu_308_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_79_fu_318_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_80_fu_326_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_80_fu_336_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_81_fu_344_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_81_fu_354_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_82_fu_362_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_82_fu_372_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_83_fu_380_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_83_fu_390_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_84_fu_398_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_84_fu_408_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_85_fu_416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_85_fu_426_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_86_fu_434_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_86_fu_444_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_87_fu_452_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_87_fu_462_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_88_fu_470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_88_fu_480_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_89_fu_488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_89_fu_498_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_90_fu_506_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_90_fu_516_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_91_fu_524_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_91_fu_534_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_92_fu_542_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_92_fu_552_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_93_fu_560_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_93_fu_570_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_94_fu_578_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_94_fu_588_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_95_fu_596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_95_fu_606_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_9_6_5_3_0_ap_fixed_13_9_5_3_0_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_5053_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_2_fu_5103_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_3_fu_5113_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_4_fu_5139_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_10_fu_5243_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_5261_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_12_fu_5289_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_15_fu_5359_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_18_fu_5413_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_19_fu_5447_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_21_fu_5481_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_22_fu_5524_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_23_fu_5550_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_24_fu_5576_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_25_fu_5598_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_27_fu_5620_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_6ns_12_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_32_fu_5714_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_34_fu_5736_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_35_fu_5754_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_36_fu_5776_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_37_fu_5790_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_39_fu_5836_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_43_fu_5894_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_44_fu_5916_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_45_fu_5946_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_46_fu_5976_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_47_fu_5998_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_48_fu_6024_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_50_fu_6067_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_51_fu_6073_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_53_fu_6119_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_55_fu_6151_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_56_fu_6161_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_6ns_14_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_58_fu_6187_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_59_fu_6225_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_60_fu_6247_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_61_fu_6257_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_66_fu_6335_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_67_fu_6349_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_68_fu_6359_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_69_fu_6369_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_73_fu_6471_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_74_fu_6489_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_75_fu_6503_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_76_fu_6533_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_77_fu_6543_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_78_fu_6565_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_81_fu_6623_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_82_fu_6645_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_84_fu_6659_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_86_fu_6669_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_88_fu_6723_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_89_fu_6737_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_92_fu_6791_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_93_fu_6809_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_95_fu_6835_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8s_16_1_1_U183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_97_fu_11191_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_98_fu_6874_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_100_fu_6896_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_101_fu_6906_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_102_fu_6920_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_104_fu_6974_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_105_fu_6992_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_108_fu_7040_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_112_fu_7104_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_113_fu_7142_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_114_fu_7164_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_115_fu_7190_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_119_fu_7244_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_120_fu_7270_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_121_fu_7292_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_122_fu_7326_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_126_fu_7374_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_127_fu_7384_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_128_fu_7390_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_129_fu_7428_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mult_130_fu_7462_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_132_fu_7484_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_133_fu_7494_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_134_fu_7512_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_135_fu_7538_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_136_fu_7548_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_137_fu_7574_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_138_fu_7604_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_139_fu_7626_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_141_fu_7660_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_142_fu_7690_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_144_fu_7716_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_145_fu_7738_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_146_fu_7760_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_148_fu_7792_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_149_fu_7818_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_7828_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_7846_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_7856_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_7872_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_7882_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_7924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_7934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_7944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_7954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_7972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_11_fu_7978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_7984_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3_fu_8014_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_8020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_8030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_8042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_8068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_8078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_8096_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_8138_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_8148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_8158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_8164_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_8190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp458_fu_8196_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_8220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_7_fu_8238_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_8264_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_40_fu_8292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_8312_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_8322_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_48_fu_8370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_49_fu_8380_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_8392_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_51_fu_8402_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_54_fu_8432_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp756_fu_8452_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1054_fu_8470_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_56_fu_8488_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_8516_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_11_fu_8552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_8578_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp12_fu_8584_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp13_fu_8602_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1552_fu_8612_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_12_fu_8618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_68_fu_8628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_8634_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_14_fu_8656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_11282_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_74_fu_8662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_75_fu_8672_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_76_fu_8682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp19_fu_8720_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2150_fu_8730_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp2150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_81_fu_8764_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_15_fu_8774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_82_fu_8784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_83_fu_8794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_8816_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_86_fu_8822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_89_fu_11315_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp23_fu_8844_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_18_fu_8870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_91_fu_8880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_8906_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_19_fu_8924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_20_fu_8936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_8968_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sum LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp28_fu_8978_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3148_fu_9010_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp3148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp33_fu_9028_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_100_fu_9052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_22_fu_9076_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_9086_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_102_fu_9096_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_103_fu_9106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_11327_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_9138_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_109_fu_9148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_9158_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_11340_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp36_fu_9180_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp37_fu_9190_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp38_fu_9220_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp40_fu_9230_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp41_fu_9260_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_23_fu_9266_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_117_fu_9302_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_9312_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_119_fu_9322_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_120_fu_9328_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_121_fu_9334_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_9340_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_124_fu_9350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_125_fu_9360_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_126_fu_9370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_128_fu_11370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_24_fu_9418_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_134_fu_9428_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_135_fu_9438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_25_fu_9456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_9490_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_26_fu_9504_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4646_fu_9518_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp4646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp48_fu_9536_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp50_fu_9568_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp51_fu_9594_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_9610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_27_fu_9630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_144_fu_9656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_148_fu_9684_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_149_fu_9690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_28_fu_9700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_150_fu_11388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_151_fu_11398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_152_fu_11408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_154_fu_9740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_9756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_160_fu_9792_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_29_fu_9802_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_161_fu_9812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_30_fu_9822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_9842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_164_fu_9852_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5642_fu_9878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp5642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_167_fu_9896_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_170_fu_9922_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_171_fu_9928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_174_fu_9950_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_176_fu_9970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_181_fu_11420_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp59_fu_10018_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_33_fu_10050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_182_fu_10060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_183_fu_10070_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_186_fu_10092_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_187_fu_10102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_34_fu_10122_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_191_fu_10148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp65_fu_10190_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp6740_fu_10200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp6740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_35_fu_10234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_194_fu_10244_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_195_fu_10254_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_196_fu_10264_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_197_fu_10274_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_36_fu_10292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_199_fu_10308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_203_fu_10340_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_204_fu_10350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_205_fu_10360_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_207_fu_10372_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_37_fu_10388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_210_fu_10398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_211_fu_10408_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_213_fu_10424_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_215_fu_10444_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp7038_fu_10450_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp7038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp7236_fu_10468_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp7236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_217_fu_10486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_218_fu_10496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_219_fu_10506_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_220_fu_10516_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_224_fu_10550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_226_fu_10570_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp74_fu_10586_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp76_fu_10604_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp77_fu_10622_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_228_fu_10632_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_39_fu_10642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_229_fu_10652_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_40_fu_10658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_231_fu_10684_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_234_fu_10700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_235_fu_10710_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_236_fu_10720_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_42_fu_10730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_237_fu_10740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp78_fu_10758_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_241_fu_10776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_43_fu_10786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_242_fu_10796_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_243_fu_10806_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_44_fu_10812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_244_fu_10822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8034_fu_10840_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp8034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_45_fu_10874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_10884_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_46_fu_10910_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_47_fu_10926_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_256_fu_10962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8232_fu_10972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp8232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_258_fu_11006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_259_fu_11016_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_260_fu_11026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_265_fu_11064_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_266_fu_11466_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_ap_fixed_13_9_5_3_0_ap_ufixed_10_6_5_3_0_ReLU_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_fu_200_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_fu_210_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_1_fu_218_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_1_fu_228_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_2_fu_236_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_2_fu_246_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_3_fu_254_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_3_fu_264_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_4_fu_272_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_4_fu_282_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_5_fu_290_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_5_fu_300_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_6_fu_308_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_6_fu_318_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_7_fu_326_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_7_fu_336_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_8_fu_344_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_8_fu_354_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_9_fu_362_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_9_fu_372_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_10_fu_380_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_10_fu_390_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_11_fu_398_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_11_fu_408_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_12_fu_416_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_12_fu_426_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_13_fu_434_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_13_fu_444_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_14_fu_452_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_14_fu_462_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_15_fu_470_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_15_fu_480_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_16_fu_488_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_16_fu_498_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_17_fu_506_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_17_fu_516_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_18_fu_524_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_18_fu_534_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_19_fu_542_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_19_fu_552_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_20_fu_560_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_20_fu_570_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_21_fu_578_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_21_fu_588_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln45_22_fu_596_p2 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE icmp_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln45_22_fu_606_p3 SOURCE firmware/nnet_utils/nnet_activation.h:45 VARIABLE select_ln45_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_10_6_5_3_0_ap_fixed_12_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_fu_3805_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_2_fu_3861_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_3_fu_3907_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_5_fu_3967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_6_fu_3997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_6s_16_1_1_U234 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_7s_17_1_1_U232 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_5ns_14_1_1_U236 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_7_fu_4054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_4080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_8_fu_4122_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_10_fu_4200_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_4218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_6ns_15_1_1_U238 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_11_fu_4265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_16_fu_4397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_19_fu_4551_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_4_fu_4565_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE add_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_20_fu_4587_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_6ns_15_1_1_U233 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_6ns_15_1_1_U235 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10ns_6ns_15_1_1_U237 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE mul_ln42_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln42_21_fu_4628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE sub_ln42_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_4696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp5_fu_4706_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_4742_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp925_fu_4756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp12_fu_4774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp15_fu_4806_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp1823_fu_4846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp1823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_4864_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_4882_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_949_fu_4892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_950_fu_4902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_952_fu_4918_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_953_fu_4928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_27_fu_4996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp2321_fu_5010_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp2321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp27_fu_5028_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp28_fu_5038_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp30_fu_5074_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp3319_fu_5100_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp3319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3517_fu_5118_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp3517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_965_fu_5148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_972_fu_5182_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_973_fu_5192_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_974_fu_5202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_28_fu_5212_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE empty_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp44_fu_5250_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp45_fu_5280_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp4713_fu_5290_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp4713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_52_fu_5308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_986_fu_5378_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4911_fu_5412_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp4911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp54_fu_5456_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp55_fu_5486_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp56_fu_5496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp57_fu_5526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp58_fu_5532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp60_fu_5550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_996_fu_5610_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1002_fu_5648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_53_fu_5658_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1003_fu_5668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_30_fu_5680_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_31_fu_5694_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE empty_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp679_fu_5704_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp69_fu_5718_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE tmp69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg_fu_5736_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:42 VARIABLE p_neg LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp717_fu_5760_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE tmp717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp745_fu_5774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:33 VARIABLE tmp745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_54_fu_5814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1010_fu_5834_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1013_fu_5850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1014_fu_5860_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1015_fu_5870_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1017_fu_5886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_595_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:30 VARIABLE add_ln30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_623_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:31 VARIABLE add_ln31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_651_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:32 VARIABLE add_ln32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_679_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:33 VARIABLE add_ln33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_707_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:34 VARIABLE add_ln34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_735_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:35 VARIABLE add_ln35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_763_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:36 VARIABLE add_ln36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_791_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:37 VARIABLE add_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_819_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:38 VARIABLE add_ln38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_847_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:39 VARIABLE add_ln39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_875_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:40 VARIABLE add_ln40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_903_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:41 VARIABLE add_ln41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_931_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:42 VARIABLE add_ln42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_959_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:43 VARIABLE add_ln43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME layer2_out_14_fu_987_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:44 VARIABLE layer2_out_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_1015_p2 SOURCE firmware/nnet_utils/nnet_code_gen.h:45 VARIABLE add_ln45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 20 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 730.410 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 275.27 MHz
Command       autosyn done; 14.91 sec.
Command     csynth_design done; 107.41 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:47; Allocated memory: 416.031 MB.
Execute     cleanup_all 
Command     cleanup_all done; 0.14 sec.
