C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE CYFITTER_CFG
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj
COMPILER INVOKED BY: C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe 
                    -Generated_Source\PSoC3\cyfitter_cfg.c NOIV LARGE MODDP2 OMF2 VB(1) NOIP INCDIR(.,Generated_Source\PSoC3) FF(3) DB WL(2) 
                    -PR(.\DP8051\DP8051_Keil_951\Debug/cyfitter_cfg.lst) CD OT(2,SIZE) OJ(.\DP8051\DP8051_Keil_951\Debug\cyfitter_cfg.obj)

line level    source

   1          /*******************************************************************************
   2          * File Name: cyfitter_cfg.c
   3          * 
   4          * PSoC Creator  4.0 Update 1
   5          *
   6          * Description:
   7          * This file contains device initialization code.
   8          * Except for the user defined sections in CyClockStartupError(), this file should not be modified.
   9          * This file is automatically generated by PSoC Creator.
  10          *
  11          ********************************************************************************
  12          * Copyright (c) 2007-2016 Cypress Semiconductor.  All rights reserved.
  13          * You may use this file only in accordance with the license, terms, conditions, 
  14          * disclaimers, and limitations in the end user license agreement accompanying 
  15          * the software package with which this file was provided.
  16          ********************************************************************************/
  17          
  18          #include <string.h>
  19          #include "cytypes.h"
  20          #include "cydevice_trm.h"
  21          #include "cyfitter.h"
  22          #include "CyLib.h"
  23          #include "cyfitter_cfg.h"
  24          
  25          #define CY_NEED_CYCLOCKSTARTUPERROR 1
  26          
  27          
  28          #if defined(__C51__) || defined(__CX51__)
  29                  #define CYPACKED
  30                  #define CYPACKED_ATTR
  31                  #define CYALIGNED
  32                  
  33              #define CY_CFG_UNUSED
  34                  #define CY_CFG_MEMORY_BARRIER() do { } while (0)
  35          
  36          
  37          
  38                  #define CYMEMZERO(a,c) cymemzero((a),(c))
  39                  #define CYCONFIGCPY(d,s,c) cyconfigcpy((c),(s),(d))
  40                  #define CYCONFIGCPYCODE(d,s,c) cyconfigcpycode((c),(s),(d))
  41          #else
                      #error Unsupported toolchain
              #endif
  44          
  45          
  46          
  47          
  48          /* Clock startup error codes                                                   */
  49          #define CYCLOCKSTART_NO_ERROR    0u
  50          #define CYCLOCKSTART_XTAL_ERROR  1u
  51          #define CYCLOCKSTART_32KHZ_ERROR 2u
  52          #define CYCLOCKSTART_PLL_ERROR   3u
  53          
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 2   

  54          
  55          #ifdef CY_NEED_CYCLOCKSTARTUPERROR
  56          /*******************************************************************************
  57          * Function Name: CyClockStartupError
  58          ********************************************************************************
  59          * Summary:
  60          *  If an error is encountered during clock configuration (crystal startup error,
  61          *  PLL lock error, etc.), the system will end up here.  Unless reimplemented by
  62          *  the customer, this function will stop in an infinite loop.
  63          *
  64          * Parameters:
  65          *   void
  66          *
  67          * Return:
  68          *   void
  69          *
  70          *******************************************************************************/
  71          CY_CFG_UNUSED
  72          static void CyClockStartupError(uint8 errorCode);
  73          CY_CFG_UNUSED
  74          static void CyClockStartupError(uint8 errorCode)
  75          {
  76   1          /* To remove the compiler warning if errorCode not used.                */
  77   1          errorCode = errorCode;
  78   1      
  79   1          /* If we have a clock startup error (bad MHz crystal, PLL lock, etc.),  */
  80   1          /* we will end up here to allow the customer to implement something to  */
  81   1          /* deal with the clock condition.                                       */
  82   1      
  83   1      #ifdef CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK
                      CY_CFG_Clock_Startup_ErrorCallback();
              #else
  86   1              /*  If not using CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK, place your clock startup code here. */
  87   1          /* `#START CyClockStartupError` */
  88   1      
  89   1      
  90   1      
  91   1          /* `#END` */
  92   1      
  93   1          /* If nothing else, stop here since the clocks have not started         */
  94   1          /* correctly.                                                           */
  95   1          while(1) {}
  96   1      #endif /* CY_CFG_CLOCK_STARTUP_ERROR_CALLBACK */ 
  97   1      }
  98          #endif
  99          
 100          #define cfg_byte_table ((const void CYFAR *)0x080000u)
 101          /* UDB_0_0_0_CONFIG Address: CYDEV_UCFG_B1_P5_U0_BASE Size (bytes): 128 */
 102          #define BS_UDB_0_0_0_CONFIG_VAL ((const uint8 CYFAR *)0x00080544u)
 103          
 104          /* IOPINS0_0 Address: CYREG_PRT0_DR Size (bytes): 10 */
 105          #define BS_IOPINS0_0_VAL ((const uint8 CYFAR *)0x000805C4u)
 106          
 107          /* IOPINS0_8 Address: CYREG_PRT15_DR Size (bytes): 10 */
 108          #define BS_IOPINS0_8_VAL ((const uint8 CYFAR *)0x000805D0u)
 109          
 110          /* IOPINS0_1 Address: CYREG_PRT1_DM0 Size (bytes): 8 */
 111          #define BS_IOPINS0_1_VAL ((const uint8 CYFAR *)0x000805DCu)
 112          
 113          /* IOPINS0_5 Address: CYREG_PRT5_DR Size (bytes): 10 */
 114          #define BS_IOPINS0_5_VAL ((const uint8 CYFAR *)0x000805E4u)
 115          
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 3   

 116          
 117          /*******************************************************************************
 118          * Function Name: ClockSetup
 119          ********************************************************************************
 120          *
 121          * Summary:
 122          *  Performs the initialization of all of the clocks in the device based on the
 123          *  settings in the Clock tab of the DWR.  This includes enabling the requested
 124          *  clocks and setting the necessary dividers to produce the desired frequency. 
 125          *
 126          * Parameters:
 127          *  void
 128          *
 129          * Return:
 130          *  void
 131          *
 132          *******************************************************************************/
 133          static void ClockSetup(void);
 134          static void ClockSetup(void)
 135          {
 136   1              uint32 timeout;
 137   1              uint8 pllLock;
 138   1      
 139   1      
 140   1              /* Configure Digital Clocks based on settings from Clock DWR */
 141   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_DCFG0_CFG0), 0x005Fu);
 142   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_DCFG0_CFG0 + 0x2u), 0x19u);
 143   1      
 144   1              /* Configure ILO based on settings from Clock DWR */
 145   1              CY_SET_REG8((void CYXDATA *)(CYREG_SLOWCLK_ILO_CR0), 0x06u);
 146   1      
 147   1              /* Configure IMO based on settings from Clock DWR */
 148   1              CY_SET_REG8((void CYXDATA *)(CYREG_IMO_TR1), (CY_GET_XTND_REG8((void CYFAR *)CYREG_FLSHID_CUST_TABLES_IMO
             -_USB)));
 149   1              CY_SET_REG8((void CYXDATA *)(CYREG_FASTCLK_IMO_CR), 0x52u);
 150   1      
 151   1              /* Configure PLL based on settings from Clock DWR */
 152   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_P), 0x0919u);
 153   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_FASTCLK_PLL_CFG0), 0x1251u);
 154   1              /* Wait up to 250us for the PLL to lock */
 155   1              pllLock = 0u;
 156   1              for (timeout = 250u / 10u; (timeout > 0u) && (pllLock != 0x03u); timeout--)
 157   1              { 
 158   2                      pllLock = 0x03u & ((uint8)((uint8)pllLock << 1) | ((CY_GET_REG8((void CYXDATA *)CYREG_FASTCLK_PLL_SR) & 
             -0x01u) >> 0));
 159   2                      CyDelayCycles(10u * 12u); /* Delay 10us based on 12MHz clock */
 160   2              }
 161   1              /* If we ran out of time the PLL didn't lock so go to the error function */
 162   1              if (timeout == 0u)
 163   1              {
 164   2                      CyClockStartupError(CYCLOCKSTART_PLL_ERROR);
 165   2              }
 166   1      
 167   1              /* Configure Bus/Master Clock based on settings from Clock DWR */
 168   1              CY_SET_XTND_REG16((void CYFAR *)(CYREG_CLKDIST_MSTR0), 0x0100u);
 169   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x07u);
 170   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG0), 0x00u);
 171   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_BCFG2), 0x48u);
 172   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_MSTR0), 0x00u);
 173   1      
 174   1              /* Configure USB Clock based on settings from Clock DWR */
 175   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_UCFG), 0x00u);
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 4   

 176   1              CY_SET_REG8((void CYXDATA *)(CYREG_CLKDIST_LD), 0x02u);
 177   1      
 178   1              CY_SET_REG8((void CYXDATA *)(CYREG_PM_ACT_CFG2), ((CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG2) | 0x01u
             -)));
 179   1      }
 180          
 181          
 182          /* Analog API Functions */
 183          
 184          
 185          /*******************************************************************************
 186          * Function Name: AnalogSetDefault
 187          ********************************************************************************
 188          *
 189          * Summary:
 190          *  Sets up the analog portions of the chip to default values based on chip
 191          *  configuration options from the project.
 192          *
 193          * Parameters:
 194          *  void
 195          *
 196          * Return:
 197          *  void
 198          *
 199          *******************************************************************************/
 200          static void AnalogSetDefault(void);
 201          static void AnalogSetDefault(void)
 202          {
 203   1              uint8 bg_xover_inl_trim = CY_GET_XTND_REG8((void CYFAR *)(CYREG_FLSHID_MFG_CFG_BG_XOVER_INL_TRIM + 1u));
 204   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT0), (bg_xover_inl_trim & 0x07u));
 205   1              CY_SET_REG8((void CYXDATA *)(CYREG_BG_DFT1), ((bg_xover_inl_trim >> 4) & 0x0Fu));
 206   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, 0x44u);
 207   1      }
 208          
 209          
 210          /*******************************************************************************
 211          * Function Name: SetAnalogRoutingPumps
 212          ********************************************************************************
 213          *
 214          * Summary:
 215          * Enables or disables the analog pumps feeding analog routing switches.
 216          * Intended to be called at startup, based on the Vdda system configuration;
 217          * may be called during operation when the user informs us that the Vdda voltage
 218          * crossed the pump threshold.
 219          *
 220          * Parameters:
 221          *  enabled - 1 to enable the pumps, 0 to disable the pumps
 222          *
 223          * Return:
 224          *  void
 225          *
 226          *******************************************************************************/
 227          void SetAnalogRoutingPumps(uint8 enabled)
 228          {
 229   1              uint8 regValue = CY_GET_REG8((void CYXDATA *)CYREG_PUMP_CR0);
 230   1              if (enabled != 0u)
 231   1              {
 232   2                      regValue |= 0x00u;
 233   2              }
 234   1              else
 235   1              {
 236   2                      regValue &= (uint8)~0x00u;
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 5   

 237   2              }
 238   1              CY_SET_REG8((void CYXDATA *)CYREG_PUMP_CR0, regValue);
 239   1      }
 240          
 241          #define CY_AMUX_UNUSED CYREG_BOOST_SR
 242          
 243          
 244          /*******************************************************************************
 245          * Function Name: cyfitter_cfg
 246          ********************************************************************************
 247          * Summary:
 248          *  This function is called by the start-up code for the selected device. It
 249          *  performs all of the necessary device configuration based on the design
 250          *  settings.  This includes settings from the Design Wide Resources (DWR) such
 251          *  as Clocks and Pins as well as any component configuration that is necessary.
 252          *
 253          * Parameters:  
 254          *   void
 255          *
 256          * Return:
 257          *   void
 258          *
 259          *******************************************************************************/
 260          
 261          void cyfitter_cfg(void)
 262          {
 263   1      
 264   1              /* Set Flash Cycles based on max possible frequency in case a glitch occurs during ClockSetup(). */
 265   1              CY_SET_REG8((void CYXDATA *)(CYREG_CACHE_CR), (((CYDEV_INSTRUCT_CACHE_ENABLED) != 0) ? 0xF1u : 0xC0u));
 266   1              /* Setup clocks based on selections from Clock DWR */
 267   1              ClockSetup();
 268   1              /* Enable/Disable Debug functionality based on settings from System DWR */
 269   1              CY_SET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG, (CY_GET_XTND_REG8((void CYFAR *)CYREG_MLOGIC_DEBUG) | 
             -0x05u));
 270   1      
 271   1              {
 272   2      
 273   2                      CYPACKED typedef struct {
 274   2                              void CYFAR *address;
 275   2                              uint16 size;
 276   2                      } CYPACKED_ATTR cfg_memset_t;
 277   2      
 278   2      
 279   2                      CYPACKED typedef struct {
 280   2                              void CYFAR *dest;
 281   2                              const void CYFAR *src;
 282   2                              uint16 size;
 283   2                      } CYPACKED_ATTR cfg_memcpy_t;
 284   2      
 285   2                      static const cfg_memset_t CYCODE cfg_memset_list [] = {
 286   2                              /* address, size */
 287   2                              {(void CYFAR *)(CYREG_PRT2_DR), 48u},
 288   2                              {(void CYFAR *)(CYREG_PRT6_DR), 16u},
 289   2                              {(void CYFAR *)(CYREG_PRT12_DR), 16u},
 290   2                              {(void CYFAR *)(CYDEV_UCFG_B0_P0_U0_BASE), 4096u},
 291   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P2_U0_BASE), 1536u},
 292   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P5_U1_BASE), 384u},
 293   2                              {(void CYFAR *)(CYDEV_UCFG_DSI0_BASE), 2560u},
 294   2                              {(void CYFAR *)(CYDEV_UCFG_DSI12_BASE), 512u},
 295   2                              {(void CYFAR *)(CYREG_BCTL0_MDCLK_EN), 32u},
 296   2                      };
 297   2      
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 6   

 298   2                      static const cfg_memcpy_t CYCODE cfg_memcpy_list [] = {
 299   2                              /* dest, src, size */
 300   2                              {(void CYFAR *)(CYDEV_UCFG_B1_P5_U0_BASE), BS_UDB_0_0_0_CONFIG_VAL, 128u},
 301   2                      };
 302   2      
 303   2                      uint8 CYDATA i;
 304   2      
 305   2                      /* Zero out critical memory blocks before beginning configuration */
 306   2                      for (i = 0u; i < (sizeof(cfg_memset_list)/sizeof(cfg_memset_list[0])); i++)
 307   2                      {
 308   3                              const cfg_memset_t CYCODE * CYDATA ms = &cfg_memset_list[i];
 309   3                              CYMEMZERO(ms->address, ms->size);
 310   3                      }
 311   2      
 312   2                      /* Copy device configuration data into registers */
 313   2                      for (i = 0u; i < (sizeof(cfg_memcpy_list)/sizeof(cfg_memcpy_list[0])); i++)
 314   2                      {
 315   3                              const cfg_memcpy_t CYCODE * CYDATA mc = &cfg_memcpy_list[i];
 316   3                              void * CYDATA destPtr = mc->dest;
 317   3                              const void * CYDATA srcPtr = mc->src;
 318   3                              uint16 CYDATA numBytes = mc->size;
 319   3                              CYCONFIGCPY(destPtr, srcPtr, numBytes);
 320   3                      }
 321   2      
 322   2                      cfg_write_bytes(cfg_byte_table);
 323   2      
 324   2                      /* Enable digital routing */
 325   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL0_BANK_CTL
             -) | 0x02u);
 326   2                      CY_SET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL, CY_GET_XTND_REG8((void CYFAR *)CYREG_BCTL1_BANK_CTL
             -) | 0x02u);
 327   2      
 328   2                      /* Enable UDB array */
 329   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_ACT_CFG0) | 0x40u);
 330   2                      CY_SET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2, CY_GET_REG8((void CYXDATA *)CYREG_PM_AVAIL_CR2) | 0x10u)
             -;
 331   2              }
 332   1      
 333   1      
 334   1              /* Perform second pass device configuration. These items must be configured in specific order after the r
             -egular configuration is done. */
 335   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT0_DR), (const void CYFAR *)(BS_IOPINS0_0_VAL), 10u);
 336   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT15_DR), (const void CYFAR *)(BS_IOPINS0_8_VAL), 10u);
 337   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT1_DM0), (const void CYFAR *)(BS_IOPINS0_1_VAL), 8u);
 338   1              CYCONFIGCPY((void CYFAR *)(CYREG_PRT5_DR), (const void CYFAR *)(BS_IOPINS0_5_VAL), 10u);
 339   1              CY_SET_REG8((void CYXDATA *)(CYREG_INTC_CSR_EN), 0x01u);
 340   1              /* Switch Boost to the precision bandgap reference from its internal reference */
 341   1              CY_SET_REG8((void CYXDATA *)CYREG_BOOST_CR2, (CY_GET_REG8((void CYXDATA *)CYREG_BOOST_CR2) | 0x08u));
 342   1              if (CYDEV_CHIP_REV_ACTUAL < 5u)
 343   1              {
 344   2                      CY_SET_REG8((void CYXDATA *)CYREG_PWRSYS_WAKE_TR2, 0x3Au);
 345   2              }
 346   1      
 347   1              CY_SET_XTND_REG8((void CYFAR *)(CYREG_BCTL0_UDB_TEST_3), 0x40u);
 348   1              CY_SET_XTND_REG8((void CYFAR *)(CYREG_BCTL1_UDB_TEST_3), 0x40u);
 349   1      
 350   1              /* Perform basic analog initialization to defaults */
 351   1              AnalogSetDefault();
 352   1      
 353   1              /* Configure alternate active mode */
 354   1              CYCONFIGCPY((void CYFAR *)CYDEV_PM_STBY_BASE, (const void CYFAR *)CYDEV_PM_ACT_BASE, 14u);
 355   1              CY_SET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0, CY_GET_REG8((void CYXDATA *)CYREG_PM_STBY_CFG0) & (uint8)
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 7   

             -~0x02u);        /* Disable CPU */
 356   1      }
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 8   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _CyClockStartupError (BEGIN)
                                           ; SOURCE LINE # 74
0000 900000      R     MOV     DPTR,#errorCode
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 75
                                           ; SOURCE LINE # 77
0005 900000      R     MOV     DPTR,#errorCode
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#errorCode
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
000F         ?C0001:
                                           ; SOURCE LINE # 95
000F 80FE              SJMP    ?C0001
0011 22                RET     
             ; FUNCTION _CyClockStartupError (END)

             ; FUNCTION ClockSetup (BEGIN)
                                           ; SOURCE LINE # 134
                                           ; SOURCE LINE # 135
                                           ; SOURCE LINE # 141
0000 7B00              MOV     R3,#00H
0002 7A40              MOV     R2,#040H
0004 7980              MOV     R1,#080H
0006 7D5F              MOV     R5,#05FH
0008 7C00              MOV     R4,#00H
000A 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 142
000D 904082            MOV     DPTR,#04082H
0010 7419              MOV     A,#019H
0012 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 145
0013 904300            MOV     DPTR,#04300H
0016 7406              MOV     A,#06H
0018 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 148
0019 7B0C              MOV     R3,#0CH
001B 7A01              MOV     R2,#01H
001D 790F              MOV     R1,#0FH
001F 120000      E     LCALL   _cyread8
0022 9046A1            MOV     DPTR,#046A1H
0025 EF                MOV     A,R7
0026 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 149
0027 904200            MOV     DPTR,#04200H
002A 7452              MOV     A,#052H
002C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 152
002D 7B00              MOV     R3,#00H
002F 7A42              MOV     R2,#042H
0031 7922              MOV     R1,#022H
0033 7D19              MOV     R5,#019H
0035 7C09              MOV     R4,#09H
0037 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 153
003A 7B00              MOV     R3,#00H
003C 7A42              MOV     R2,#042H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 9   

003E 7920              MOV     R1,#020H
0040 7D51              MOV     R5,#051H
0042 7C12              MOV     R4,#012H
0044 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 155
0047 900000      R     MOV     DPTR,#pllLock
004A E4                CLR     A
004B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 156
004C 7F19              MOV     R7,#019H
004E 7E00              MOV     R6,#00H
0050 7D00              MOV     R5,#00H
0052 7C00              MOV     R4,#00H
0054 900000      R     MOV     DPTR,#timeout
0057 120000      E     LCALL   ?C?LSTXDATA
005A         ?C0004:
005A 900000      R     MOV     DPTR,#timeout
005D 120000      E     LCALL   ?C?LLDXDATA
0060 D3                SETB    C
0061 EF                MOV     A,R7
0062 9400              SUBB    A,#00H
0064 EE                MOV     A,R6
0065 9400              SUBB    A,#00H
0067 404E              JC      ?C0005
0069 900000      R     MOV     DPTR,#pllLock
006C E0                MOVX    A,@DPTR
006D FF                MOV     R7,A
006E EF                MOV     A,R7
006F 6403              XRL     A,#03H
0071 6044              JZ      ?C0005
                                           ; SOURCE LINE # 157
                                           ; SOURCE LINE # 158
0073 904225            MOV     DPTR,#04225H
0076 E0                MOVX    A,@DPTR
0077 FF                MOV     R7,A
0078 EF                MOV     A,R7
0079 5401              ANL     A,#01H
007B FF                MOV     R7,A
007C 7E00              MOV     R6,#00H
007E 900000      R     MOV     DPTR,#pllLock
0081 E0                MOVX    A,@DPTR
0082 FE                MOV     R6,A
0083 EE                MOV     A,R6
0084 25E0              ADD     A,ACC
0086 FE                MOV     R6,A
0087 EE                MOV     A,R6
0088 4F                ORL     A,R7
0089 FF                MOV     R7,A
008A EF                MOV     A,R7
008B 5403              ANL     A,#03H
008D FF                MOV     R7,A
008E 900000      R     MOV     DPTR,#pllLock
0091 EF                MOV     A,R7
0092 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 159
0093 7F78              MOV     R7,#078H
0095 7E00              MOV     R6,#00H
0097 7D00              MOV     R5,#00H
0099 7C00              MOV     R4,#00H
009B 120000      E     LCALL   _CyDelayCycles
                                           ; SOURCE LINE # 160
009E 900000      R     MOV     DPTR,#timeout
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 10  

00A1 120000      E     LCALL   ?C?LLDXDATA
00A4 7BFF              MOV     R3,#0FFH
00A6 7AFF              MOV     R2,#0FFH
00A8 79FF              MOV     R1,#0FFH
00AA 78FF              MOV     R0,#0FFH
00AC 120000      E     LCALL   ?C?LADD
00AF 900000      R     MOV     DPTR,#timeout
00B2 120000      E     LCALL   ?C?LSTXDATA
00B5 80A3              SJMP    ?C0004
00B7         ?C0005:
                                           ; SOURCE LINE # 162
00B7 900000      R     MOV     DPTR,#timeout
00BA 120000      E     LCALL   ?C?LLDXDATA
00BD EF                MOV     A,R7
00BE 4E                ORL     A,R6
00BF 7005              JNZ     ?C0007
                                           ; SOURCE LINE # 163
                                           ; SOURCE LINE # 164
00C1 7F03              MOV     R7,#03H
00C3 120000      R     LCALL   _CyClockStartupError
                                           ; SOURCE LINE # 165
00C6         ?C0007:
                                           ; SOURCE LINE # 168
00C6 7B00              MOV     R3,#00H
00C8 7A40              MOV     R2,#040H
00CA 7904              MOV     R1,#04H
00CC 7D00              MOV     R5,#00H
00CE 7C01              MOV     R4,#01H
00D0 120000      E     LCALL   _cywrite16
                                           ; SOURCE LINE # 169
00D3 904004            MOV     DPTR,#04004H
00D6 7407              MOV     A,#07H
00D8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 170
00D9 904006            MOV     DPTR,#04006H
00DC E4                CLR     A
00DD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 171
00DE 904008            MOV     DPTR,#04008H
00E1 7448              MOV     A,#048H
00E3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 172
00E4 904004            MOV     DPTR,#04004H
00E7 E4                CLR     A
00E8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 175
00E9 904009            MOV     DPTR,#04009H
00EC E4                CLR     A
00ED F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 176
00EE 904001            MOV     DPTR,#04001H
00F1 7402              MOV     A,#02H
00F3 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 178
00F4 9043A2            MOV     DPTR,#043A2H
00F7 E0                MOVX    A,@DPTR
00F8 FF                MOV     R7,A
00F9 EF                MOV     A,R7
00FA 4401              ORL     A,#01H
00FC FF                MOV     R7,A
00FD 9043A2            MOV     DPTR,#043A2H
0100 EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 11  

0101 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 179
0102 22                RET     
             ; FUNCTION ClockSetup (END)

             ; FUNCTION AnalogSetDefault (BEGIN)
                                           ; SOURCE LINE # 201
                                           ; SOURCE LINE # 202
                                           ; SOURCE LINE # 203
0000 7B0C              MOV     R3,#0CH
0002 7A01              MOV     R2,#01H
0004 79CF              MOV     R1,#0CFH
0006 120000      E     LCALL   _cyread8
0009 900000      R     MOV     DPTR,#bg_xover_inl_trim
000C EF                MOV     A,R7
000D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 204
000E 900000      R     MOV     DPTR,#bg_xover_inl_trim
0011 E0                MOVX    A,@DPTR
0012 FF                MOV     R7,A
0013 EF                MOV     A,R7
0014 5407              ANL     A,#07H
0016 FF                MOV     R7,A
0017 90586E            MOV     DPTR,#0586EH
001A EF                MOV     A,R7
001B F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 205
001C 900000      R     MOV     DPTR,#bg_xover_inl_trim
001F E0                MOVX    A,@DPTR
0020 FF                MOV     R7,A
0021 EF                MOV     A,R7
0022 C4                SWAP    A
0023 540F              ANL     A,#0FH
0025 FF                MOV     R7,A
0026 EF                MOV     A,R7
0027 540F              ANL     A,#0FH
0029 FF                MOV     R7,A
002A 90586F            MOV     DPTR,#0586FH
002D EF                MOV     A,R7
002E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 206
002F 905876            MOV     DPTR,#05876H
0032 7444              MOV     A,#044H
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 207
0035 22                RET     
             ; FUNCTION AnalogSetDefault (END)

             ; FUNCTION _SetAnalogRoutingPumps (BEGIN)
                                           ; SOURCE LINE # 227
0000 900000      R     MOV     DPTR,#enabled
0003 EF                MOV     A,R7
0004 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 228
                                           ; SOURCE LINE # 229
0005 905876            MOV     DPTR,#05876H
0008 E0                MOVX    A,@DPTR
0009 FF                MOV     R7,A
000A 900000      R     MOV     DPTR,#regValue
000D EF                MOV     A,R7
000E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 12  

000F 900000      R     MOV     DPTR,#enabled
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 6010              JZ      ?C0010
                                           ; SOURCE LINE # 231
                                           ; SOURCE LINE # 232
0017 900000      R     MOV     DPTR,#regValue
001A E0                MOVX    A,@DPTR
001B FF                MOV     R7,A
001C EF                MOV     A,R7
001D 4400              ORL     A,#00H
001F FF                MOV     R7,A
0020 900000      R     MOV     DPTR,#regValue
0023 EF                MOV     A,R7
0024 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 233
0025 800E              SJMP    ?C0011
0027         ?C0010:
                                           ; SOURCE LINE # 235
                                           ; SOURCE LINE # 236
0027 900000      R     MOV     DPTR,#regValue
002A E0                MOVX    A,@DPTR
002B FF                MOV     R7,A
002C EF                MOV     A,R7
002D 54FF              ANL     A,#0FFH
002F FF                MOV     R7,A
0030 900000      R     MOV     DPTR,#regValue
0033 EF                MOV     A,R7
0034 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 237
0035         ?C0011:
                                           ; SOURCE LINE # 238
0035 900000      R     MOV     DPTR,#regValue
0038 E0                MOVX    A,@DPTR
0039 FF                MOV     R7,A
003A 905876            MOV     DPTR,#05876H
003D EF                MOV     A,R7
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 239
003F 22                RET     
             ; FUNCTION _SetAnalogRoutingPumps (END)

             ; FUNCTION cyfitter_cfg (BEGIN)
                                           ; SOURCE LINE # 261
                                           ; SOURCE LINE # 262
                                           ; SOURCE LINE # 265
0000 904800            MOV     DPTR,#04800H
0003 74F1              MOV     A,#0F1H
0005 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 267
0006 120000      R     LCALL   ClockSetup
                                           ; SOURCE LINE # 269
0009 7B00              MOV     R3,#00H
000B 7A46              MOV     R2,#046H
000D 79E8              MOV     R1,#0E8H
000F 120000      E     LCALL   _cyread8
0012 EF                MOV     A,R7
0013 4405              ORL     A,#05H
0015 FD                MOV     R5,A
0016 7B00              MOV     R3,#00H
0018 7A46              MOV     R2,#046H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 13  

001A 79E8              MOV     R1,#0E8H
001C 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 271
                                           ; SOURCE LINE # 306
001F 750000      R     MOV     i,#00H
0022         ?C0013:
0022 E500        R     MOV     A,i
0024 C3                CLR     C
0025 9409              SUBB    A,#09H
0027 503A              JNC     ?C0014
                                           ; SOURCE LINE # 307
                                           ; SOURCE LINE # 308
0029 AF00        R     MOV     R7,i
002B EF                MOV     A,R7
002C 75F005            MOV     B,#05H
002F A4                MUL     AB
0030 2400        R     ADD     A,#LOW cfg_memset_list
0032 F582              MOV     DPL,A
0034 E4                CLR     A
0035 3400        R     ADDC    A,#HIGH cfg_memset_list
0037 F583              MOV     DPH,A
0039 AF82              MOV     R7,DPL
003B AE83              MOV     R6,DPH
003D 8E00        R     MOV     ms,R6
003F 8F00        R     MOV     ms+01H,R7
                                           ; SOURCE LINE # 309
0041 AE00        R     MOV     R6,ms
0043 AF00        R     MOV     R7,ms+01H
0045 8F82              MOV     DPL,R7
0047 8E83              MOV     DPH,R6
0049 120000      E     LCALL   ?C?PLDCODE
004C AE00        R     MOV     R6,ms
004E AF00        R     MOV     R7,ms+01H
0050 8F82              MOV     DPL,R7
0052 8E83              MOV     DPH,R6
0054 7403              MOV     A,#03H
0056 93                MOVC    A,@A+DPTR
0057 FC                MOV     R4,A
0058 7404              MOV     A,#04H
005A 93                MOVC    A,@A+DPTR
005B FD                MOV     R5,A
005C 120000      E     LCALL   _cymemzero
                                           ; SOURCE LINE # 310
005F 0500        R     INC     i
0061 80BF              SJMP    ?C0013
0063         ?C0014:
                                           ; SOURCE LINE # 313
0063 750000      R     MOV     i,#00H
0066         ?C0016:
0066 E500        R     MOV     A,i
0068 C3                CLR     C
0069 9401              SUBB    A,#01H
006B 5078              JNC     ?C0017
                                           ; SOURCE LINE # 314
                                           ; SOURCE LINE # 315
006D AF00        R     MOV     R7,i
006F EF                MOV     A,R7
0070 75F008            MOV     B,#08H
0073 A4                MUL     AB
0074 2400        R     ADD     A,#LOW cfg_memcpy_list
0076 F582              MOV     DPL,A
0078 E4                CLR     A
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 14  

0079 3400        R     ADDC    A,#HIGH cfg_memcpy_list
007B F583              MOV     DPH,A
007D AF82              MOV     R7,DPL
007F AE83              MOV     R6,DPH
0081 8E00        R     MOV     mc,R6
0083 8F00        R     MOV     mc+01H,R7
                                           ; SOURCE LINE # 316
0085 AE00        R     MOV     R6,mc
0087 AF00        R     MOV     R7,mc+01H
0089 8F82              MOV     DPL,R7
008B 8E83              MOV     DPH,R6
008D 120000      E     LCALL   ?C?PLDCODE
0090 8B00        R     MOV     destPtr,R3
0092 8A00        R     MOV     destPtr+01H,R2
0094 8900        R     MOV     destPtr+02H,R1
                                           ; SOURCE LINE # 317
0096 AE00        R     MOV     R6,mc
0098 AF00        R     MOV     R7,mc+01H
009A 8F82              MOV     DPL,R7
009C 8E83              MOV     DPH,R6
009E A3                INC     DPTR
009F A3                INC     DPTR
00A0 A3                INC     DPTR
00A1 120000      E     LCALL   ?C?PLDCODE
00A4 8B00        R     MOV     srcPtr,R3
00A6 8A00        R     MOV     srcPtr+01H,R2
00A8 8900        R     MOV     srcPtr+02H,R1
                                           ; SOURCE LINE # 318
00AA AE00        R     MOV     R6,mc
00AC AF00        R     MOV     R7,mc+01H
00AE 8F82              MOV     DPL,R7
00B0 8E83              MOV     DPH,R6
00B2 7406              MOV     A,#06H
00B4 93                MOVC    A,@A+DPTR
00B5 F500        R     MOV     numBytes,A
00B7 7407              MOV     A,#07H
00B9 93                MOVC    A,@A+DPTR
00BA F500        R     MOV     numBytes+01H,A
                                           ; SOURCE LINE # 319
00BC AB00        R     MOV     R3,srcPtr
00BE AA00        R     MOV     R2,srcPtr+01H
00C0 A900        R     MOV     R1,srcPtr+02H
00C2 C003              PUSH    AR3
00C4 C002              PUSH    AR2
00C6 C001              PUSH    AR1
00C8 AB00        R     MOV     R3,destPtr
00CA AA00        R     MOV     R2,destPtr+01H
00CC A900        R     MOV     R1,destPtr+02H
00CE 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
00D1 120000      E     LCALL   ?C?PSTXDATA
00D4 D001              POP     AR1
00D6 D002              POP     AR2
00D8 D003              POP     AR3
00DA AF00        R     MOV     R7,numBytes+01H
00DC AE00        R     MOV     R6,numBytes
00DE 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 320
00E1 0500        R     INC     i
00E3 8081              SJMP    ?C0016
00E5         ?C0017:
                                           ; SOURCE LINE # 322
00E5 7B08              MOV     R3,#08H
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 15  

00E7 7A00              MOV     R2,#00H
00E9 7900              MOV     R1,#00H
00EB 120000      E     LCALL   _cfg_write_bytes
                                           ; SOURCE LINE # 325
00EE 7B01              MOV     R3,#01H
00F0 7A50              MOV     R2,#050H
00F2 7903              MOV     R1,#03H
00F4 120000      E     LCALL   _cyread8
00F7 EF                MOV     A,R7
00F8 4402              ORL     A,#02H
00FA FD                MOV     R5,A
00FB 7B01              MOV     R3,#01H
00FD 7A50              MOV     R2,#050H
00FF 7903              MOV     R1,#03H
0101 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 326
0104 7B01              MOV     R3,#01H
0106 7A50              MOV     R2,#050H
0108 7913              MOV     R1,#013H
010A 120000      E     LCALL   _cyread8
010D EF                MOV     A,R7
010E 4402              ORL     A,#02H
0110 FD                MOV     R5,A
0111 7B01              MOV     R3,#01H
0113 7A50              MOV     R2,#050H
0115 7913              MOV     R1,#013H
0117 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 329
011A 9043A0            MOV     DPTR,#043A0H
011D E0                MOVX    A,@DPTR
011E FF                MOV     R7,A
011F EF                MOV     A,R7
0120 4440              ORL     A,#040H
0122 FF                MOV     R7,A
0123 9043A0            MOV     DPTR,#043A0H
0126 EF                MOV     A,R7
0127 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 330
0128 9043C2            MOV     DPTR,#043C2H
012B E0                MOVX    A,@DPTR
012C FF                MOV     R7,A
012D EF                MOV     A,R7
012E 4410              ORL     A,#010H
0130 FF                MOV     R7,A
0131 9043C2            MOV     DPTR,#043C2H
0134 EF                MOV     A,R7
0135 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 331
                                           ; SOURCE LINE # 335
0136 7B08              MOV     R3,#08H
0138 7A05              MOV     R2,#05H
013A 79C4              MOV     R1,#0C4H
013C C003              PUSH    AR3
013E C002              PUSH    AR2
0140 C001              PUSH    AR1
0142 7B00              MOV     R3,#00H
0144 7A51              MOV     R2,#051H
0146 7900              MOV     R1,#00H
0148 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
014B 120000      E     LCALL   ?C?PSTXDATA
014E D001              POP     AR1
0150 D002              POP     AR2
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 16  

0152 D003              POP     AR3
0154 7F0A              MOV     R7,#0AH
0156 7E00              MOV     R6,#00H
0158 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 336
015B 7B08              MOV     R3,#08H
015D 7A05              MOV     R2,#05H
015F 79D0              MOV     R1,#0D0H
0161 C003              PUSH    AR3
0163 C002              PUSH    AR2
0165 C001              PUSH    AR1
0167 7B00              MOV     R3,#00H
0169 7A51              MOV     R2,#051H
016B 79F0              MOV     R1,#0F0H
016D 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0170 120000      E     LCALL   ?C?PSTXDATA
0173 D001              POP     AR1
0175 D002              POP     AR2
0177 D003              POP     AR3
0179 7F0A              MOV     R7,#0AH
017B 7E00              MOV     R6,#00H
017D 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 337
0180 7B08              MOV     R3,#08H
0182 7A05              MOV     R2,#05H
0184 79DC              MOV     R1,#0DCH
0186 C003              PUSH    AR3
0188 C002              PUSH    AR2
018A C001              PUSH    AR1
018C 7B00              MOV     R3,#00H
018E 7A51              MOV     R2,#051H
0190 7912              MOV     R1,#012H
0192 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
0195 120000      E     LCALL   ?C?PSTXDATA
0198 D001              POP     AR1
019A D002              POP     AR2
019C D003              POP     AR3
019E 7F08              MOV     R7,#08H
01A0 7E00              MOV     R6,#00H
01A2 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 338
01A5 7B08              MOV     R3,#08H
01A7 7A05              MOV     R2,#05H
01A9 79E4              MOV     R1,#0E4H
01AB C003              PUSH    AR3
01AD C002              PUSH    AR2
01AF C001              PUSH    AR1
01B1 7B00              MOV     R3,#00H
01B3 7A51              MOV     R2,#051H
01B5 7950              MOV     R1,#050H
01B7 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
01BA 120000      E     LCALL   ?C?PSTXDATA
01BD D001              POP     AR1
01BF D002              POP     AR2
01C1 D003              POP     AR3
01C3 7F0A              MOV     R7,#0AH
01C5 7E00              MOV     R6,#00H
01C7 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 339
01CA 9044F4            MOV     DPTR,#044F4H
01CD 7401              MOV     A,#01H
01CF F0                MOVX    @DPTR,A
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 17  

                                           ; SOURCE LINE # 341
01D0 904322            MOV     DPTR,#04322H
01D3 E0                MOVX    A,@DPTR
01D4 FF                MOV     R7,A
01D5 EF                MOV     A,R7
01D6 4408              ORL     A,#08H
01D8 FF                MOV     R7,A
01D9 904322            MOV     DPTR,#04322H
01DC EF                MOV     A,R7
01DD F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 342
01DE 9046EC            MOV     DPTR,#046ECH
01E1 E0                MOVX    A,@DPTR
01E2 FF                MOV     R7,A
01E3 EF                MOV     A,R7
01E4 C3                CLR     C
01E5 9405              SUBB    A,#05H
01E7 5006              JNC     ?C0019
                                           ; SOURCE LINE # 343
                                           ; SOURCE LINE # 344
01E9 904689            MOV     DPTR,#04689H
01EC 743A              MOV     A,#03AH
01EE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 345
01EF         ?C0019:
                                           ; SOURCE LINE # 347
01EF 7B01              MOV     R3,#01H
01F1 7A50              MOV     R2,#050H
01F3 7907              MOV     R1,#07H
01F5 7D40              MOV     R5,#040H
01F7 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 348
01FA 7B01              MOV     R3,#01H
01FC 7A50              MOV     R2,#050H
01FE 7917              MOV     R1,#017H
0200 7D40              MOV     R5,#040H
0202 120000      E     LCALL   _cywrite8
                                           ; SOURCE LINE # 351
0205 120000      R     LCALL   AnalogSetDefault
                                           ; SOURCE LINE # 354
0208 7B00              MOV     R3,#00H
020A 7A43              MOV     R2,#043H
020C 79A0              MOV     R1,#0A0H
020E C003              PUSH    AR3
0210 C002              PUSH    AR2
0212 C001              PUSH    AR1
0214 7B00              MOV     R3,#00H
0216 7A43              MOV     R2,#043H
0218 79B0              MOV     R1,#0B0H
021A 900000      E     MOV     DPTR,#?_cyconfigcpy?BYTE+05H
021D 120000      E     LCALL   ?C?PSTXDATA
0220 D001              POP     AR1
0222 D002              POP     AR2
0224 D003              POP     AR3
0226 7F0E              MOV     R7,#0EH
0228 7E00              MOV     R6,#00H
022A 120000      E     LCALL   _cyconfigcpy
                                           ; SOURCE LINE # 355
022D 9043B0            MOV     DPTR,#043B0H
0230 E0                MOVX    A,@DPTR
0231 FF                MOV     R7,A
0232 EF                MOV     A,R7
C51 COMPILER V9.51   CYFITTER_CFG                                                          02/21/2017 15:19:24 PAGE 18  

0233 54FD              ANL     A,#0FDH
0235 FF                MOV     R7,A
0236 EF                MOV     A,R7
0237 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 356
0238 22                RET     
             ; FUNCTION cyfitter_cfg (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    964    ----
   CONSTANT SIZE    =     53    ----
   XDATA SIZE       =   ----       9
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----      13
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
