(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire signed [(2'h2):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire14;
  wire [(4'h9):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire4;
  reg signed [(4'ha):(1'h0)] reg13 = (1'h0);
  reg [(4'ha):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg [(4'hb):(1'h0)] reg10 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg9 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg8 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg7 = (1'h0);
  reg [(2'h2):(1'h0)] reg5 = (1'h0);
  assign y = {wire14,
                 wire6,
                 wire4,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg5,
                 (1'h0)};
  assign wire4 = (~^wire3);
  always
    @(posedge clk) begin
      reg5 <= $unsigned((^~{(wire2 | wire4)}));
    end
  assign wire6 = $unsigned(reg5[(1'h0):(1'h0)]);
  always
    @(posedge clk) begin
      reg7 <= wire2[(2'h2):(2'h2)];
      reg8 <= $signed($signed(((|wire4) < (reg7 ? (8'ha5) : wire1))));
      reg9 <= reg5[(1'h0):(1'h0)];
    end
  always
    @(posedge clk) begin
      if ($unsigned(reg5))
        begin
          reg10 <= $signed((~^((reg5 << reg8) && $unsigned(wire6))));
          if (reg8)
            begin
              reg11 <= $unsigned(wire3);
            end
          else
            begin
              reg11 <= (~|wire0[(2'h3):(1'h0)]);
            end
          reg12 <= $unsigned($unsigned((wire2 ?
              $signed(reg11) : $unsigned(wire2))));
        end
      else
        begin
          reg10 <= ({$signed({wire1})} && ((^~wire0[(3'h4):(2'h3)]) ?
              (8'haf) : $unsigned(reg7)));
          if (({$unsigned($signed(reg11))} ?
              (((&reg7) ? reg8[(1'h1):(1'h0)] : (wire6 || (8'h9d))) ?
                  ((^(8'ha7)) ?
                      $unsigned(reg5) : (~|wire3)) : reg11) : (~^wire2[(1'h1):(1'h1)])))
            begin
              reg11 <= (8'ha2);
            end
          else
            begin
              reg11 <= (~^($unsigned(wire2[(1'h0):(1'h0)]) > $signed((~|reg12))));
              reg12 <= (~wire3[(2'h3):(1'h1)]);
              reg13 <= $unsigned($unsigned(wire3[(2'h3):(2'h2)]));
            end
        end
    end
  assign wire14 = (!((-$unsigned(reg9)) ?
                      $signed((reg10 ?
                          (8'h9d) : reg8)) : $unsigned($signed((8'hae)))));
endmodule