{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539313934014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539313934014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 11 22:12:13 2018 " "Processing started: Thu Oct 11 22:12:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539313934014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539313934014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Latches -c Latches " "Command: quartus_map --read_settings_files=on --write_settings_files=off Latches -c Latches" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539313934014 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539313934858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latches.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latches.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Latches-FlipFlop " "Found design unit 1: Latches-FlipFlop" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539313935700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Latches " "Found entity 1: Latches" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539313935700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539313935700 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Latches " "Elaborating entity \"Latches\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539313935778 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Latches.vhd(19) " "VHDL Process Statement warning at Latches.vhd(19): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S Latches.vhd(20) " "VHDL Process Statement warning at Latches.vhd(20): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Latches.vhd(13) " "VHDL Process Statement warning at Latches.vhd(13): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "notQ Latches.vhd(13) " "VHDL Process Statement warning at Latches.vhd(13): inferring latch(es) for signal or variable \"notQ\", which holds its previous value in one or more paths through the process" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ\[0\] Latches.vhd(13) " "Inferred latch for \"notQ\[0\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ\[1\] Latches.vhd(13) " "Inferred latch for \"notQ\[1\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ\[2\] Latches.vhd(13) " "Inferred latch for \"notQ\[2\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "notQ\[3\] Latches.vhd(13) " "Inferred latch for \"notQ\[3\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] Latches.vhd(13) " "Inferred latch for \"Q\[0\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] Latches.vhd(13) " "Inferred latch for \"Q\[1\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] Latches.vhd(13) " "Inferred latch for \"Q\[2\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] Latches.vhd(13) " "Inferred latch for \"Q\[3\]\" at Latches.vhd(13)" {  } { { "Latches.vhd" "" { Text "C:/VHDL_Source/Latches/Latches.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1539313935810 "|Latches"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539313936700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539313936700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539313936778 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539313936778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539313936778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539313936778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539313936825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 11 22:12:16 2018 " "Processing ended: Thu Oct 11 22:12:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539313936825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539313936825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539313936825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539313936825 ""}
