#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbdab005490 .scope module, "EXStage" "EXStage" 2 6;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IDEXMemReadOut"
    .port_info 1 /OUTPUT 1 "IDEXRegWriteOut"
    .port_info 2 /OUTPUT 5 "EXDst"
    .port_info 3 /OUTPUT 1 "EXMEMRegWrite"
    .port_info 4 /OUTPUT 1 "EXMEMMemtoReg"
    .port_info 5 /OUTPUT 1 "EXMEMMemRead"
    .port_info 6 /OUTPUT 1 "EXMEMMemWrite"
    .port_info 7 /OUTPUT 32 "EXMEMReadAddress"
    .port_info 8 /OUTPUT 32 "EXMEMWriteData"
    .port_info 9 /OUTPUT 5 "EXMEMDst"
    .port_info 10 /INPUT 2 "ForwardA"
    .port_info 11 /INPUT 2 "ForwardB"
    .port_info 12 /OUTPUT 5 "IDEXRsOut"
    .port_info 13 /INPUT 32 "WBForwarding"
    .port_info 14 /INPUT 32 "MEMForwarding"
    .port_info 15 /OUTPUT 5 "IDEXRtOut"
    .port_info 16 /INPUT 32 "IDEXImm"
    .port_info 17 /INPUT 5 "IDEXRd"
    .port_info 18 /INPUT 5 "IDEXRs"
    .port_info 19 /INPUT 5 "IDEXRt"
    .port_info 20 /INPUT 32 "IDEXReadData2"
    .port_info 21 /INPUT 32 "IDEXReadData1"
    .port_info 22 /INPUT 2 "IDEXOpcode"
    .port_info 23 /INPUT 1 "IDEXWriteReg"
    .port_info 24 /INPUT 1 "IDEXALUSrc"
    .port_info 25 /INPUT 1 "IDEXRegWrite"
    .port_info 26 /INPUT 1 "IDEXMemtoReg"
    .port_info 27 /INPUT 1 "IDEXMemRead"
    .port_info 28 /INPUT 1 "IDEXMemWrite"
    .port_info 29 /INPUT 1 "clock"
o0x7fbda9d32a58 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbda9f2c650 .functor BUFZ 1, o0x7fbda9d32a58, C4<0>, C4<0>, C4<0>;
o0x7fbda9d32b18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fbda9f2c6f0 .functor BUFZ 1, o0x7fbda9d32b18, C4<0>, C4<0>, C4<0>;
o0x7fbda9d32b78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_0x7fbda9f2c7a0 .functor BUFZ 5, o0x7fbda9d32b78, C4<00000>, C4<00000>, C4<00000>;
o0x7fbda9d327b8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_0x7fbda9f2c870 .functor BUFZ 5, o0x7fbda9d327b8, C4<00000>, C4<00000>, C4<00000>;
v0x7fbda9f2a930_0 .net "ALUOp", 3 0, v0x7fbda9f28c00_0;  1 drivers
v0x7fbda9f2aa20_0 .net "ALUOperand1", 31 0, v0x7fbda9f29340_0;  1 drivers
v0x7fbda9f2aaf0_0 .net "ALUOperand2", 31 0, v0x7fbda9f2a220_0;  1 drivers
v0x7fbda9f2abc0_0 .net "ALUResult", 31 0, v0x7fbda9f28710_0;  1 drivers
v0x7fbda9f2ac50_0 .net "EXDst", 4 0, v0x7fbda9f2a860_0;  1 drivers
v0x7fbda9f2ad20_0 .net "EXFunct", 5 0, L_0x7fbda9f2c940;  1 drivers
v0x7fbda9f2adb0_0 .var "EXMEMDst", 4 0;
v0x7fbda9f2ae50_0 .var "EXMEMMemRead", 0 0;
v0x7fbda9f2aef0_0 .var "EXMEMMemWrite", 0 0;
v0x7fbda9f2b010_0 .var "EXMEMMemtoReg", 0 0;
v0x7fbda9f2b0b0_0 .var "EXMEMReadAddress", 31 0;
v0x7fbda9f2b160_0 .var "EXMEMRegWrite", 0 0;
v0x7fbda9f2b200_0 .var "EXMEMWriteData", 31 0;
o0x7fbda9d323c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fbda9f2b2b0_0 .net "ForwardA", 1 0, o0x7fbda9d323c8;  0 drivers
o0x7fbda9d32548 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fbda9f2b370_0 .net "ForwardB", 1 0, o0x7fbda9d32548;  0 drivers
o0x7fbda9d32668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbda9f2b400_0 .net "IDEXALUSrc", 0 0, o0x7fbda9d32668;  0 drivers
o0x7fbda9d32698 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbda9f2b490_0 .net "IDEXImm", 31 0, o0x7fbda9d32698;  0 drivers
v0x7fbda9f2b640_0 .net "IDEXMemRead", 0 0, o0x7fbda9d32a58;  0 drivers
v0x7fbda9f2b6d0_0 .net "IDEXMemReadOut", 0 0, L_0x7fbda9f2c650;  1 drivers
o0x7fbda9d32ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbda9f2b760_0 .net "IDEXMemWrite", 0 0, o0x7fbda9d32ab8;  0 drivers
o0x7fbda9d32ae8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbda9f2b7f0_0 .net "IDEXMemtoReg", 0 0, o0x7fbda9d32ae8;  0 drivers
o0x7fbda9d32248 .functor BUFZ 2, C4<zz>; HiZ drive
v0x7fbda9f2b880_0 .net "IDEXOpcode", 1 0, o0x7fbda9d32248;  0 drivers
o0x7fbda9d327e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fbda9f2b910_0 .net "IDEXRd", 4 0, o0x7fbda9d327e8;  0 drivers
o0x7fbda9d32338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbda9f2b9a0_0 .net "IDEXReadData1", 31 0, o0x7fbda9d32338;  0 drivers
o0x7fbda9d324e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbda9f2ba50_0 .net "IDEXReadData2", 31 0, o0x7fbda9d324e8;  0 drivers
v0x7fbda9f2bb00_0 .net "IDEXRegWrite", 0 0, o0x7fbda9d32b18;  0 drivers
v0x7fbda9f2bb90_0 .net "IDEXRegWriteOut", 0 0, L_0x7fbda9f2c6f0;  1 drivers
v0x7fbda9f2bc20_0 .net "IDEXRs", 4 0, o0x7fbda9d32b78;  0 drivers
v0x7fbda9f2bcd0_0 .net "IDEXRsOut", 4 0, L_0x7fbda9f2c7a0;  1 drivers
v0x7fbda9f2bd80_0 .net "IDEXRt", 4 0, o0x7fbda9d327b8;  0 drivers
v0x7fbda9f2be40_0 .net "IDEXRtOut", 4 0, L_0x7fbda9f2c870;  1 drivers
o0x7fbda9d32788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbda9f2bee0_0 .net "IDEXWriteReg", 0 0, o0x7fbda9d32788;  0 drivers
o0x7fbda9d32368 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbda9f2bf90_0 .net "MEMForwarding", 31 0, o0x7fbda9d32368;  0 drivers
v0x7fbda9f2b560_0 .net "RtContent", 31 0, v0x7fbda9f29ac0_0;  1 drivers
o0x7fbda9d32398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fbda9f2c260_0 .net "WBForwarding", 31 0, o0x7fbda9d32398;  0 drivers
o0x7fbda9d32c08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fbda9f2c330_0 .net "clock", 0 0, o0x7fbda9d32c08;  0 drivers
E_0x7fbdab005040 .event posedge, v0x7fbda9f2c330_0;
L_0x7fbda9f2c940 .part o0x7fbda9d32698, 0, 6;
S_0x7fbdab0059b0 .scope module, "alu" "ALU_32" 2 49, 3 3 0, S_0x7fbdab005490;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 4 "operation"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "overflow"
    .port_info 5 /OUTPUT 1 "zero"
v0x7fbdab005c10_0 .net "a", 31 0, v0x7fbda9f29340_0;  alias, 1 drivers
v0x7fbda9f28510_0 .net "b", 31 0, v0x7fbda9f2a220_0;  alias, 1 drivers
v0x7fbda9f285d0_0 .net "operation", 3 0, v0x7fbda9f28c00_0;  alias, 1 drivers
v0x7fbda9f28680_0 .var "overflow", 0 0;
v0x7fbda9f28710_0 .var "result", 31 0;
v0x7fbda9f287b0_0 .var "zero", 0 0;
E_0x7fbdab005ba0 .event edge, v0x7fbda9f28510_0, v0x7fbdab005c10_0;
E_0x7fbdab005be0 .event edge, v0x7fbda9f285d0_0, v0x7fbda9f28510_0, v0x7fbdab005c10_0;
S_0x7fbda9f288e0 .scope module, "aluctrl" "ALU_Control" 2 50, 4 1 0, S_0x7fbdab005490;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "ALUOperation"
v0x7fbda9f28b40_0 .net "ALUOp", 1 0, o0x7fbda9d32248;  alias, 0 drivers
v0x7fbda9f28c00_0 .var "ALUOperation", 3 0;
v0x7fbda9f28cc0_0 .net "funct", 5 0, L_0x7fbda9f2c940;  alias, 1 drivers
E_0x7fbda9f28af0 .event edge, v0x7fbda9f28b40_0, v0x7fbda9f28cc0_0;
S_0x7fbda9f28dc0 .scope module, "mux1" "Mux_3_1" 2 46, 5 1 0, S_0x7fbdab005490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fbda9f28f70 .param/l "dataWidth" 0 5 2, +C4<00000000000000000000000000100000>;
v0x7fbda9f29110_0 .net "in00", 31 0, o0x7fbda9d32338;  alias, 0 drivers
v0x7fbda9f291d0_0 .net "in01", 31 0, o0x7fbda9d32368;  alias, 0 drivers
v0x7fbda9f29280_0 .net "in10", 31 0, o0x7fbda9d32398;  alias, 0 drivers
v0x7fbda9f29340_0 .var "out", 31 0;
v0x7fbda9f29400_0 .net "sel", 1 0, o0x7fbda9d323c8;  alias, 0 drivers
E_0x7fbda9f290c0 .event edge, v0x7fbda9f29400_0, v0x7fbda9f29280_0, v0x7fbda9f291d0_0, v0x7fbda9f29110_0;
S_0x7fbda9f29560 .scope module, "mux2" "Mux_3_1" 2 47, 5 1 0, S_0x7fbdab005490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in00"
    .port_info 1 /INPUT 32 "in01"
    .port_info 2 /INPUT 32 "in10"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 32 "out"
P_0x7fbda9f29710 .param/l "dataWidth" 0 5 2, +C4<00000000000000000000000000100000>;
v0x7fbda9f29870_0 .net "in00", 31 0, o0x7fbda9d324e8;  alias, 0 drivers
v0x7fbda9f29930_0 .net "in01", 31 0, o0x7fbda9d32368;  alias, 0 drivers
v0x7fbda9f299f0_0 .net "in10", 31 0, o0x7fbda9d32398;  alias, 0 drivers
v0x7fbda9f29ac0_0 .var "out", 31 0;
v0x7fbda9f29b50_0 .net "sel", 1 0, o0x7fbda9d32548;  alias, 0 drivers
E_0x7fbda9f29810 .event edge, v0x7fbda9f29b50_0, v0x7fbda9f29280_0, v0x7fbda9f291d0_0, v0x7fbda9f29870_0;
S_0x7fbda9f29cc0 .scope module, "mux3" "Mux_2_1" 2 48, 6 1 0, S_0x7fbdab005490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataIn0"
    .port_info 1 /INPUT 32 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "dataOut"
P_0x7fbda9f29eb0 .param/l "dataWidth" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fbda9f2a040_0 .net "Sel", 0 0, o0x7fbda9d32668;  alias, 0 drivers
v0x7fbda9f2a0f0_0 .net "dataIn0", 31 0, v0x7fbda9f29ac0_0;  alias, 1 drivers
v0x7fbda9f2a190_0 .net "dataIn1", 31 0, o0x7fbda9d32698;  alias, 0 drivers
v0x7fbda9f2a220_0 .var "dataOut", 31 0;
E_0x7fbda9f29090 .event edge, v0x7fbda9f2a190_0, v0x7fbda9f29ac0_0, v0x7fbda9f2a040_0;
S_0x7fbda9f2a2f0 .scope module, "mux4" "Mux_2_1" 2 51, 6 1 0, S_0x7fbdab005490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "dataIn0"
    .port_info 1 /INPUT 5 "dataIn1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 5 "dataOut"
P_0x7fbda9f2a4a0 .param/l "dataWidth" 0 6 2, +C4<00000000000000000000000000000101>;
v0x7fbda9f2a680_0 .net "Sel", 0 0, o0x7fbda9d32788;  alias, 0 drivers
v0x7fbda9f2a730_0 .net "dataIn0", 4 0, o0x7fbda9d327b8;  alias, 0 drivers
v0x7fbda9f2a7d0_0 .net "dataIn1", 4 0, o0x7fbda9d327e8;  alias, 0 drivers
v0x7fbda9f2a860_0 .var "dataOut", 4 0;
E_0x7fbda9f2a620 .event edge, v0x7fbda9f2a7d0_0, v0x7fbda9f2a730_0, v0x7fbda9f2a680_0;
    .scope S_0x7fbda9f28dc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f29340_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fbda9f28dc0;
T_1 ;
    %wait E_0x7fbda9f290c0;
    %load/vec4 v0x7fbda9f29400_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fbda9f29110_0;
    %store/vec4 v0x7fbda9f29340_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbda9f29400_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x7fbda9f291d0_0;
    %store/vec4 v0x7fbda9f29340_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7fbda9f29280_0;
    %store/vec4 v0x7fbda9f29340_0, 0, 32;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fbda9f29560;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f29ac0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x7fbda9f29560;
T_3 ;
    %wait E_0x7fbda9f29810;
    %load/vec4 v0x7fbda9f29b50_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fbda9f29870_0;
    %store/vec4 v0x7fbda9f29ac0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbda9f29b50_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fbda9f29930_0;
    %store/vec4 v0x7fbda9f29ac0_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fbda9f299f0_0;
    %store/vec4 v0x7fbda9f29ac0_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fbda9f29cc0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f2a220_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7fbda9f29cc0;
T_5 ;
    %wait E_0x7fbda9f29090;
    %load/vec4 v0x7fbda9f2a040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fbda9f2a190_0;
    %store/vec4 v0x7fbda9f2a220_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fbda9f2a0f0_0;
    %store/vec4 v0x7fbda9f2a220_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fbdab0059b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f28680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f287b0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x7fbdab0059b0;
T_7 ;
    %wait E_0x7fbdab005be0;
    %load/vec4 v0x7fbda9f285d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %and;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %or;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %add;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %sub;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.8, 8;
T_7.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.8, 8;
 ; End of false expr.
    %blend;
T_7.8;
    %store/vec4 v0x7fbda9f28710_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fbdab0059b0;
T_8 ;
    %wait E_0x7fbdab005ba0;
    %load/vec4 v0x7fbdab005c10_0;
    %load/vec4 v0x7fbda9f28510_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %pad/s 1;
    %store/vec4 v0x7fbda9f287b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fbdab0059b0;
T_9 ;
    %wait E_0x7fbdab005ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f28680_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fbda9f288e0;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0x7fbda9f288e0;
T_11 ;
    %wait E_0x7fbda9f28af0;
    %load/vec4 v0x7fbda9f28b40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7fbda9f28cc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.4;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fbda9f28c00_0, 0, 4;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fbda9f2a2f0;
T_12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbda9f2a860_0, 0, 5;
    %end;
    .thread T_12;
    .scope S_0x7fbda9f2a2f0;
T_13 ;
    %wait E_0x7fbda9f2a620;
    %load/vec4 v0x7fbda9f2a680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fbda9f2a7d0_0;
    %store/vec4 v0x7fbda9f2a860_0, 0, 5;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fbda9f2a730_0;
    %store/vec4 v0x7fbda9f2a860_0, 0, 5;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fbdab005490;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f2b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f2b010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f2ae50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbda9f2aef0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f2b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbda9f2b200_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fbda9f2adb0_0, 0, 5;
    %end;
    .thread T_14;
    .scope S_0x7fbdab005490;
T_15 ;
    %wait E_0x7fbdab005040;
    %load/vec4 v0x7fbda9f2bb00_0;
    %store/vec4 v0x7fbda9f2b160_0, 0, 1;
    %load/vec4 v0x7fbda9f2b7f0_0;
    %store/vec4 v0x7fbda9f2b010_0, 0, 1;
    %load/vec4 v0x7fbda9f2b640_0;
    %store/vec4 v0x7fbda9f2ae50_0, 0, 1;
    %load/vec4 v0x7fbda9f2b760_0;
    %store/vec4 v0x7fbda9f2aef0_0, 0, 1;
    %load/vec4 v0x7fbda9f2abc0_0;
    %store/vec4 v0x7fbda9f2b0b0_0, 0, 32;
    %load/vec4 v0x7fbda9f2b560_0;
    %store/vec4 v0x7fbda9f2b200_0, 0, 32;
    %load/vec4 v0x7fbda9f2ac50_0;
    %store/vec4 v0x7fbda9f2adb0_0, 0, 5;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "EXStage.v";
    "./ALU_32.v";
    "./ALU_Control.v";
    "./Mux_3_1.v";
    "./Mux_2_1.v";
