// Seed: 367130916
module module_0 (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2
);
  wor  id_4;
  wire id_5;
  wire id_6 = 1'b0;
  wire id_7;
  assign id_6 = id_4;
  supply1 id_8;
  wire id_9;
  wire id_10;
  assign id_8 = 1 || 1 && ~id_0;
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input wor id_6
);
  wire id_8, id_9;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_11;
endmodule
