
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000367                       # Number of seconds simulated
sim_ticks                                   367263702                       # Number of ticks simulated
final_tick                               5031394887348                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165276                       # Simulator instruction rate (inst/s)
host_op_rate                                   292141                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               88851717                       # Simulator tick rate (ticks/s)
host_mem_usage                                4489288                       # Number of bytes of host memory used
host_seconds                                     4.13                       # Real time elapsed on the host
sim_insts                                      683153                       # Number of instructions simulated
sim_ops                                       1207543                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::cpu.dtb.walker          128                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.itb.walker          256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.inst               64                       # Number of bytes read from this memory
testsys.physmem.bytes_read::cpu.data              192                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker         2944                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker         1088                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst        74816                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data       191744                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total              271232                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::cpu.inst           64                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst        74816                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total          74880                       # Number of instructions bytes read from this memory
testsys.physmem.num_reads::cpu.dtb.walker            2                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.itb.walker            4                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.inst                 1                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::cpu.data                 3                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker           46                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker           17                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst         1169                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data         2996                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total                 4238                       # Number of read requests responded to by this memory
testsys.physmem.bw_read::cpu.dtb.walker        348523                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.itb.walker        697047                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.inst              174262                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::cpu.data              522785                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker      8016039                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker      2962449                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst    203711937                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data    522088077                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total              738521119                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::cpu.inst         174262                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst    203711937                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total         203886198                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::cpu.dtb.walker       348523                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.itb.walker       697047                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.inst             174262                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::cpu.data             522785                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker      8016039                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker      2962449                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst    203711937                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data    522088077                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total             738521119                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                        0                       # number of replacements
testsys.iocache.tagsinuse                           0                       # Cycle average of tags in use
testsys.iocache.total_refs                          0                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                        0                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                          nan                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
testsys.iocache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                   0                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                           340                       # number of replacements
testsys.l2.tagsinuse                      2204.677464                       # Cycle average of tags in use
testsys.l2.total_refs                              10                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                           340                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          0.029412                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          287.414523                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.dtb.walker        0.106254                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        3.999996                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.inst              0.999999                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.data              1.999976                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    28.012585                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker     2.273010                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst    598.808614                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data   1281.062506                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.070170                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.dtb.walker       0.000026                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000977                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.inst             0.000244                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.data             0.000488                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.006839                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.000555                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.146194                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.312759                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.538251                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::cpu.dtb.walker             3                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker         2478                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker          258                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst          507                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data          586                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total                   3832                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks            1035                       # number of Writeback hits
testsys.l2.Writeback_hits::total                 1035                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data           30                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total                  30                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data           21                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total                   21                       # number of ReadExReq hits
testsys.l2.demand_hits::cpu.dtb.walker              3                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.dtb.walker         2478                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker          258                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst          507                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data          607                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                    3853                       # number of demand (read+write) hits
testsys.l2.overall_hits::cpu.dtb.walker             3                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.dtb.walker         2478                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker          258                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst          507                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data          607                       # number of overall hits
testsys.l2.overall_hits::total                   3853                       # number of overall hits
testsys.l2.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l2.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker           46                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker           17                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst         1173                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data         2334                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total                 3579                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data           29                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total                29                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data          662                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total                663                       # number of ReadExReq misses
testsys.l2.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l2.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.dtb.walker           46                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst         1173                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data         2996                       # number of demand (read+write) misses
testsys.l2.demand_misses::total                  4242                       # number of demand (read+write) misses
testsys.l2.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l2.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l2.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l2.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.dtb.walker           46                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker           17                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst         1173                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data         2996                       # number of overall misses
testsys.l2.overall_misses::total                 4242                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker      4727130                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker      1803001                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst    120941738                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data    240201519                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total      367673388                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data       325838                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total       325838                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data     68608800                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total     68608800                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker      4727130                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker      1803001                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst    120941738                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data    308810319                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total       436282188                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker      4727130                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker      1803001                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst    120941738                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data    308810319                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total      436282188                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::cpu.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker         2524                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker          275                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst         1680                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data         2920                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total               7411                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks         1035                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total             1035                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data           59                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total              59                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data          683                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total              684                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::cpu.dtb.walker            5                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.dtb.walker         2524                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker          275                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst         1680                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data         3603                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total                8095                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::cpu.dtb.walker            5                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker         2524                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker          275                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst         1680                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data         3603                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total               8095                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.018225                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.061818                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.698214                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.799315                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.482931                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.491525                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.491525                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.969253                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.969298                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.018225                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.061818                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.698214                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.831529                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.524027                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::cpu.dtb.walker     0.400000                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.018225                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.061818                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.698214                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.831529                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.524027                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 102763.695652                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 106058.882353                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 103104.635976                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 102914.104113                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 102730.759430                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 11235.793103                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 11235.793103                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 103638.670695                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 103482.352941                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 102763.695652                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 106058.882353                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 103104.635976                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 103074.205274                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 102848.229137                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 102763.695652                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 106058.882353                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 103104.635976                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 103074.205274                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 102848.229137                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks                  39                       # number of writebacks
testsys.l2.writebacks::total                       39                       # number of writebacks
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker           46                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker           17                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst         1173                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data         2334                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total            3570                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data           29                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total           29                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data          662                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total           662                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker           46                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst         1173                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data         2996                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total             4232                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker           46                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker           17                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst         1173                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data         2996                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total            4232                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      4471330                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1709901                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    114469391                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data    227278319                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total    347928941                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data      1394776                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total      1394776                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     64968800                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total     64968800                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker      4471330                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker      1709901                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst    114469391                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data    292247119                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total    412897741                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker      4471330                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker      1709901                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst    114469391                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data    292247119                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total    412897741                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.018225                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.061818                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.698214                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.799315                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.481716                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.491525                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.491525                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.969253                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.967836                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.018225                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.061818                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.698214                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.831529                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.522792                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.018225                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.061818                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.698214                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.831529                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.522792                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 97202.826087                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 100582.411765                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 97586.863598                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 97377.171808                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 97459.087115                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 48095.724138                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 48095.724138                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 98140.181269                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 98140.181269                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 97202.826087                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 100582.411765                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 97586.863598                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 97545.767356                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 97565.628781                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 97202.826087                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 100582.411765                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 97586.863598                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 97545.767356                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 97565.628781                       # average overall mshr miss latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                             0                       # number of replacements
testsys.l3.tagsinuse                      1967.484430                       # Cycle average of tags in use
testsys.l3.total_refs                               0                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                             0                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                               nan                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks            4.490807                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.dtb.walker        0.266891                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        3.999996                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.999999                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              1.999976                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker    31.321170                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker     5.222917                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst    603.324272                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   1315.858401                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.000137                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.dtb.walker       0.000008                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000122                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000031                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000061                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.000956                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.000159                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.018412                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.040157                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.060043                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total                      4                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks              39                       # number of Writeback hits
testsys.l3.Writeback_hits::total                   39                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data           17                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                  17                       # number of UpgradeReq hits
testsys.l3.demand_hits::switch_cpus.inst            4                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                       4                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.inst            4                       # number of overall hits
testsys.l3.overall_hits::total                      4                       # number of overall hits
testsys.l3.ReadReq_misses::cpu.dtb.walker            2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.inst                 1                       # number of ReadReq misses
testsys.l3.ReadReq_misses::cpu.data                 2                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker           46                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker           17                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst         1169                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data         2334                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total                 3575                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data           12                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total                12                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::cpu.data               1                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data          662                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total                663                       # number of ReadExReq misses
testsys.l3.demand_misses::cpu.dtb.walker            2                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.inst                  1                       # number of demand (read+write) misses
testsys.l3.demand_misses::cpu.data                  3                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.dtb.walker           46                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst         1169                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data         2996                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                  4238                       # number of demand (read+write) misses
testsys.l3.overall_misses::cpu.dtb.walker            2                       # number of overall misses
testsys.l3.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.l3.overall_misses::cpu.inst                 1                       # number of overall misses
testsys.l3.overall_misses::cpu.data                 3                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.dtb.walker           46                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker           17                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst         1169                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data         2996                       # number of overall misses
testsys.l3.overall_misses::total                 4238                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker      4317030                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker      1651701                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst    110437879                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data    219378960                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total      335785570                       # number of ReadReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data     62714054                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total     62714054                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker      4317030                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker      1651701                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst    110437879                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data    282093014                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total       398499624                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker      4317030                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker      1651701                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst    110437879                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data    282093014                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total      398499624                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::cpu.dtb.walker            2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.inst               1                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::cpu.data               2                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker           46                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker           17                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst         1173                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data         2334                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total               3579                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks           39                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total               39                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data           29                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total              29                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::cpu.data             1                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data          662                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total              663                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::cpu.dtb.walker            2                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.inst                1                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::cpu.data                3                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.dtb.walker           46                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker           17                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst         1173                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data         2996                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total                4242                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::cpu.dtb.walker            2                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.inst               1                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::cpu.data               3                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker           46                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker           17                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst         1173                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data         2996                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total               4242                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::cpu.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.inst              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::cpu.data              1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.996590                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.998882                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.413793                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.413793                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::cpu.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.inst               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::cpu.data               1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.996590                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data            1                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.999057                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::cpu.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.inst              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::cpu.data              1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.996590                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data            1                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.999057                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 93848.478261                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 97158.882353                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 94472.094953                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 93992.699229                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 93926.033566                       # average ReadReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 94734.220544                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 94591.333333                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 93848.478261                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 97158.882353                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 94472.094953                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 94156.546729                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 94030.114205                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 93848.478261                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 97158.882353                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 94472.094953                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 94156.546729                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 94030.114205                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker           46                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker           17                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst         1169                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data         2334                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total            3566                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data           12                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total           12                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data          662                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total           662                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker           46                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker           17                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst         1169                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data         2996                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total             4228                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker           46                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker           17                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst         1169                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data         2996                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total            4228                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker      3672500                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      1416107                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst     94015339                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data    186543999                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total    285647945                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data       940800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total       940800                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data     53306489                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total     53306489                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker      3672500                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker      1416107                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst     94015339                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data    239850488                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total    338954434                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker      3672500                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker      1416107                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst     94015339                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data    239850488                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total    338954434                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.996590                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.996368                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.413793                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.413793                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.998492                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.996590                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.996700                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.996590                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.996700                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 79836.956522                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 83300.411765                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 80423.728828                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 79924.592545                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 80103.181436                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data        78400                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total        78400                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 80523.397281                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 80523.397281                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 79836.956522                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 83300.411765                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 80423.728828                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 80056.905207                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 80168.976821                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 79836.956522                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 83300.411765                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 80423.728828                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 80056.905207                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 80168.976821                       # average overall mshr miss latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts                   1                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                              30                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                         14                       # Number of instructions committed
testsys.cpu.committedOps                           24                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                   24                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                          24                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                 64                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                30                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            5                       # number of memory refs
testsys.cpu.num_load_insts                          4                       # Number of load instructions
testsys.cpu.num_store_insts                         1                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                        30                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements                  1171                       # number of replacements
testsys.cpu.icache.tagsinuse               366.754360                       # Cycle average of tags in use
testsys.cpu.icache.total_refs                   16760                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs                  1171                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                 14.312553                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::cpu.inst      0.352949                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_blocks::switch_cpus.inst   366.401412                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::cpu.inst     0.000689                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::switch_cpus.inst     0.715628                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        0.716317                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::cpu.inst           19                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst        33764                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total          33783                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::cpu.inst           19                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::switch_cpus.inst        33764                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total           33783                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::cpu.inst           19                       # number of overall hits
testsys.cpu.icache.overall_hits::switch_cpus.inst        33764                       # number of overall hits
testsys.cpu.icache.overall_hits::total          33783                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::cpu.inst            1                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst         2023                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total         2024                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::cpu.inst            1                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::switch_cpus.inst         2023                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total          2024                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::cpu.inst            1                       # number of overall misses
testsys.cpu.icache.overall_misses::switch_cpus.inst         2023                       # number of overall misses
testsys.cpu.icache.overall_misses::total         2024                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    162278453                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total    162278453                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst    162278453                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total    162278453                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst    162278453                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total    162278453                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::cpu.inst           20                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst        35787                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total        35807                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::cpu.inst           20                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::switch_cpus.inst        35787                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total        35807                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::cpu.inst           20                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst        35787                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total        35807                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::cpu.inst     0.050000                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.056529                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.056525                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::cpu.inst     0.050000                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.056529                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.056525                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::cpu.inst     0.050000                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.056529                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.056525                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 80216.734058                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 80177.101285                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 80216.734058                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 80177.101285                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 80216.734058                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 80177.101285                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          343                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total          343                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst          343                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total          343                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst          343                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total          343                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         1680                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total         1680                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst         1680                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total         1680                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst         1680                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total         1680                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    128339330                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total    128339330                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    128339330                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total    128339330                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    128339330                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total    128339330                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.046944                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.046918                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.046944                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.046918                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.046944                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.046918                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76392.458333                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76392.458333                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 76392.458333                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 76392.458333                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 76392.458333                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 76392.458333                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements          268                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse       9.815397                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs           877                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs          268                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        3.272388                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     1.056004                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker     8.759393                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.066000                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.547462                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.613462                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker         1188                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total         1188                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker         1188                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total         1188                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker         1188                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total         1188                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker            4                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker          304                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total          308                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::cpu.itb.walker            4                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker          304                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total          308                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::cpu.itb.walker            4                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker          304                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total          308                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker      5333914                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total      5333914                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker      5333914                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total      5333914                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker      5333914                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total      5333914                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker            4                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker         1492                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total         1496                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker            4                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker         1492                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total         1496                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker            4                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker         1492                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total         1496                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker            1                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.203753                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.205882                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker            1                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.203753                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.205882                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker            1                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.203753                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.205882                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 17545.769737                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 17317.902597                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 17545.769737                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 17317.902597                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 17545.769737                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 17317.902597                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker          304                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total          304                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker          304                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total          304                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker          304                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total          304                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker      4368701                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4368701                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker      4368701                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4368701                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker      4368701                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4368701                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.203753                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.203209                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.203753                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.203209                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.203753                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.203209                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 14370.726974                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14370.726974                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 14370.726974                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 14370.726974                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 14370.726974                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 14370.726974                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements         2547                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      14.196607                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs          1759                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs         2547                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.690616                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle 5031248635000                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker     0.098999                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    14.097608                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker     0.006187                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.881101                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.887288                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker            3                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker         1949                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total         1952                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker            3                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker         1949                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total         1952                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker            3                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker         1949                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total         1952                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker            5                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker         2593                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total         2598                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker            5                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker         2593                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total         2598                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker            5                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker         2593                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total         2598                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker     31055244                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total     31055244                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker     31055244                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total     31055244                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker     31055244                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total     31055244                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker            8                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker         4542                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total         4550                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker            8                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker         4542                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total         4550                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker            8                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker         4542                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total         4550                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.570894                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.570989                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.570894                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.570989                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker     0.625000                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.570894                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.570989                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 11976.569225                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 11953.519630                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 11976.569225                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 11953.519630                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 11976.569225                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 11953.519630                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks           18                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total           18                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker         2593                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         2593                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker         2593                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total         2593                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker         2593                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total         2593                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker     22977939                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     22977939                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker     22977939                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     22977939                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker     22977939                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     22977939                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.570894                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.569890                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.570894                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.569890                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.570894                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.569890                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker  8861.526803                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8861.526803                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker  8861.526803                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8861.526803                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker  8861.526803                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8861.526803                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements                  3093                       # number of replacements
testsys.cpu.dcache.tagsinuse               479.260954                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs                   53240                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs                  3093                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 17.213062                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle          5031078358300                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::cpu.data      0.382496                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_blocks::switch_cpus.data   478.878458                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::cpu.data     0.000747                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.935309                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.936057                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::cpu.data            2                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data        46195                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total          46197                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data        20812                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total         20812                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::cpu.data            2                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::switch_cpus.data        67007                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total           67009                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::cpu.data            2                       # number of overall hits
testsys.cpu.dcache.overall_hits::switch_cpus.data        67007                       # number of overall hits
testsys.cpu.dcache.overall_hits::total          67009                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::cpu.data            2                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data         7104                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total         7106                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::cpu.data            1                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data          742                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total          743                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::cpu.data            3                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::switch_cpus.data         7846                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total          7849                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::cpu.data            3                       # number of overall misses
testsys.cpu.dcache.overall_misses::switch_cpus.data         7846                       # number of overall misses
testsys.cpu.dcache.overall_misses::total         7849                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    671194205                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total    671194205                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     74485876                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total     74485876                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data    745680081                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total    745680081                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data    745680081                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total    745680081                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::cpu.data            4                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data        53299                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total        53303                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::cpu.data            1                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data        21554                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total        21555                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::cpu.data            5                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::switch_cpus.data        74853                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total        74858                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::cpu.data            5                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data        74853                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total        74858                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::cpu.data     0.500000                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.133286                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.133313                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.034425                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.034470                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::cpu.data     0.600000                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.104819                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.104852                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::cpu.data     0.600000                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.104819                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.104852                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 94481.166244                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 94454.574303                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 100385.277628                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 100250.169583                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 95039.520902                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 95003.195439                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 95039.520902                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 95003.195439                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks         1017                       # number of writebacks
testsys.cpu.dcache.writebacks::total             1017                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         4183                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total         4183                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data         4184                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total         4184                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data         4184                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total         4184                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         2921                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total         2921                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          741                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total          741                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data         3662                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total         3662                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data         3662                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total         3662                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    250256233                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total    250256233                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data     71591574                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total     71591574                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    321847807                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total    321847807                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    321847807                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total    321847807                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.054804                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.054800                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.034379                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034377                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.048923                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.048919                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.048923                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.048919                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 85674.848682                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85674.848682                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 96614.809717                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96614.809717                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 87888.532769                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 87888.532769                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 87888.532769                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 87888.532769                       # average overall mshr miss latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles                 1102681                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups           59770                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted        59770                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect         6411                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups        37779                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits           26575                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles       154342                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts                276934                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches              59770                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches        26575                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles                87800                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles          32529                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles              6865                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles        435752                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.PendingTrapStallCycles         1813                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.CacheLines            35787                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes         2918                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes             86                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples       712122                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.711955                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.125938                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0          626748     88.01%     88.01% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1            9198      1.29%     89.30% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2            5540      0.78%     90.08% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3            4011      0.56%     90.64% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4            6158      0.86%     91.51% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5            6143      0.86%     92.37% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6            5971      0.84%     93.21% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7            3309      0.46%     93.67% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8           45044      6.33%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total       712122                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.054204                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.251146                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles          160858                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles       443131                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles            78019                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles         4563                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles         25550                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts        488889                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts            2                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles         25550                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles          170354                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles         351416                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles        61390                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles            73149                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles        30262                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts        467237                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents          349                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents          9224                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents        16982                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents          227                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands       568613                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups      1219901                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups      1219901                       # Number of integer rename lookups
testsys.switch_cpus.rename.CommittedMaps       343319                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps          225149                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts         2088                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts         2073                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts            72709                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads        68239                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores        28274                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads         1838                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores          917                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded            441429                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded         2084                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued           381108                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued         2250                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined       153865                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined       255787                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved          672                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples       712122                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.535172                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.257733                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0       558610     78.44%     78.44% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1        56356      7.91%     86.36% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2        35807      5.03%     91.39% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3        24306      3.41%     94.80% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4        17109      2.40%     97.20% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5        10775      1.51%     98.71% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6         6635      0.93%     99.65% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7         2093      0.29%     99.94% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8          431      0.06%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total       712122                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu            741     32.82%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.82% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead           828     36.67%     69.49% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite          689     30.51%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass         2951      0.77%      0.77% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu       292248     76.68%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.46% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead        59883     15.71%     93.17% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite        26026      6.83%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total        381108                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.345619                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt               2258                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.005925                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads      1480152                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes       597500                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses       367912                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses        380415                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads         4145                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads        23632                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses           96                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores         6720                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads          122                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles         25550                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles         315607                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles         4062                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts       443513                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts         4277                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts        68239                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts        28274                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts         2067                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents          2157                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents           39                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents          128                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect         2147                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect         5552                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts         7699                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts       373147                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts        57681                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts         7961                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs               83129                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches           38644                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores             25448                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.338400                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent                368943                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count               367912                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers           260157                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers           413256                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.333652                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.629530                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts       160861                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls         1412                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts         6658                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples       686728                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.411399                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.345616                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0       592119     86.22%     86.22% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1        37033      5.39%     91.62% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2        14118      2.06%     93.67% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3        16223      2.36%     96.03% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4         7260      1.06%     97.09% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5         3821      0.56%     97.65% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6         3280      0.48%     98.13% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7         2236      0.33%     98.45% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8        10638      1.55%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total       686728                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts       158456                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps        282519                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs                 66146                       # Number of memory references committed
testsys.switch_cpus.commit.loads                44592                       # Number of loads committed
testsys.switch_cpus.commit.membars                  0                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches             31623                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts           282159                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events        10638                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads             1118573                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes             912564                       # The number of ROB writes
testsys.switch_cpus.timesIdled                   2311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles                 390559                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.committedInsts             158456                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps               282519                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total       158456                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      6.958910                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                6.958910                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.143701                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.143701                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads          742672                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes         433443                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_writes              48                       # number of floating regfile writes
testsys.switch_cpus.misc_regfile_reads         170996                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes          1925                       # number of misc regfile writes
drivesys.physmem.bytes_read::cpu.dtb.walker        12104                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker         7736                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst         5618824                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data          905854                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total            6544518                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst      5618824                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total       5618824                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::cpu.data       776468                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total          776468                       # Number of bytes written to this memory
drivesys.physmem.num_reads::cpu.dtb.walker         1513                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker          967                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst           702353                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data           133868                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total              838701                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::cpu.data          102746                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total             102746                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::cpu.dtb.walker     32957246                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker     21063884                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst        15299154176                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data         2466494769                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total           17819670075                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst   15299154176                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total      15299154176                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data        2114197498                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total           2114197498                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker     32957246                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker     21063884                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst       15299154176                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data        4580692268                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total          19933867573                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts                  1                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                        1102903                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                    524683                       # Number of instructions committed
drivesys.cpu.committedOps                      925000                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses              923149                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses                    0                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts        78416                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                     923149                       # number of integer instructions
drivesys.cpu.num_fp_insts                           0                       # number of float instructions
drivesys.cpu.num_int_register_reads           2439219                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes          1061000                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads                  0                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes                 0                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                      236683                       # number of memory refs
drivesys.cpu.num_load_insts                    133940                       # Number of load instructions
drivesys.cpu.num_store_insts                   102743                       # Number of store instructions
drivesys.cpu.num_idle_cycles                        0                       # Number of idle cycles
drivesys.cpu.num_busy_cycles                  1102903                       # Number of busy cycles
drivesys.cpu.not_idle_fraction                      1                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                          0                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.078111                       # Number of seconds simulated
sim_ticks                                1078110705771                       # Number of ticks simulated
final_tick                               6109877106900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71569                       # Simulator instruction rate (inst/s)
host_op_rate                                   133656                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               90276286                       # Simulator tick rate (ticks/s)
host_mem_usage                                4661176                       # Number of bytes of host memory used
host_seconds                                 11942.35                       # Real time elapsed on the host
sim_insts                                   854697893                       # Number of instructions simulated
sim_ops                                    1596163430                       # Number of ops (including micro ops) simulated
testsys.physmem.bytes_read::pc.south_bridge.ide        49472                       # Number of bytes read from this memory
testsys.physmem.bytes_read::ethernet          3536256                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.dtb.walker       158592                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.itb.walker        49088                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.inst       956416                       # Number of bytes read from this memory
testsys.physmem.bytes_read::switch_cpus.data     11409920                       # Number of bytes read from this memory
testsys.physmem.bytes_read::total            16159744                       # Number of bytes read from this memory
testsys.physmem.bytes_inst_read::switch_cpus.inst       956416                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_inst_read::total         956416                       # Number of instructions bytes read from this memory
testsys.physmem.bytes_written::writebacks     12102208                       # Number of bytes written to this memory
testsys.physmem.bytes_written::total         12102208                       # Number of bytes written to this memory
testsys.physmem.num_reads::pc.south_bridge.ide          773                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::ethernet             55254                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.dtb.walker         2478                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.itb.walker          767                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.inst        14944                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::switch_cpus.data       178280                       # Number of read requests responded to by this memory
testsys.physmem.num_reads::total               252496                       # Number of read requests responded to by this memory
testsys.physmem.num_writes::writebacks         189097                       # Number of write requests responded to by this memory
testsys.physmem.num_writes::total              189097                       # Number of write requests responded to by this memory
testsys.physmem.bw_read::pc.south_bridge.ide        45888                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::ethernet             3280049                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.dtb.walker       147102                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.itb.walker        45532                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.inst       887122                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::switch_cpus.data     10583255                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_read::total               14988947                       # Total read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::switch_cpus.inst       887122                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_inst_read::total            887122                       # Instruction read bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::writebacks         11225385                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_write::total              11225385                       # Write bandwidth from this memory (bytes/s)
testsys.physmem.bw_total::writebacks         11225385                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::pc.south_bridge.ide        45888                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::ethernet            3280049                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.dtb.walker       147102                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.itb.walker        45532                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.inst       887122                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::switch_cpus.data     10583255                       # Total bandwidth to/from this memory (bytes/s)
testsys.physmem.bw_total::total              26214332                       # Total bandwidth to/from this memory (bytes/s)
testsys.iocache.replacements                   105594                       # number of replacements
testsys.iocache.tagsinuse                   15.472703                       # Cycle average of tags in use
testsys.iocache.total_refs                      55072                       # Total number of references to valid blocks.
testsys.iocache.sampled_refs                   105608                       # Sample count of references to valid blocks.
testsys.iocache.avg_refs                     0.521476                       # Average number of references to valid blocks.
testsys.iocache.warmup_cycle             5032521255000                       # Cycle when the warmup percentage was hit.
testsys.iocache.occ_blocks::pc.south_bridge.ide     0.118363                       # Average occupied blocks per requestor
testsys.iocache.occ_blocks::ethernet        15.354340                       # Average occupied blocks per requestor
testsys.iocache.occ_percent::pc.south_bridge.ide     0.007398                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::ethernet        0.959646                       # Average percentage of cache occupancy
testsys.iocache.occ_percent::total           0.967044                       # Average percentage of cache occupancy
testsys.iocache.ReadReq_hits::ethernet          18657                       # number of ReadReq hits
testsys.iocache.ReadReq_hits::total             18657                       # number of ReadReq hits
testsys.iocache.WriteReq_hits::ethernet          8062                       # number of WriteReq hits
testsys.iocache.WriteReq_hits::total             8062                       # number of WriteReq hits
testsys.iocache.demand_hits::ethernet           26719                       # number of demand (read+write) hits
testsys.iocache.demand_hits::total              26719                       # number of demand (read+write) hits
testsys.iocache.overall_hits::ethernet          26719                       # number of overall hits
testsys.iocache.overall_hits::total             26719                       # number of overall hits
testsys.iocache.ReadReq_misses::pc.south_bridge.ide           27                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::ethernet       103877                       # number of ReadReq misses
testsys.iocache.ReadReq_misses::total          103904                       # number of ReadReq misses
testsys.iocache.WriteReq_misses::pc.south_bridge.ide         1728                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::ethernet        99479                       # number of WriteReq misses
testsys.iocache.WriteReq_misses::total         101207                       # number of WriteReq misses
testsys.iocache.demand_misses::pc.south_bridge.ide         1755                       # number of demand (read+write) misses
testsys.iocache.demand_misses::ethernet        203356                       # number of demand (read+write) misses
testsys.iocache.demand_misses::total           205111                       # number of demand (read+write) misses
testsys.iocache.overall_misses::pc.south_bridge.ide         1755                       # number of overall misses
testsys.iocache.overall_misses::ethernet       203356                       # number of overall misses
testsys.iocache.overall_misses::total          205111                       # number of overall misses
testsys.iocache.ReadReq_miss_latency::pc.south_bridge.ide      1092000                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::ethernet   4609232235                       # number of ReadReq miss cycles
testsys.iocache.ReadReq_miss_latency::total   4610324235                       # number of ReadReq miss cycles
testsys.iocache.WriteReq_miss_latency::pc.south_bridge.ide    175755784                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::ethernet   6711230000                       # number of WriteReq miss cycles
testsys.iocache.WriteReq_miss_latency::total   6886985784                       # number of WriteReq miss cycles
testsys.iocache.demand_miss_latency::pc.south_bridge.ide    176847784                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::ethernet  11320462235                       # number of demand (read+write) miss cycles
testsys.iocache.demand_miss_latency::total  11497310019                       # number of demand (read+write) miss cycles
testsys.iocache.overall_miss_latency::pc.south_bridge.ide    176847784                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::ethernet  11320462235                       # number of overall miss cycles
testsys.iocache.overall_miss_latency::total  11497310019                       # number of overall miss cycles
testsys.iocache.ReadReq_accesses::pc.south_bridge.ide           27                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::ethernet       122534                       # number of ReadReq accesses(hits+misses)
testsys.iocache.ReadReq_accesses::total        122561                       # number of ReadReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::pc.south_bridge.ide         1728                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::ethernet       107541                       # number of WriteReq accesses(hits+misses)
testsys.iocache.WriteReq_accesses::total       109269                       # number of WriteReq accesses(hits+misses)
testsys.iocache.demand_accesses::pc.south_bridge.ide         1755                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::ethernet       230075                       # number of demand (read+write) accesses
testsys.iocache.demand_accesses::total         231830                       # number of demand (read+write) accesses
testsys.iocache.overall_accesses::pc.south_bridge.ide         1755                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::ethernet       230075                       # number of overall (read+write) accesses
testsys.iocache.overall_accesses::total        231830                       # number of overall (read+write) accesses
testsys.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::ethernet     0.847740                       # miss rate for ReadReq accesses
testsys.iocache.ReadReq_miss_rate::total     0.847774                       # miss rate for ReadReq accesses
testsys.iocache.WriteReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::ethernet     0.925033                       # miss rate for WriteReq accesses
testsys.iocache.WriteReq_miss_rate::total     0.926219                       # miss rate for WriteReq accesses
testsys.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::ethernet     0.883868                       # miss rate for demand accesses
testsys.iocache.demand_miss_rate::total      0.884747                       # miss rate for demand accesses
testsys.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::ethernet     0.883868                       # miss rate for overall accesses
testsys.iocache.overall_miss_rate::total     0.884747                       # miss rate for overall accesses
testsys.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 40444.444444                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::ethernet 44372.019167                       # average ReadReq miss latency
testsys.iocache.ReadReq_avg_miss_latency::total 44370.998566                       # average ReadReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 101710.523148                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::ethernet 67463.786327                       # average WriteReq miss latency
testsys.iocache.WriteReq_avg_miss_latency::total 68048.512297                       # average WriteReq miss latency
testsys.iocache.demand_avg_miss_latency::pc.south_bridge.ide 100767.968091                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::ethernet 55668.198799                       # average overall miss latency
testsys.iocache.demand_avg_miss_latency::total 56054.087879                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::pc.south_bridge.ide 100767.968091                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::ethernet 55668.198799                       # average overall miss latency
testsys.iocache.overall_avg_miss_latency::total 56054.087879                       # average overall miss latency
testsys.iocache.blocked_cycles::no_mshrs       823400                       # number of cycles access was blocked
testsys.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.iocache.blocked::no_mshrs                  77                       # number of cycles access was blocked
testsys.iocache.blocked::no_targets                 0                       # number of cycles access was blocked
testsys.iocache.avg_blocked_cycles::no_mshrs 10693.506494                       # average number of cycles each access was blocked
testsys.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.iocache.fast_writes                         0                       # number of fast writes performed
testsys.iocache.cache_copies                        0                       # number of cache copies performed
testsys.iocache.writebacks::writebacks          56789                       # number of writebacks
testsys.iocache.writebacks::total               56789                       # number of writebacks
testsys.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           27                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::ethernet       103877                       # number of ReadReq MSHR misses
testsys.iocache.ReadReq_mshr_misses::total       103904                       # number of ReadReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::pc.south_bridge.ide         1728                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::ethernet        99479                       # number of WriteReq MSHR misses
testsys.iocache.WriteReq_mshr_misses::total       101207                       # number of WriteReq MSHR misses
testsys.iocache.demand_mshr_misses::pc.south_bridge.ide         1755                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::ethernet       203356                       # number of demand (read+write) MSHR misses
testsys.iocache.demand_mshr_misses::total       205111                       # number of demand (read+write) MSHR misses
testsys.iocache.overall_mshr_misses::pc.south_bridge.ide         1755                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::ethernet       203356                       # number of overall MSHR misses
testsys.iocache.overall_mshr_misses::total       205111                       # number of overall MSHR misses
testsys.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide       752600                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::ethernet   3324914203                       # number of ReadReq MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_latency::total   3325666803                       # number of ReadReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide    154950392                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::ethernet   5481870500                       # number of WriteReq MSHR miss cycles
testsys.iocache.WriteReq_mshr_miss_latency::total   5636820892                       # number of WriteReq MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::pc.south_bridge.ide    155702992                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::ethernet   8806784703                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.demand_mshr_miss_latency::total   8962487695                       # number of demand (read+write) MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::pc.south_bridge.ide    155702992                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::ethernet   8806784703                       # number of overall MSHR miss cycles
testsys.iocache.overall_mshr_miss_latency::total   8962487695                       # number of overall MSHR miss cycles
testsys.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::ethernet     0.847740                       # mshr miss rate for ReadReq accesses
testsys.iocache.ReadReq_mshr_miss_rate::total     0.847774                       # mshr miss rate for ReadReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::ethernet     0.925033                       # mshr miss rate for WriteReq accesses
testsys.iocache.WriteReq_mshr_miss_rate::total     0.926219                       # mshr miss rate for WriteReq accesses
testsys.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::ethernet     0.883868                       # mshr miss rate for demand accesses
testsys.iocache.demand_mshr_miss_rate::total     0.884747                       # mshr miss rate for demand accesses
testsys.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::ethernet     0.883868                       # mshr miss rate for overall accesses
testsys.iocache.overall_mshr_miss_rate::total     0.884747                       # mshr miss rate for overall accesses
testsys.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 27874.074074                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::ethernet 32008.184709                       # average ReadReq mshr miss latency
testsys.iocache.ReadReq_avg_mshr_miss_latency::total 32007.110438                       # average ReadReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 89670.365741                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::ethernet 55105.806251                       # average WriteReq mshr miss latency
testsys.iocache.WriteReq_avg_mshr_miss_latency::total 55695.958699                       # average WriteReq mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 88719.653561                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::ethernet 43307.228225                       # average overall mshr miss latency
testsys.iocache.demand_avg_mshr_miss_latency::total 43695.792498                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 88719.653561                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::ethernet 43307.228225                       # average overall mshr miss latency
testsys.iocache.overall_avg_mshr_miss_latency::total 43695.792498                       # average overall mshr miss latency
testsys.iocache.no_allocate_misses                  0                       # Number of misses that were no-allocate
testsys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks0.dma_write_full_pages           27                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_bytes       110592                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks0.dma_write_txs           27                       # Number of DMA write transactions.
testsys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
testsys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
testsys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
testsys.l2.replacements                      27872056                       # number of replacements
testsys.l2.tagsinuse                      4063.183920                       # Cycle average of tags in use
testsys.l2.total_refs                        53696397                       # Total number of references to valid blocks.
testsys.l2.sampled_refs                      27876121                       # Sample count of references to valid blocks.
testsys.l2.avg_refs                          1.926251                       # Average number of references to valid blocks.
testsys.l2.warmup_cycle                  5036173215886                       # Cycle when the warmup percentage was hit.
testsys.l2.occ_blocks::writebacks          481.772350                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::cpu.itb.walker        0.003551                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.dtb.walker    63.594880                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.itb.walker    44.100229                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.inst   2765.071156                       # Average occupied blocks per requestor
testsys.l2.occ_blocks::switch_cpus.data    708.641755                       # Average occupied blocks per requestor
testsys.l2.occ_percent::writebacks           0.117620                       # Average percentage of cache occupancy
testsys.l2.occ_percent::cpu.itb.walker       0.000001                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.dtb.walker     0.015526                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.itb.walker     0.010767                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.inst     0.675066                       # Average percentage of cache occupancy
testsys.l2.occ_percent::switch_cpus.data     0.173008                       # Average percentage of cache occupancy
testsys.l2.occ_percent::total                0.991988                       # Average percentage of cache occupancy
testsys.l2.ReadReq_hits::switch_cpus.dtb.walker     17579743                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.itb.walker      4435495                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.inst     20822462                       # number of ReadReq hits
testsys.l2.ReadReq_hits::switch_cpus.data      5738319                       # number of ReadReq hits
testsys.l2.ReadReq_hits::total               48576019                       # number of ReadReq hits
testsys.l2.Writeback_hits::writebacks         7023197                       # number of Writeback hits
testsys.l2.Writeback_hits::total              7023197                       # number of Writeback hits
testsys.l2.UpgradeReq_hits::switch_cpus.data      1022285                       # number of UpgradeReq hits
testsys.l2.UpgradeReq_hits::total             1022285                       # number of UpgradeReq hits
testsys.l2.ReadExReq_hits::switch_cpus.data      1212430                       # number of ReadExReq hits
testsys.l2.ReadExReq_hits::total              1212430                       # number of ReadExReq hits
testsys.l2.demand_hits::switch_cpus.dtb.walker     17579743                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.itb.walker      4435495                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.inst     20822462                       # number of demand (read+write) hits
testsys.l2.demand_hits::switch_cpus.data      6950749                       # number of demand (read+write) hits
testsys.l2.demand_hits::total                49788449                       # number of demand (read+write) hits
testsys.l2.overall_hits::switch_cpus.dtb.walker     17579743                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.itb.walker      4435495                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.inst     20822462                       # number of overall hits
testsys.l2.overall_hits::switch_cpus.data      6950749                       # number of overall hits
testsys.l2.overall_hits::total               49788449                       # number of overall hits
testsys.l2.ReadReq_misses::switch_cpus.dtb.walker       291221                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.itb.walker       154630                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.inst     19333620                       # number of ReadReq misses
testsys.l2.ReadReq_misses::switch_cpus.data      6196392                       # number of ReadReq misses
testsys.l2.ReadReq_misses::total             25975863                       # number of ReadReq misses
testsys.l2.UpgradeReq_misses::switch_cpus.data        49887                       # number of UpgradeReq misses
testsys.l2.UpgradeReq_misses::total             49887                       # number of UpgradeReq misses
testsys.l2.ReadExReq_misses::switch_cpus.data      1839044                       # number of ReadExReq misses
testsys.l2.ReadExReq_misses::total            1839044                       # number of ReadExReq misses
testsys.l2.demand_misses::switch_cpus.dtb.walker       291221                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.itb.walker       154630                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.inst     19333620                       # number of demand (read+write) misses
testsys.l2.demand_misses::switch_cpus.data      8035436                       # number of demand (read+write) misses
testsys.l2.demand_misses::total              27814907                       # number of demand (read+write) misses
testsys.l2.overall_misses::switch_cpus.dtb.walker       291221                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.itb.walker       154630                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.inst     19333620                       # number of overall misses
testsys.l2.overall_misses::switch_cpus.data      8035436                       # number of overall misses
testsys.l2.overall_misses::total             27814907                       # number of overall misses
testsys.l2.ReadReq_miss_latency::switch_cpus.dtb.walker   6656352468                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.itb.walker   3342933779                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.inst 428798627238                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::switch_cpus.data 156293380372                       # number of ReadReq miss cycles
testsys.l2.ReadReq_miss_latency::total   595091293857                       # number of ReadReq miss cycles
testsys.l2.UpgradeReq_miss_latency::switch_cpus.data   2213762850                       # number of UpgradeReq miss cycles
testsys.l2.UpgradeReq_miss_latency::total   2213762850                       # number of UpgradeReq miss cycles
testsys.l2.ReadExReq_miss_latency::switch_cpus.data  55071861295                       # number of ReadExReq miss cycles
testsys.l2.ReadExReq_miss_latency::total  55071861295                       # number of ReadExReq miss cycles
testsys.l2.demand_miss_latency::switch_cpus.dtb.walker   6656352468                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.itb.walker   3342933779                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.inst 428798627238                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::switch_cpus.data 211365241667                       # number of demand (read+write) miss cycles
testsys.l2.demand_miss_latency::total    650163155152                       # number of demand (read+write) miss cycles
testsys.l2.overall_miss_latency::switch_cpus.dtb.walker   6656352468                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.itb.walker   3342933779                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.inst 428798627238                       # number of overall miss cycles
testsys.l2.overall_miss_latency::switch_cpus.data 211365241667                       # number of overall miss cycles
testsys.l2.overall_miss_latency::total   650163155152                       # number of overall miss cycles
testsys.l2.ReadReq_accesses::switch_cpus.dtb.walker     17870964                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.itb.walker      4590125                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.inst     40156082                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::switch_cpus.data     11934711                       # number of ReadReq accesses(hits+misses)
testsys.l2.ReadReq_accesses::total           74551882                       # number of ReadReq accesses(hits+misses)
testsys.l2.Writeback_accesses::writebacks      7023197                       # number of Writeback accesses(hits+misses)
testsys.l2.Writeback_accesses::total          7023197                       # number of Writeback accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::switch_cpus.data      1072172                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.UpgradeReq_accesses::total         1072172                       # number of UpgradeReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::switch_cpus.data      3051474                       # number of ReadExReq accesses(hits+misses)
testsys.l2.ReadExReq_accesses::total          3051474                       # number of ReadExReq accesses(hits+misses)
testsys.l2.demand_accesses::switch_cpus.dtb.walker     17870964                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.itb.walker      4590125                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.inst     40156082                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::switch_cpus.data     14986185                       # number of demand (read+write) accesses
testsys.l2.demand_accesses::total            77603356                       # number of demand (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.dtb.walker     17870964                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.itb.walker      4590125                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.inst     40156082                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::switch_cpus.data     14986185                       # number of overall (read+write) accesses
testsys.l2.overall_accesses::total           77603356                       # number of overall (read+write) accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.dtb.walker     0.016296                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.itb.walker     0.033688                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.inst     0.481462                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::switch_cpus.data     0.519191                       # miss rate for ReadReq accesses
testsys.l2.ReadReq_miss_rate::total          0.348427                       # miss rate for ReadReq accesses
testsys.l2.UpgradeReq_miss_rate::switch_cpus.data     0.046529                       # miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_miss_rate::total       0.046529                       # miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_miss_rate::switch_cpus.data     0.602674                       # miss rate for ReadExReq accesses
testsys.l2.ReadExReq_miss_rate::total        0.602674                       # miss rate for ReadExReq accesses
testsys.l2.demand_miss_rate::switch_cpus.dtb.walker     0.016296                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.itb.walker     0.033688                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.inst     0.481462                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::switch_cpus.data     0.536190                       # miss rate for demand accesses
testsys.l2.demand_miss_rate::total           0.358424                       # miss rate for demand accesses
testsys.l2.overall_miss_rate::switch_cpus.dtb.walker     0.016296                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.itb.walker     0.033688                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.inst     0.481462                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::switch_cpus.data     0.536190                       # miss rate for overall accesses
testsys.l2.overall_miss_rate::total          0.358424                       # miss rate for overall accesses
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 22856.704935                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.itb.walker 21618.921160                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.inst 22178.910480                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::switch_cpus.data 25223.288064                       # average ReadReq miss latency
testsys.l2.ReadReq_avg_miss_latency::total 22909.394535                       # average ReadReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::switch_cpus.data 44375.545733                       # average UpgradeReq miss latency
testsys.l2.UpgradeReq_avg_miss_latency::total 44375.545733                       # average UpgradeReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::switch_cpus.data 29945.918257                       # average ReadExReq miss latency
testsys.l2.ReadExReq_avg_miss_latency::total 29945.918257                       # average ReadExReq miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.dtb.walker 22856.704935                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.itb.walker 21618.921160                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.inst 22178.910480                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::switch_cpus.data 26304.141016                       # average overall miss latency
testsys.l2.demand_avg_miss_latency::total 23374.629840                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.dtb.walker 22856.704935                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.itb.walker 21618.921160                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.inst 22178.910480                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::switch_cpus.data 26304.141016                       # average overall miss latency
testsys.l2.overall_avg_miss_latency::total 23374.629840                       # average overall miss latency
testsys.l2.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l2.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l2.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l2.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l2.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l2.fast_writes                              0                       # number of fast writes performed
testsys.l2.cache_copies                             0                       # number of cache copies performed
testsys.l2.writebacks::writebacks             3791686                       # number of writebacks
testsys.l2.writebacks::total                  3791686                       # number of writebacks
testsys.l2.ReadReq_mshr_hits::switch_cpus.dtb.walker           62                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.itb.walker           56                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::switch_cpus.data            1                       # number of ReadReq MSHR hits
testsys.l2.ReadReq_mshr_hits::total               119                       # number of ReadReq MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.dtb.walker           62                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.itb.walker           56                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
testsys.l2.demand_mshr_hits::total                119                       # number of demand (read+write) MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.dtb.walker           62                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.itb.walker           56                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
testsys.l2.overall_mshr_hits::total               119                       # number of overall MSHR hits
testsys.l2.ReadReq_mshr_misses::switch_cpus.dtb.walker       291159                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.itb.walker       154574                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.inst     19333620                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::switch_cpus.data      6196391                       # number of ReadReq MSHR misses
testsys.l2.ReadReq_mshr_misses::total        25975744                       # number of ReadReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::switch_cpus.data        49887                       # number of UpgradeReq MSHR misses
testsys.l2.UpgradeReq_mshr_misses::total        49887                       # number of UpgradeReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::switch_cpus.data      1839044                       # number of ReadExReq MSHR misses
testsys.l2.ReadExReq_mshr_misses::total       1839044                       # number of ReadExReq MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.dtb.walker       291159                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.itb.walker       154574                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.inst     19333620                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::switch_cpus.data      8035435                       # number of demand (read+write) MSHR misses
testsys.l2.demand_mshr_misses::total         27814788                       # number of demand (read+write) MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.dtb.walker       291159                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.itb.walker       154574                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.inst     19333620                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::switch_cpus.data      8035435                       # number of overall MSHR misses
testsys.l2.overall_mshr_misses::total        27814788                       # number of overall MSHR misses
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker   5087555888                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.itb.walker   2498946534                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.inst 319226401561                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::switch_cpus.data 122221185380                       # number of ReadReq MSHR miss cycles
testsys.l2.ReadReq_mshr_miss_latency::total 449034089363                       # number of ReadReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data   2719237417                       # number of UpgradeReq MSHR miss cycles
testsys.l2.UpgradeReq_mshr_miss_latency::total   2719237417                       # number of UpgradeReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  44735925002                       # number of ReadExReq MSHR miss cycles
testsys.l2.ReadExReq_mshr_miss_latency::total  44735925002                       # number of ReadExReq MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.dtb.walker   5087555888                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.itb.walker   2498946534                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.inst 319226401561                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::switch_cpus.data 166957110382                       # number of demand (read+write) MSHR miss cycles
testsys.l2.demand_mshr_miss_latency::total 493770014365                       # number of demand (read+write) MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.dtb.walker   5087555888                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.itb.walker   2498946534                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.inst 319226401561                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::switch_cpus.data 166957110382                       # number of overall MSHR miss cycles
testsys.l2.overall_mshr_miss_latency::total 493770014365                       # number of overall MSHR miss cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data  10112595528                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_uncacheable_latency::total  10112595528                       # number of ReadReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data  15190636086                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.WriteReq_mshr_uncacheable_latency::total  15190636086                       # number of WriteReq MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::switch_cpus.data  25303231614                       # number of overall MSHR uncacheable cycles
testsys.l2.overall_mshr_uncacheable_latency::total  25303231614                       # number of overall MSHR uncacheable cycles
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.016292                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.033675                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.481462                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.519191                       # mshr miss rate for ReadReq accesses
testsys.l2.ReadReq_mshr_miss_rate::total     0.348425                       # mshr miss rate for ReadReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.046529                       # mshr miss rate for UpgradeReq accesses
testsys.l2.UpgradeReq_mshr_miss_rate::total     0.046529                       # mshr miss rate for UpgradeReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.602674                       # mshr miss rate for ReadExReq accesses
testsys.l2.ReadExReq_mshr_miss_rate::total     0.602674                       # mshr miss rate for ReadExReq accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.016292                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.itb.walker     0.033675                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.inst     0.481462                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::switch_cpus.data     0.536189                       # mshr miss rate for demand accesses
testsys.l2.demand_mshr_miss_rate::total      0.358422                       # mshr miss rate for demand accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.016292                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.itb.walker     0.033675                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.inst     0.481462                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::switch_cpus.data     0.536189                       # mshr miss rate for overall accesses
testsys.l2.overall_mshr_miss_rate::total     0.358422                       # mshr miss rate for overall accesses
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 17473.462569                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 16166.667965                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 16511.465600                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 19724.576028                       # average ReadReq mshr miss latency
testsys.l2.ReadReq_avg_mshr_miss_latency::total 17286.669031                       # average ReadReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 54507.936276                       # average UpgradeReq mshr miss latency
testsys.l2.UpgradeReq_avg_mshr_miss_latency::total 54507.936276                       # average UpgradeReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 24325.641476                       # average ReadExReq mshr miss latency
testsys.l2.ReadExReq_avg_mshr_miss_latency::total 24325.641476                       # average ReadExReq mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 17473.462569                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 16166.667965                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 16511.465600                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::switch_cpus.data 20777.606985                       # average overall mshr miss latency
testsys.l2.demand_avg_mshr_miss_latency::total 17752.068229                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 17473.462569                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 16166.667965                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 16511.465600                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::switch_cpus.data 20777.606985                       # average overall mshr miss latency
testsys.l2.overall_avg_mshr_miss_latency::total 17752.068229                       # average overall mshr miss latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l2.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.l3.replacements                        196025                       # number of replacements
testsys.l3.tagsinuse                     32358.344351                       # Cycle average of tags in use
testsys.l3.total_refs                        29433625                       # Total number of references to valid blocks.
testsys.l3.sampled_refs                        228526                       # Sample count of references to valid blocks.
testsys.l3.avg_refs                        128.797708                       # Average number of references to valid blocks.
testsys.l3.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
testsys.l3.occ_blocks::writebacks        18414.463831                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.itb.walker        0.064861                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.inst              0.002061                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::cpu.data              0.006089                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.dtb.walker   411.424072                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.itb.walker   148.081132                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.inst   5419.561613                       # Average occupied blocks per requestor
testsys.l3.occ_blocks::switch_cpus.data   7964.740693                       # Average occupied blocks per requestor
testsys.l3.occ_percent::writebacks           0.561965                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.itb.walker       0.000002                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.inst             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::cpu.data             0.000000                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.dtb.walker     0.012556                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.itb.walker     0.004519                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.inst     0.165392                       # Average percentage of cache occupancy
testsys.l3.occ_percent::switch_cpus.data     0.243065                       # Average percentage of cache occupancy
testsys.l3.occ_percent::total                0.987498                       # Average percentage of cache occupancy
testsys.l3.ReadReq_hits::switch_cpus.dtb.walker       288681                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.itb.walker       153807                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.inst     19318668                       # number of ReadReq hits
testsys.l3.ReadReq_hits::switch_cpus.data      6041662                       # number of ReadReq hits
testsys.l3.ReadReq_hits::total               25802818                       # number of ReadReq hits
testsys.l3.Writeback_hits::writebacks         3791686                       # number of Writeback hits
testsys.l3.Writeback_hits::total              3791686                       # number of Writeback hits
testsys.l3.UpgradeReq_hits::switch_cpus.data          717                       # number of UpgradeReq hits
testsys.l3.UpgradeReq_hits::total                 717                       # number of UpgradeReq hits
testsys.l3.ReadExReq_hits::switch_cpus.data      1652747                       # number of ReadExReq hits
testsys.l3.ReadExReq_hits::total              1652747                       # number of ReadExReq hits
testsys.l3.demand_hits::switch_cpus.dtb.walker       288681                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.itb.walker       153807                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.inst     19318668                       # number of demand (read+write) hits
testsys.l3.demand_hits::switch_cpus.data      7694409                       # number of demand (read+write) hits
testsys.l3.demand_hits::total                27455565                       # number of demand (read+write) hits
testsys.l3.overall_hits::switch_cpus.dtb.walker       288681                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.itb.walker       153807                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.inst     19318668                       # number of overall hits
testsys.l3.overall_hits::switch_cpus.data      7694409                       # number of overall hits
testsys.l3.overall_hits::total               27455565                       # number of overall hits
testsys.l3.ReadReq_misses::switch_cpus.dtb.walker         2478                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.itb.walker          767                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.inst        14952                       # number of ReadReq misses
testsys.l3.ReadReq_misses::switch_cpus.data       154729                       # number of ReadReq misses
testsys.l3.ReadReq_misses::total               172926                       # number of ReadReq misses
testsys.l3.UpgradeReq_misses::switch_cpus.data        76370                       # number of UpgradeReq misses
testsys.l3.UpgradeReq_misses::total             76370                       # number of UpgradeReq misses
testsys.l3.ReadExReq_misses::switch_cpus.data       159097                       # number of ReadExReq misses
testsys.l3.ReadExReq_misses::total             159097                       # number of ReadExReq misses
testsys.l3.demand_misses::switch_cpus.dtb.walker         2478                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.itb.walker          767                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.inst        14952                       # number of demand (read+write) misses
testsys.l3.demand_misses::switch_cpus.data       313826                       # number of demand (read+write) misses
testsys.l3.demand_misses::total                332023                       # number of demand (read+write) misses
testsys.l3.overall_misses::switch_cpus.dtb.walker         2478                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.itb.walker          767                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.inst        14952                       # number of overall misses
testsys.l3.overall_misses::switch_cpus.data       313826                       # number of overall misses
testsys.l3.overall_misses::total               332023                       # number of overall misses
testsys.l3.ReadReq_miss_latency::switch_cpus.dtb.walker    229887853                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.itb.walker     71309885                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.inst   1399226111                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::switch_cpus.data   9272012786                       # number of ReadReq miss cycles
testsys.l3.ReadReq_miss_latency::total    10972436635                       # number of ReadReq miss cycles
testsys.l3.UpgradeReq_miss_latency::switch_cpus.data   1892340152                       # number of UpgradeReq miss cycles
testsys.l3.UpgradeReq_miss_latency::total   1892340152                       # number of UpgradeReq miss cycles
testsys.l3.ReadExReq_miss_latency::switch_cpus.data  14318600694                       # number of ReadExReq miss cycles
testsys.l3.ReadExReq_miss_latency::total  14318600694                       # number of ReadExReq miss cycles
testsys.l3.demand_miss_latency::switch_cpus.dtb.walker    229887853                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.itb.walker     71309885                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.inst   1399226111                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::switch_cpus.data  23590613480                       # number of demand (read+write) miss cycles
testsys.l3.demand_miss_latency::total     25291037329                       # number of demand (read+write) miss cycles
testsys.l3.overall_miss_latency::switch_cpus.dtb.walker    229887853                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.itb.walker     71309885                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.inst   1399226111                       # number of overall miss cycles
testsys.l3.overall_miss_latency::switch_cpus.data  23590613480                       # number of overall miss cycles
testsys.l3.overall_miss_latency::total    25291037329                       # number of overall miss cycles
testsys.l3.ReadReq_accesses::switch_cpus.dtb.walker       291159                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.itb.walker       154574                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.inst     19333620                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::switch_cpus.data      6196391                       # number of ReadReq accesses(hits+misses)
testsys.l3.ReadReq_accesses::total           25975744                       # number of ReadReq accesses(hits+misses)
testsys.l3.Writeback_accesses::writebacks      3791686                       # number of Writeback accesses(hits+misses)
testsys.l3.Writeback_accesses::total          3791686                       # number of Writeback accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::switch_cpus.data        77087                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.UpgradeReq_accesses::total           77087                       # number of UpgradeReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::switch_cpus.data      1811844                       # number of ReadExReq accesses(hits+misses)
testsys.l3.ReadExReq_accesses::total          1811844                       # number of ReadExReq accesses(hits+misses)
testsys.l3.demand_accesses::switch_cpus.dtb.walker       291159                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.itb.walker       154574                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.inst     19333620                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::switch_cpus.data      8008235                       # number of demand (read+write) accesses
testsys.l3.demand_accesses::total            27787588                       # number of demand (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.dtb.walker       291159                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.itb.walker       154574                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.inst     19333620                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::switch_cpus.data      8008235                       # number of overall (read+write) accesses
testsys.l3.overall_accesses::total           27787588                       # number of overall (read+write) accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.dtb.walker     0.008511                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.itb.walker     0.004962                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.inst     0.000773                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::switch_cpus.data     0.024971                       # miss rate for ReadReq accesses
testsys.l3.ReadReq_miss_rate::total          0.006657                       # miss rate for ReadReq accesses
testsys.l3.UpgradeReq_miss_rate::switch_cpus.data     0.990699                       # miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_miss_rate::total       0.990699                       # miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_miss_rate::switch_cpus.data     0.087809                       # miss rate for ReadExReq accesses
testsys.l3.ReadExReq_miss_rate::total        0.087809                       # miss rate for ReadExReq accesses
testsys.l3.demand_miss_rate::switch_cpus.dtb.walker     0.008511                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.itb.walker     0.004962                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.inst     0.000773                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::switch_cpus.data     0.039188                       # miss rate for demand accesses
testsys.l3.demand_miss_rate::total           0.011949                       # miss rate for demand accesses
testsys.l3.overall_miss_rate::switch_cpus.dtb.walker     0.008511                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.itb.walker     0.004962                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.inst     0.000773                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::switch_cpus.data     0.039188                       # miss rate for overall accesses
testsys.l3.overall_miss_rate::total          0.011949                       # miss rate for overall accesses
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 92771.530670                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.itb.walker 92972.470665                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.inst 93581.200575                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::switch_cpus.data 59924.208041                       # average ReadReq miss latency
testsys.l3.ReadReq_avg_miss_latency::total 63451.630379                       # average ReadReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::switch_cpus.data 24778.579966                       # average UpgradeReq miss latency
testsys.l3.UpgradeReq_avg_miss_latency::total 24778.579966                       # average UpgradeReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::switch_cpus.data 89999.187251                       # average ReadExReq miss latency
testsys.l3.ReadExReq_avg_miss_latency::total 89999.187251                       # average ReadExReq miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.dtb.walker 92771.530670                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.itb.walker 92972.470665                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.inst 93581.200575                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::switch_cpus.data 75170.997559                       # average overall miss latency
testsys.l3.demand_avg_miss_latency::total 76172.546266                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.dtb.walker 92771.530670                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.itb.walker 92972.470665                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.inst 93581.200575                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::switch_cpus.data 75170.997559                       # average overall miss latency
testsys.l3.overall_avg_miss_latency::total 76172.546266                       # average overall miss latency
testsys.l3.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
testsys.l3.blocked_cycles::no_targets               0                       # number of cycles access was blocked
testsys.l3.blocked::no_mshrs                        0                       # number of cycles access was blocked
testsys.l3.blocked::no_targets                      0                       # number of cycles access was blocked
testsys.l3.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
testsys.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.l3.fast_writes                              0                       # number of fast writes performed
testsys.l3.cache_copies                             0                       # number of cache copies performed
testsys.l3.writebacks::writebacks              132308                       # number of writebacks
testsys.l3.writebacks::total                   132308                       # number of writebacks
testsys.l3.ReadReq_mshr_misses::switch_cpus.dtb.walker         2478                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.itb.walker          767                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.inst        14952                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::switch_cpus.data       154729                       # number of ReadReq MSHR misses
testsys.l3.ReadReq_mshr_misses::total          172926                       # number of ReadReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::switch_cpus.data        76370                       # number of UpgradeReq MSHR misses
testsys.l3.UpgradeReq_mshr_misses::total        76370                       # number of UpgradeReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::switch_cpus.data       159097                       # number of ReadExReq MSHR misses
testsys.l3.ReadExReq_mshr_misses::total        159097                       # number of ReadExReq MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.dtb.walker         2478                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.itb.walker          767                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.inst        14952                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::switch_cpus.data       313826                       # number of demand (read+write) MSHR misses
testsys.l3.demand_mshr_misses::total           332023                       # number of demand (read+write) MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.dtb.walker         2478                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.itb.walker          767                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.inst        14952                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::switch_cpus.data       313826                       # number of overall MSHR misses
testsys.l3.overall_mshr_misses::total          332023                       # number of overall MSHR misses
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker    195128281                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.itb.walker     60532764                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.inst   1188338578                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::switch_cpus.data   7090247677                       # number of ReadReq MSHR miss cycles
testsys.l3.ReadReq_mshr_miss_latency::total   8534247300                       # number of ReadReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::switch_cpus.data   3957796669                       # number of UpgradeReq MSHR miss cycles
testsys.l3.UpgradeReq_mshr_miss_latency::total   3957796669                       # number of UpgradeReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::switch_cpus.data  12043301132                       # number of ReadExReq MSHR miss cycles
testsys.l3.ReadExReq_mshr_miss_latency::total  12043301132                       # number of ReadExReq MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.dtb.walker    195128281                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.itb.walker     60532764                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.inst   1188338578                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::switch_cpus.data  19133548809                       # number of demand (read+write) MSHR miss cycles
testsys.l3.demand_mshr_miss_latency::total  20577548432                       # number of demand (read+write) MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.dtb.walker    195128281                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.itb.walker     60532764                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.inst   1188338578                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::switch_cpus.data  19133548809                       # number of overall MSHR miss cycles
testsys.l3.overall_mshr_miss_latency::total  20577548432                       # number of overall MSHR miss cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::switch_cpus.data   9011893451                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_uncacheable_latency::total   9011893451                       # number of ReadReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::switch_cpus.data  13530305452                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.WriteReq_mshr_uncacheable_latency::total  13530305452                       # number of WriteReq MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::switch_cpus.data  22542198903                       # number of overall MSHR uncacheable cycles
testsys.l3.overall_mshr_uncacheable_latency::total  22542198903                       # number of overall MSHR uncacheable cycles
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.008511                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.004962                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000773                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::switch_cpus.data     0.024971                       # mshr miss rate for ReadReq accesses
testsys.l3.ReadReq_mshr_miss_rate::total     0.006657                       # mshr miss rate for ReadReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.990699                       # mshr miss rate for UpgradeReq accesses
testsys.l3.UpgradeReq_mshr_miss_rate::total     0.990699                       # mshr miss rate for UpgradeReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::switch_cpus.data     0.087809                       # mshr miss rate for ReadExReq accesses
testsys.l3.ReadExReq_mshr_miss_rate::total     0.087809                       # mshr miss rate for ReadExReq accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.008511                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.itb.walker     0.004962                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.inst     0.000773                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::switch_cpus.data     0.039188                       # mshr miss rate for demand accesses
testsys.l3.demand_mshr_miss_rate::total      0.011949                       # mshr miss rate for demand accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.008511                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.itb.walker     0.004962                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.inst     0.000773                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::switch_cpus.data     0.039188                       # mshr miss rate for overall accesses
testsys.l3.overall_mshr_miss_rate::total     0.011949                       # mshr miss rate for overall accesses
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 78744.261905                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 78921.465450                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79476.897940                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::switch_cpus.data 45823.650880                       # average ReadReq mshr miss latency
testsys.l3.ReadReq_avg_mshr_miss_latency::total 49352.019361                       # average ReadReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 51823.971049                       # average UpgradeReq mshr miss latency
testsys.l3.UpgradeReq_avg_mshr_miss_latency::total 51823.971049                       # average UpgradeReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 75697.851826                       # average ReadExReq mshr miss latency
testsys.l3.ReadExReq_avg_mshr_miss_latency::total 75697.851826                       # average ReadExReq mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 78744.261905                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 78921.465450                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.inst 79476.897940                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::switch_cpus.data 60968.653996                       # average overall mshr miss latency
testsys.l3.demand_avg_mshr_miss_latency::total 61976.274029                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 78744.261905                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 78921.465450                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.inst 79476.897940                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::switch_cpus.data 60968.653996                       # average overall mshr miss latency
testsys.l3.overall_avg_mshr_miss_latency::total 61976.274029                       # average overall mshr miss latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.l3.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.l3.no_allocate_misses                       0                       # Number of misses that were no-allocate
testsys.ethernet.txBytes                      2840148                       # Bytes Transmitted
testsys.ethernet.rxBytes                      1795168                       # Bytes Received
testsys.ethernet.txPackets                      25002                       # Number of Packets Transmitted
testsys.ethernet.rxPackets                      25002                       # Number of Packets Received
testsys.ethernet.txIpChecksums                      0                       # Number of tx IP Checksums done by device
testsys.ethernet.rxIpChecksums                      0                       # Number of rx IP Checksums done by device
testsys.ethernet.txTcpChecksums                  5000                       # Number of tx TCP Checksums done by device
testsys.ethernet.rxTcpChecksums                 25000                       # Number of rx TCP Checksums done by device
testsys.ethernet.txUdpChecksums                     0                       # Number of tx UDP Checksums done by device
testsys.ethernet.rxUdpChecksums                     0                       # Number of rx UDP Checksums done by device
testsys.ethernet.descDMAReads                       0                       # Number of descriptors the device read w/ DMA
testsys.ethernet.descDMAWrites                      0                       # Number of descriptors the device wrote w/ DMA
testsys.ethernet.descDmaReadBytes                   0                       # number of descriptor bytes read w/ DMA
testsys.ethernet.descDmaWriteBytes                  0                       # number of descriptor bytes write w/ DMA
testsys.ethernet.totBandwidth                34395844                       # Total Bandwidth (bits/s)
testsys.ethernet.totPackets                     50004                       # Total Packets
testsys.ethernet.totBytes                     4635316                       # Total Bytes
testsys.ethernet.totPPS                         46381                       # Total Tranmission Rate (packets/s)
testsys.ethernet.txBandwidth                 21075001                       # Transmit Bandwidth (bits/s)
testsys.ethernet.rxBandwidth                 13320844                       # Receive Bandwidth (bits/s)
testsys.ethernet.txPPS                          23191                       # Packet Tranmission Rate (packets/s)
testsys.ethernet.rxPPS                          23191                       # Packet Reception Rate (packets/s)
testsys.ethernet.postedSwi                          0                       # number of software interrupts posted to CPU
testsys.ethernet.coalescedSwi                       0                       # average number of Swi's coalesced into each post
testsys.ethernet.totalSwi                           0                       # total number of Swi written to ISR
testsys.ethernet.postedRxIdle                       0                       # number of rxIdle interrupts posted to CPU
testsys.ethernet.coalescedRxIdle                    0                       # average number of RxIdle's coalesced into each post
testsys.ethernet.totalRxIdle                        0                       # total number of RxIdle written to ISR
testsys.ethernet.postedRxOk                         0                       # number of RxOk interrupts posted to CPU
testsys.ethernet.coalescedRxOk                      0                       # average number of RxOk's coalesced into each post
testsys.ethernet.totalRxOk                          0                       # total number of RxOk written to ISR
testsys.ethernet.postedRxDesc                       0                       # number of RxDesc interrupts posted to CPU
testsys.ethernet.coalescedRxDesc                    0                       # average number of RxDesc's coalesced into each post
testsys.ethernet.totalRxDesc                        0                       # total number of RxDesc written to ISR
testsys.ethernet.postedTxOk                         0                       # number of TxOk interrupts posted to CPU
testsys.ethernet.coalescedTxOk                      0                       # average number of TxOk's coalesced into each post
testsys.ethernet.totalTxOk                          0                       # total number of TxOk written to ISR
testsys.ethernet.postedTxIdle                       0                       # number of TxIdle interrupts posted to CPU
testsys.ethernet.coalescedTxIdle                    0                       # average number of TxIdle's coalesced into each post
testsys.ethernet.totalTxIdle                        0                       # total number of TxIdle written to ISR
testsys.ethernet.postedTxDesc                       0                       # number of TxDesc interrupts posted to CPU
testsys.ethernet.coalescedTxDesc                    0                       # average number of TxDesc's coalesced into each post
testsys.ethernet.totalTxDesc                        0                       # total number of TxDesc written to ISR
testsys.ethernet.postedRxOrn                        0                       # number of RxOrn posted to CPU
testsys.ethernet.coalescedRxOrn                     0                       # average number of RxOrn's coalesced into each post
testsys.ethernet.totalRxOrn                         0                       # total number of RxOrn written to ISR
testsys.ethernet.coalescedTotal                     0                       # average number of interrupts coalesced into each post
testsys.ethernet.postedInterrupts               21200                       # number of posts to CPU
testsys.ethernet.droppedPackets                     0                       # number of packets dropped
testsys.cpu.numCycles                               0                       # number of cpu cycles simulated
testsys.cpu.numWorkItemsStarted                     0                       # number of work items this cpu started
testsys.cpu.numWorkItemsCompleted                   0                       # number of work items this cpu completed
testsys.cpu.committedInsts                          0                       # Number of instructions committed
testsys.cpu.committedOps                            0                       # Number of ops (including micro ops) committed
testsys.cpu.num_int_alu_accesses                    0                       # Number of integer alu accesses
testsys.cpu.num_fp_alu_accesses                     0                       # Number of float alu accesses
testsys.cpu.num_func_calls                          0                       # number of times a function call or return occured
testsys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
testsys.cpu.num_int_insts                           0                       # number of integer instructions
testsys.cpu.num_fp_insts                            0                       # number of float instructions
testsys.cpu.num_int_register_reads                  0                       # number of times the integer registers were read
testsys.cpu.num_int_register_writes                 0                       # number of times the integer registers were written
testsys.cpu.num_fp_register_reads                   0                       # number of times the floating registers were read
testsys.cpu.num_fp_register_writes                  0                       # number of times the floating registers were written
testsys.cpu.num_mem_refs                            0                       # number of memory refs
testsys.cpu.num_load_insts                          0                       # Number of load instructions
testsys.cpu.num_store_insts                         0                       # Number of store instructions
testsys.cpu.num_idle_cycles                         0                       # Number of idle cycles
testsys.cpu.num_busy_cycles                         0                       # Number of busy cycles
testsys.cpu.not_idle_fraction                       1                       # Percentage of non-idle cycles
testsys.cpu.idle_fraction                           0                       # Percentage of idle cycles
testsys.cpu.kern.inst.arm                           0                       # number of arm instructions executed
testsys.cpu.kern.inst.quiesce                       0                       # number of quiesce instructions executed
testsys.cpu.icache.replacements              40156084                       # number of replacements
testsys.cpu.icache.tagsinuse               511.999965                       # Cycle average of tags in use
testsys.cpu.icache.total_refs               136546298                       # Total number of references to valid blocks.
testsys.cpu.icache.sampled_refs              40156596                       # Sample count of references to valid blocks.
testsys.cpu.icache.avg_refs                  3.400345                       # Average number of references to valid blocks.
testsys.cpu.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.icache.occ_blocks::switch_cpus.inst   511.999965                       # Average occupied blocks per requestor
testsys.cpu.icache.occ_percent::switch_cpus.inst     1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.occ_percent::total        1.000000                       # Average percentage of cache occupancy
testsys.cpu.icache.ReadReq_hits::switch_cpus.inst    136520405                       # number of ReadReq hits
testsys.cpu.icache.ReadReq_hits::total      136520405                       # number of ReadReq hits
testsys.cpu.icache.demand_hits::switch_cpus.inst    136520405                       # number of demand (read+write) hits
testsys.cpu.icache.demand_hits::total       136520405                       # number of demand (read+write) hits
testsys.cpu.icache.overall_hits::switch_cpus.inst    136520405                       # number of overall hits
testsys.cpu.icache.overall_hits::total      136520405                       # number of overall hits
testsys.cpu.icache.ReadReq_misses::switch_cpus.inst     44173957                       # number of ReadReq misses
testsys.cpu.icache.ReadReq_misses::total     44173957                       # number of ReadReq misses
testsys.cpu.icache.demand_misses::switch_cpus.inst     44173957                       # number of demand (read+write) misses
testsys.cpu.icache.demand_misses::total      44173957                       # number of demand (read+write) misses
testsys.cpu.icache.overall_misses::switch_cpus.inst     44173957                       # number of overall misses
testsys.cpu.icache.overall_misses::total     44173957                       # number of overall misses
testsys.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 946818123119                       # number of ReadReq miss cycles
testsys.cpu.icache.ReadReq_miss_latency::total 946818123119                       # number of ReadReq miss cycles
testsys.cpu.icache.demand_miss_latency::switch_cpus.inst 946818123119                       # number of demand (read+write) miss cycles
testsys.cpu.icache.demand_miss_latency::total 946818123119                       # number of demand (read+write) miss cycles
testsys.cpu.icache.overall_miss_latency::switch_cpus.inst 946818123119                       # number of overall miss cycles
testsys.cpu.icache.overall_miss_latency::total 946818123119                       # number of overall miss cycles
testsys.cpu.icache.ReadReq_accesses::switch_cpus.inst    180694362                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.ReadReq_accesses::total    180694362                       # number of ReadReq accesses(hits+misses)
testsys.cpu.icache.demand_accesses::switch_cpus.inst    180694362                       # number of demand (read+write) accesses
testsys.cpu.icache.demand_accesses::total    180694362                       # number of demand (read+write) accesses
testsys.cpu.icache.overall_accesses::switch_cpus.inst    180694362                       # number of overall (read+write) accesses
testsys.cpu.icache.overall_accesses::total    180694362                       # number of overall (read+write) accesses
testsys.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.244468                       # miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_miss_rate::total     0.244468                       # miss rate for ReadReq accesses
testsys.cpu.icache.demand_miss_rate::switch_cpus.inst     0.244468                       # miss rate for demand accesses
testsys.cpu.icache.demand_miss_rate::total     0.244468                       # miss rate for demand accesses
testsys.cpu.icache.overall_miss_rate::switch_cpus.inst     0.244468                       # miss rate for overall accesses
testsys.cpu.icache.overall_miss_rate::total     0.244468                       # miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 21433.853506                       # average ReadReq miss latency
testsys.cpu.icache.ReadReq_avg_miss_latency::total 21433.853506                       # average ReadReq miss latency
testsys.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 21433.853506                       # average overall miss latency
testsys.cpu.icache.demand_avg_miss_latency::total 21433.853506                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 21433.853506                       # average overall miss latency
testsys.cpu.icache.overall_avg_miss_latency::total 21433.853506                       # average overall miss latency
testsys.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.icache.blocked_cycles::no_targets       293307                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.icache.blocked::no_targets              7                       # number of cycles access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.icache.avg_blocked_cycles::no_targets        41901                       # average number of cycles each access was blocked
testsys.cpu.icache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.icache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst      4017868                       # number of ReadReq MSHR hits
testsys.cpu.icache.ReadReq_mshr_hits::total      4017868                       # number of ReadReq MSHR hits
testsys.cpu.icache.demand_mshr_hits::switch_cpus.inst      4017868                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.demand_mshr_hits::total      4017868                       # number of demand (read+write) MSHR hits
testsys.cpu.icache.overall_mshr_hits::switch_cpus.inst      4017868                       # number of overall MSHR hits
testsys.cpu.icache.overall_mshr_hits::total      4017868                       # number of overall MSHR hits
testsys.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     40156089                       # number of ReadReq MSHR misses
testsys.cpu.icache.ReadReq_mshr_misses::total     40156089                       # number of ReadReq MSHR misses
testsys.cpu.icache.demand_mshr_misses::switch_cpus.inst     40156089                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.demand_mshr_misses::total     40156089                       # number of demand (read+write) MSHR misses
testsys.cpu.icache.overall_mshr_misses::switch_cpus.inst     40156089                       # number of overall MSHR misses
testsys.cpu.icache.overall_mshr_misses::total     40156089                       # number of overall MSHR misses
testsys.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 735859415879                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_latency::total 735859415879                       # number of ReadReq MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 735859415879                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.demand_mshr_miss_latency::total 735859415879                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 735859415879                       # number of overall MSHR miss cycles
testsys.cpu.icache.overall_mshr_miss_latency::total 735859415879                       # number of overall MSHR miss cycles
testsys.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.222232                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.ReadReq_mshr_miss_rate::total     0.222232                       # mshr miss rate for ReadReq accesses
testsys.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.222232                       # mshr miss rate for demand accesses
testsys.cpu.icache.demand_mshr_miss_rate::total     0.222232                       # mshr miss rate for demand accesses
testsys.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.222232                       # mshr miss rate for overall accesses
testsys.cpu.icache.overall_mshr_miss_rate::total     0.222232                       # mshr miss rate for overall accesses
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18324.977213                       # average ReadReq mshr miss latency
testsys.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18324.977213                       # average ReadReq mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18324.977213                       # average overall mshr miss latency
testsys.cpu.icache.demand_avg_mshr_miss_latency::total 18324.977213                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18324.977213                       # average overall mshr miss latency
testsys.cpu.icache.overall_avg_mshr_miss_latency::total 18324.977213                       # average overall mshr miss latency
testsys.cpu.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.cpu.itb_walker_cache.replacements      4593981                       # number of replacements
testsys.cpu.itb_walker_cache.tagsinuse      15.997135                       # Cycle average of tags in use
testsys.cpu.itb_walker_cache.total_refs       4221561                       # Total number of references to valid blocks.
testsys.cpu.itb_walker_cache.sampled_refs      4593997                       # Sample count of references to valid blocks.
testsys.cpu.itb_walker_cache.avg_refs        0.918930                       # Average number of references to valid blocks.
testsys.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker     0.000151                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_blocks::switch_cpus.itb.walker    15.996984                       # Average occupied blocks per requestor
testsys.cpu.itb_walker_cache.occ_percent::cpu.itb.walker     0.000009                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::switch_cpus.itb.walker     0.999811                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.occ_percent::total     0.999821                       # Average percentage of cache occupancy
testsys.cpu.itb_walker_cache.ReadReq_hits::switch_cpus.itb.walker      4221042                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.ReadReq_hits::total      4221042                       # number of ReadReq hits
testsys.cpu.itb_walker_cache.demand_hits::switch_cpus.itb.walker      4221042                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.demand_hits::total      4221042                       # number of demand (read+write) hits
testsys.cpu.itb_walker_cache.overall_hits::switch_cpus.itb.walker      4221042                       # number of overall hits
testsys.cpu.itb_walker_cache.overall_hits::total      4221042                       # number of overall hits
testsys.cpu.itb_walker_cache.ReadReq_misses::switch_cpus.itb.walker      4594678                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.ReadReq_misses::total      4594678                       # number of ReadReq misses
testsys.cpu.itb_walker_cache.demand_misses::switch_cpus.itb.walker      4594678                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.demand_misses::total      4594678                       # number of demand (read+write) misses
testsys.cpu.itb_walker_cache.overall_misses::switch_cpus.itb.walker      4594678                       # number of overall misses
testsys.cpu.itb_walker_cache.overall_misses::total      4594678                       # number of overall misses
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::switch_cpus.itb.walker  75194050827                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.ReadReq_miss_latency::total  75194050827                       # number of ReadReq miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::switch_cpus.itb.walker  75194050827                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.demand_miss_latency::total  75194050827                       # number of demand (read+write) miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::switch_cpus.itb.walker  75194050827                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.overall_miss_latency::total  75194050827                       # number of overall miss cycles
testsys.cpu.itb_walker_cache.ReadReq_accesses::switch_cpus.itb.walker      8815720                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.ReadReq_accesses::total      8815720                       # number of ReadReq accesses(hits+misses)
testsys.cpu.itb_walker_cache.demand_accesses::switch_cpus.itb.walker      8815720                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.demand_accesses::total      8815720                       # number of demand (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::switch_cpus.itb.walker      8815720                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.overall_accesses::total      8815720                       # number of overall (read+write) accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::switch_cpus.itb.walker     0.521191                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.521191                       # miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::switch_cpus.itb.walker     0.521191                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_miss_rate::total     0.521191                       # miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::switch_cpus.itb.walker     0.521191                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_miss_rate::total     0.521191                       # miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.itb.walker 16365.466922                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 16365.466922                       # average ReadReq miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::switch_cpus.itb.walker 16365.466922                       # average overall miss latency
testsys.cpu.itb_walker_cache.demand_avg_miss_latency::total 16365.466922                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::switch_cpus.itb.walker 16365.466922                       # average overall miss latency
testsys.cpu.itb_walker_cache.overall_avg_miss_latency::total 16365.466922                       # average overall miss latency
testsys.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.itb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.itb_walker_cache.writebacks::writebacks        43542                       # number of writebacks
testsys.cpu.itb_walker_cache.writebacks::total        43542                       # number of writebacks
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::switch_cpus.itb.walker      4594678                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_misses::total      4594678                       # number of ReadReq MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::switch_cpus.itb.walker      4594678                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.demand_mshr_misses::total      4594678                       # number of demand (read+write) MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::switch_cpus.itb.walker      4594678                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.overall_mshr_misses::total      4594678                       # number of overall MSHR misses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.itb.walker  61111521777                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total  61111521777                       # number of ReadReq MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::switch_cpus.itb.walker  61111521777                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.demand_mshr_miss_latency::total  61111521777                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::switch_cpus.itb.walker  61111521777                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.overall_mshr_miss_latency::total  61111521777                       # number of overall MSHR miss cycles
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.itb.walker     0.521191                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.521191                       # mshr miss rate for ReadReq accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::switch_cpus.itb.walker     0.521191                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.521191                       # mshr miss rate for demand accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::switch_cpus.itb.walker     0.521191                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.521191                       # mshr miss rate for overall accesses
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.itb.walker 13300.501532                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13300.501532                       # average ReadReq mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.itb.walker 13300.501532                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 13300.501532                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.itb.walker 13300.501532                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 13300.501532                       # average overall mshr miss latency
testsys.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dtb_walker_cache.replacements     17874713                       # number of replacements
testsys.cpu.dtb_walker_cache.tagsinuse      15.985067                       # Cycle average of tags in use
testsys.cpu.dtb_walker_cache.total_refs       5165449                       # Total number of references to valid blocks.
testsys.cpu.dtb_walker_cache.sampled_refs     17874729                       # Sample count of references to valid blocks.
testsys.cpu.dtb_walker_cache.avg_refs        0.288981                       # Average number of references to valid blocks.
testsys.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dtb_walker_cache.occ_blocks::switch_cpus.dtb.walker    15.985067                       # Average occupied blocks per requestor
testsys.cpu.dtb_walker_cache.occ_percent::switch_cpus.dtb.walker     0.999067                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.occ_percent::total     0.999067                       # Average percentage of cache occupancy
testsys.cpu.dtb_walker_cache.ReadReq_hits::switch_cpus.dtb.walker      5165302                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.ReadReq_hits::total      5165302                       # number of ReadReq hits
testsys.cpu.dtb_walker_cache.demand_hits::switch_cpus.dtb.walker      5165302                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.demand_hits::total      5165302                       # number of demand (read+write) hits
testsys.cpu.dtb_walker_cache.overall_hits::switch_cpus.dtb.walker      5165302                       # number of overall hits
testsys.cpu.dtb_walker_cache.overall_hits::total      5165302                       # number of overall hits
testsys.cpu.dtb_walker_cache.ReadReq_misses::switch_cpus.dtb.walker     17885637                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.ReadReq_misses::total     17885637                       # number of ReadReq misses
testsys.cpu.dtb_walker_cache.demand_misses::switch_cpus.dtb.walker     17885637                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.demand_misses::total     17885637                       # number of demand (read+write) misses
testsys.cpu.dtb_walker_cache.overall_misses::switch_cpus.dtb.walker     17885637                       # number of overall misses
testsys.cpu.dtb_walker_cache.overall_misses::total     17885637                       # number of overall misses
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::switch_cpus.dtb.walker 276042127581                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_miss_latency::total 276042127581                       # number of ReadReq miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::switch_cpus.dtb.walker 276042127581                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.demand_miss_latency::total 276042127581                       # number of demand (read+write) miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::switch_cpus.dtb.walker 276042127581                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.overall_miss_latency::total 276042127581                       # number of overall miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_accesses::switch_cpus.dtb.walker     23050939                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.ReadReq_accesses::total     23050939                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dtb_walker_cache.demand_accesses::switch_cpus.dtb.walker     23050939                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.demand_accesses::total     23050939                       # number of demand (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::switch_cpus.dtb.walker     23050939                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.overall_accesses::total     23050939                       # number of overall (read+write) accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::switch_cpus.dtb.walker     0.775918                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.775918                       # miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::switch_cpus.dtb.walker     0.775918                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_miss_rate::total     0.775918                       # miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::switch_cpus.dtb.walker     0.775918                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_miss_rate::total     0.775918                       # miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus.dtb.walker 15433.731971                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 15433.731971                       # average ReadReq miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::switch_cpus.dtb.walker 15433.731971                       # average overall miss latency
testsys.cpu.dtb_walker_cache.demand_avg_miss_latency::total 15433.731971                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::switch_cpus.dtb.walker 15433.731971                       # average overall miss latency
testsys.cpu.dtb_walker_cache.overall_avg_miss_latency::total 15433.731971                       # average overall miss latency
testsys.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dtb_walker_cache.fast_writes            0                       # number of fast writes performed
testsys.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
testsys.cpu.dtb_walker_cache.writebacks::writebacks        26189                       # number of writebacks
testsys.cpu.dtb_walker_cache.writebacks::total        26189                       # number of writebacks
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus.dtb.walker     17885637                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_misses::total     17885637                       # number of ReadReq MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::switch_cpus.dtb.walker     17885637                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.demand_mshr_misses::total     17885637                       # number of demand (read+write) MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::switch_cpus.dtb.walker     17885637                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.overall_mshr_misses::total     17885637                       # number of overall MSHR misses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus.dtb.walker 221389249590                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 221389249590                       # number of ReadReq MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus.dtb.walker 221389249590                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 221389249590                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus.dtb.walker 221389249590                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 221389249590                       # number of overall MSHR miss cycles
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus.dtb.walker     0.775918                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.775918                       # mshr miss rate for ReadReq accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus.dtb.walker     0.775918                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.775918                       # mshr miss rate for demand accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus.dtb.walker     0.775918                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.775918                       # mshr miss rate for overall accesses
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus.dtb.walker 12378.046675                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 12378.046675                       # average ReadReq mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus.dtb.walker 12378.046675                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 12378.046675                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus.dtb.walker 12378.046675                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 12378.046675                       # average overall mshr miss latency
testsys.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
testsys.cpu.dcache.replacements              14944958                       # number of replacements
testsys.cpu.dcache.tagsinuse               511.831249                       # Cycle average of tags in use
testsys.cpu.dcache.total_refs               282847465                       # Total number of references to valid blocks.
testsys.cpu.dcache.sampled_refs              14945470                       # Sample count of references to valid blocks.
testsys.cpu.dcache.avg_refs                 18.925297                       # Average number of references to valid blocks.
testsys.cpu.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
testsys.cpu.dcache.occ_blocks::switch_cpus.data   511.831249                       # Average occupied blocks per requestor
testsys.cpu.dcache.occ_percent::switch_cpus.data     0.999670                       # Average percentage of cache occupancy
testsys.cpu.dcache.occ_percent::total        0.999670                       # Average percentage of cache occupancy
testsys.cpu.dcache.ReadReq_hits::switch_cpus.data    183028023                       # number of ReadReq hits
testsys.cpu.dcache.ReadReq_hits::total      183028023                       # number of ReadReq hits
testsys.cpu.dcache.WriteReq_hits::switch_cpus.data     98567634                       # number of WriteReq hits
testsys.cpu.dcache.WriteReq_hits::total      98567634                       # number of WriteReq hits
testsys.cpu.dcache.demand_hits::switch_cpus.data    281595657                       # number of demand (read+write) hits
testsys.cpu.dcache.demand_hits::total       281595657                       # number of demand (read+write) hits
testsys.cpu.dcache.overall_hits::switch_cpus.data    281595657                       # number of overall hits
testsys.cpu.dcache.overall_hits::total      281595657                       # number of overall hits
testsys.cpu.dcache.ReadReq_misses::switch_cpus.data     18590477                       # number of ReadReq misses
testsys.cpu.dcache.ReadReq_misses::total     18590477                       # number of ReadReq misses
testsys.cpu.dcache.WriteReq_misses::switch_cpus.data      4137892                       # number of WriteReq misses
testsys.cpu.dcache.WriteReq_misses::total      4137892                       # number of WriteReq misses
testsys.cpu.dcache.demand_misses::switch_cpus.data     22728369                       # number of demand (read+write) misses
testsys.cpu.dcache.demand_misses::total      22728369                       # number of demand (read+write) misses
testsys.cpu.dcache.overall_misses::switch_cpus.data     22728369                       # number of overall misses
testsys.cpu.dcache.overall_misses::total     22728369                       # number of overall misses
testsys.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 517147725899                       # number of ReadReq miss cycles
testsys.cpu.dcache.ReadReq_miss_latency::total 517147725899                       # number of ReadReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 109209806243                       # number of WriteReq miss cycles
testsys.cpu.dcache.WriteReq_miss_latency::total 109209806243                       # number of WriteReq miss cycles
testsys.cpu.dcache.demand_miss_latency::switch_cpus.data 626357532142                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.demand_miss_latency::total 626357532142                       # number of demand (read+write) miss cycles
testsys.cpu.dcache.overall_miss_latency::switch_cpus.data 626357532142                       # number of overall miss cycles
testsys.cpu.dcache.overall_miss_latency::total 626357532142                       # number of overall miss cycles
testsys.cpu.dcache.ReadReq_accesses::switch_cpus.data    201618500                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.ReadReq_accesses::total    201618500                       # number of ReadReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::switch_cpus.data    102705526                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.WriteReq_accesses::total    102705526                       # number of WriteReq accesses(hits+misses)
testsys.cpu.dcache.demand_accesses::switch_cpus.data    304324026                       # number of demand (read+write) accesses
testsys.cpu.dcache.demand_accesses::total    304324026                       # number of demand (read+write) accesses
testsys.cpu.dcache.overall_accesses::switch_cpus.data    304324026                       # number of overall (read+write) accesses
testsys.cpu.dcache.overall_accesses::total    304324026                       # number of overall (read+write) accesses
testsys.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.092206                       # miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_miss_rate::total     0.092206                       # miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.040289                       # miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_miss_rate::total     0.040289                       # miss rate for WriteReq accesses
testsys.cpu.dcache.demand_miss_rate::switch_cpus.data     0.074685                       # miss rate for demand accesses
testsys.cpu.dcache.demand_miss_rate::total     0.074685                       # miss rate for demand accesses
testsys.cpu.dcache.overall_miss_rate::switch_cpus.data     0.074685                       # miss rate for overall accesses
testsys.cpu.dcache.overall_miss_rate::total     0.074685                       # miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 27817.883635                       # average ReadReq miss latency
testsys.cpu.dcache.ReadReq_avg_miss_latency::total 27817.883635                       # average ReadReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 26392.618812                       # average WriteReq miss latency
testsys.cpu.dcache.WriteReq_avg_miss_latency::total 26392.618812                       # average WriteReq miss latency
testsys.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 27558.402107                       # average overall miss latency
testsys.cpu.dcache.demand_avg_miss_latency::total 27558.402107                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 27558.402107                       # average overall miss latency
testsys.cpu.dcache.overall_avg_miss_latency::total 27558.402107                       # average overall miss latency
testsys.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
testsys.cpu.dcache.blocked::no_targets              0                       # number of cycles access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
testsys.cpu.dcache.fast_writes                      0                       # number of fast writes performed
testsys.cpu.dcache.cache_copies                     0                       # number of cache copies performed
testsys.cpu.dcache.writebacks::writebacks      6953466                       # number of writebacks
testsys.cpu.dcache.writebacks::total          6953466                       # number of writebacks
testsys.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      6649377                       # number of ReadReq MSHR hits
testsys.cpu.dcache.ReadReq_mshr_hits::total      6649377                       # number of ReadReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        37990                       # number of WriteReq MSHR hits
testsys.cpu.dcache.WriteReq_mshr_hits::total        37990                       # number of WriteReq MSHR hits
testsys.cpu.dcache.demand_mshr_hits::switch_cpus.data      6687367                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.demand_mshr_hits::total      6687367                       # number of demand (read+write) MSHR hits
testsys.cpu.dcache.overall_mshr_hits::switch_cpus.data      6687367                       # number of overall MSHR hits
testsys.cpu.dcache.overall_mshr_hits::total      6687367                       # number of overall MSHR hits
testsys.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     11941100                       # number of ReadReq MSHR misses
testsys.cpu.dcache.ReadReq_mshr_misses::total     11941100                       # number of ReadReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4099902                       # number of WriteReq MSHR misses
testsys.cpu.dcache.WriteReq_mshr_misses::total      4099902                       # number of WriteReq MSHR misses
testsys.cpu.dcache.demand_mshr_misses::switch_cpus.data     16041002                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.demand_mshr_misses::total     16041002                       # number of demand (read+write) MSHR misses
testsys.cpu.dcache.overall_mshr_misses::switch_cpus.data     16041002                       # number of overall MSHR misses
testsys.cpu.dcache.overall_mshr_misses::total     16041002                       # number of overall MSHR misses
testsys.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 286747999361                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_miss_latency::total 286747999361                       # number of ReadReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  94060823433                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.WriteReq_mshr_miss_latency::total  94060823433                       # number of WriteReq MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 380808822794                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.demand_mshr_miss_latency::total 380808822794                       # number of demand (read+write) MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 380808822794                       # number of overall MSHR miss cycles
testsys.cpu.dcache.overall_mshr_miss_latency::total 380808822794                       # number of overall MSHR miss cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data  10560348614                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_uncacheable_latency::total  10560348614                       # number of ReadReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data  15784579194                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.WriteReq_mshr_uncacheable_latency::total  15784579194                       # number of WriteReq MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data  26344927808                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.overall_mshr_uncacheable_latency::total  26344927808                       # number of overall MSHR uncacheable cycles
testsys.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.059226                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.ReadReq_mshr_miss_rate::total     0.059226                       # mshr miss rate for ReadReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.039919                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039919                       # mshr miss rate for WriteReq accesses
testsys.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.052710                       # mshr miss rate for demand accesses
testsys.cpu.dcache.demand_mshr_miss_rate::total     0.052710                       # mshr miss rate for demand accesses
testsys.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.052710                       # mshr miss rate for overall accesses
testsys.cpu.dcache.overall_mshr_miss_rate::total     0.052710                       # mshr miss rate for overall accesses
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 24013.533038                       # average ReadReq mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24013.533038                       # average ReadReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 22942.212627                       # average WriteReq mshr miss latency
testsys.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22942.212627                       # average WriteReq mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 23739.715436                       # average overall mshr miss latency
testsys.cpu.dcache.demand_avg_mshr_miss_latency::total 23739.715436                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 23739.715436                       # average overall mshr miss latency
testsys.cpu.dcache.overall_avg_mshr_miss_latency::total 23739.715436                       # average overall mshr miss latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
testsys.cpu.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
testsys.switch_cpus.numCycles              3197648943                       # number of cpu cycles simulated
testsys.switch_cpus.numWorkItemsStarted             0                       # number of work items this cpu started
testsys.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
testsys.switch_cpus.BPredUnit.lookups       232762383                       # Number of BP lookups
testsys.switch_cpus.BPredUnit.condPredicted    232762383                       # Number of conditional branches predicted
testsys.switch_cpus.BPredUnit.condIncorrect     42681007                       # Number of conditional branches incorrect
testsys.switch_cpus.BPredUnit.BTBLookups    198569160                       # Number of BTB lookups
testsys.switch_cpus.BPredUnit.BTBHits       104083504                       # Number of BTB hits
testsys.switch_cpus.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
testsys.switch_cpus.BPredUnit.usedRAS               0                       # Number of times the RAS was used to get a target.
testsys.switch_cpus.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
testsys.switch_cpus.fetch.icacheStallCycles   1405520258                       # Number of cycles fetch is stalled on an Icache miss
testsys.switch_cpus.fetch.Insts            1065675914                       # Number of instructions fetch has processed
testsys.switch_cpus.fetch.Branches          232762383                       # Number of branches that fetch encountered
testsys.switch_cpus.fetch.predictedBranches    104083504                       # Number of branches that fetch has predicted taken
testsys.switch_cpus.fetch.Cycles            332414936                       # Number of cycles fetch has run and was not squashing or blocked
testsys.switch_cpus.fetch.SquashCycles      155808826                       # Number of cycles fetch has spent squashing
testsys.switch_cpus.fetch.TlbCycles          80511509                       # Number of cycles fetch has spent waiting for tlb
testsys.switch_cpus.fetch.BlockedCycles     404945214                       # Number of cycles fetch has spent blocked
testsys.switch_cpus.fetch.MiscStallCycles       707151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
testsys.switch_cpus.fetch.PendingTrapStallCycles      1890757                       # Number of stall cycles due to pending traps
testsys.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
testsys.switch_cpus.fetch.CacheLines        180694369                       # Number of cache lines fetched
testsys.switch_cpus.fetch.IcacheSquashes     29507298                       # Number of outstanding Icache misses that were squashed
testsys.switch_cpus.fetch.ItlbSquashes        1157523                       # Number of outstanding ITLB misses that were squashed
testsys.switch_cpus.fetch.rateDist::samples   2337644581                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::mean     0.852865                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::stdev     2.302097                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::0      2013818089     86.15%     86.15% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::1        20445049      0.87%     87.02% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::2        14834188      0.63%     87.66% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::3        26620809      1.14%     88.80% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::4        22906169      0.98%     89.78% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::5        27885323      1.19%     90.97% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::6        19790037      0.85%     91.81% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::7        16830521      0.72%     92.53% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::8       174514396      7.47%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.rateDist::total   2337644581                       # Number of instructions fetched each cycle (Total)
testsys.switch_cpus.fetch.branchRate         0.072792                       # Number of branch fetches per cycle
testsys.switch_cpus.fetch.rate               0.333269                       # Number of inst fetches per cycle
testsys.switch_cpus.decode.IdleCycles      1465826806                       # Number of cycles decode is idle
testsys.switch_cpus.decode.BlockedCycles    447004882                       # Number of cycles decode is blocked
testsys.switch_cpus.decode.RunCycles        306746437                       # Number of cycles decode is running
testsys.switch_cpus.decode.UnblockCycles      6411749                       # Number of cycles decode is unblocking
testsys.switch_cpus.decode.SquashCycles     111654707                       # Number of cycles decode is squashing
testsys.switch_cpus.decode.DecodedInsts    1930154046                       # Number of instructions handled by decode
testsys.switch_cpus.decode.SquashedInsts          784                       # Number of squashed instructions handled by decode
testsys.switch_cpus.rename.SquashCycles     111654707                       # Number of cycles rename is squashing
testsys.switch_cpus.rename.IdleCycles      1487652599                       # Number of cycles rename is idle
testsys.switch_cpus.rename.BlockCycles      149763443                       # Number of cycles rename is blocking
testsys.switch_cpus.rename.serializeStallCycles    250616236                       # count of cycles rename stalled for serializing inst
testsys.switch_cpus.rename.RunCycles        290164262                       # Number of cycles rename is running
testsys.switch_cpus.rename.UnblockCycles     47793334                       # Number of cycles rename is unblocking
testsys.switch_cpus.rename.RenamedInsts    1847681893                       # Number of instructions processed by rename
testsys.switch_cpus.rename.ROBFullEvents       720483                       # Number of times rename has blocked due to ROB full
testsys.switch_cpus.rename.IQFullEvents       7437443                       # Number of times rename has blocked due to IQ full
testsys.switch_cpus.rename.LSQFullEvents     31966045                       # Number of times rename has blocked due to LSQ full
testsys.switch_cpus.rename.FullRegisterEvents       234736                       # Number of times there has been no free registers
testsys.switch_cpus.rename.RenamedOperands   2007559425                       # Number of destination operands rename has renamed
testsys.switch_cpus.rename.RenameLookups   4596223932                       # Number of register rename lookups that rename has made
testsys.switch_cpus.rename.int_rename_lookups   4596136057                       # Number of integer rename lookups
testsys.switch_cpus.rename.fp_rename_lookups        87875                       # Number of floating rename lookups
testsys.switch_cpus.rename.CommittedMaps   1201743237                       # Number of HB maps that are committed
testsys.switch_cpus.rename.UndoneMaps       805816178                       # Number of HB maps that are undone due to squashing
testsys.switch_cpus.rename.serializingInsts      6223554                       # count of serializing insts renamed
testsys.switch_cpus.rename.tempSerializingInsts      6278187                       # count of temporary serializing insts renamed
testsys.switch_cpus.rename.skidInsts        147649179                       # count of insts added to the skid buffer
testsys.switch_cpus.memDep0.insertedLoads    260418392                       # Number of loads inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.insertedStores    160503443                       # Number of stores inserted to the mem dependence unit.
testsys.switch_cpus.memDep0.conflictingLoads     16110298                       # Number of conflicting loads.
testsys.switch_cpus.memDep0.conflictingStores     14708910                       # Number of conflicting stores.
testsys.switch_cpus.iq.iqInstsAdded        1710168344                       # Number of instructions added to the IQ (excludes non-spec)
testsys.switch_cpus.iq.iqNonSpecInstsAdded      9019944                       # Number of non-speculative instructions added to the IQ
testsys.switch_cpus.iq.iqInstsIssued       1543358415                       # Number of instructions issued
testsys.switch_cpus.iq.iqSquashedInstsIssued      7825082                       # Number of squashed instructions issued
testsys.switch_cpus.iq.iqSquashedInstsExamined    580069644                       # Number of squashed instructions iterated over during squash; mainly for profiling
testsys.switch_cpus.iq.iqSquashedOperandsExamined    772929766                       # Number of squashed operands that are examined and possibly removed from graph
testsys.switch_cpus.iq.iqSquashedNonSpecRemoved      3367761                       # Number of squashed non-spec instructions that were removed
testsys.switch_cpus.iq.issued_per_cycle::samples   2337644581                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::mean     0.660219                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::stdev     1.435318                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::0   1763629437     75.44%     75.44% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::1    195313772      8.36%     83.80% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::2    123778999      5.30%     89.09% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::3     85239594      3.65%     92.74% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::4     69712818      2.98%     95.72% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::5     49557621      2.12%     97.84% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::6     37027085      1.58%     99.43% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::7     11116064      0.48%     99.90% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::8      2269191      0.10%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
testsys.switch_cpus.iq.issued_per_cycle::total   2337644581                       # Number of insts issued each cycle
testsys.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntAlu        4588283     41.83%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntMult             0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IntDiv              0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatAdd            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCmp            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatCvt            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatMult            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatDiv            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAdd             0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdAlu             0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCmp             0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdCvt             0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMisc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMult            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShift            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdSqrt            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     41.83% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemRead       4198412     38.27%     80.10% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::MemWrite      2182726     19.90%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
testsys.switch_cpus.iq.FU_type_0::No_OpClass     18498108      1.20%      1.20% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntAlu   1145349888     74.21%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IntDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.41% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemRead    237118608     15.36%     90.77% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::MemWrite    142391811      9.23%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
testsys.switch_cpus.iq.FU_type_0::total    1543358415                       # Type of FU issued
testsys.switch_cpus.iq.rate                  0.482654                       # Inst issue rate
testsys.switch_cpus.iq.fu_busy_cnt           10969421                       # FU busy when requested
testsys.switch_cpus.iq.fu_busy_rate          0.007108                       # FU busy rate (busy events/executed inst)
testsys.switch_cpus.iq.int_inst_queue_reads   5449903618                       # Number of integer instruction queue reads
testsys.switch_cpus.iq.int_inst_queue_writes   2299621703                       # Number of integer instruction queue writes
testsys.switch_cpus.iq.int_inst_queue_wakeup_accesses   1466195524                       # Number of integer instruction queue wakeup accesses
testsys.switch_cpus.iq.fp_inst_queue_reads        40403                       # Number of floating instruction queue reads
testsys.switch_cpus.iq.fp_inst_queue_writes        23602                       # Number of floating instruction queue writes
testsys.switch_cpus.iq.fp_inst_queue_wakeup_accesses        20143                       # Number of floating instruction queue wakeup accesses
testsys.switch_cpus.iq.int_alu_accesses    1535809530                       # Number of integer alu accesses
testsys.switch_cpus.iq.fp_alu_accesses          20198                       # Number of floating point alu accesses
testsys.switch_cpus.iew.lsq.thread0.forwLoads     23853727                       # Number of loads that had data forwarded from stores
testsys.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.squashedLoads     96319153                       # Number of loads squashed
testsys.switch_cpus.iew.lsq.thread0.ignoredResponses       502552                       # Number of memory responses ignored because the instruction is squashed
testsys.switch_cpus.iew.lsq.thread0.memOrderViolation       409793                       # Number of memory ordering violations
testsys.switch_cpus.iew.lsq.thread0.squashedStores     57770880                       # Number of stores squashed
testsys.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
testsys.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
testsys.switch_cpus.iew.lsq.thread0.rescheduledLoads       198255                       # Number of loads that were rescheduled
testsys.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
testsys.switch_cpus.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
testsys.switch_cpus.iew.iewSquashCycles     111654707                       # Number of cycles IEW is squashing
testsys.switch_cpus.iew.iewBlockCycles       84319110                       # Number of cycles IEW is blocking
testsys.switch_cpus.iew.iewUnblockCycles      1915473                       # Number of cycles IEW is unblocking
testsys.switch_cpus.iew.iewDispatchedInsts   1719188288                       # Number of instructions dispatched to IQ
testsys.switch_cpus.iew.iewDispSquashedInsts     30324640                       # Number of squashed instructions skipped by dispatch
testsys.switch_cpus.iew.iewDispLoadInsts    260418392                       # Number of dispatched load instructions
testsys.switch_cpus.iew.iewDispStoreInsts    160503443                       # Number of dispatched store instructions
testsys.switch_cpus.iew.iewDispNonSpecInsts      7959615                       # Number of dispatched non-speculative instructions
testsys.switch_cpus.iew.iewIQFullEvents        906326                       # Number of times the IQ has become full, causing a stall
testsys.switch_cpus.iew.iewLSQFullEvents        80678                       # Number of times the LSQ has become full, causing a stall
testsys.switch_cpus.iew.memOrderViolationEvents       409793                       # Number of memory order violations
testsys.switch_cpus.iew.predictedTakenIncorrect     14156637                       # Number of branches that were predicted taken incorrectly
testsys.switch_cpus.iew.predictedNotTakenIncorrect     33667046                       # Number of branches that were predicted not taken incorrectly
testsys.switch_cpus.iew.branchMispredicts     47823683                       # Number of branch mispredicts detected at execute
testsys.switch_cpus.iew.iewExecutedInsts   1495905297                       # Number of executed instructions
testsys.switch_cpus.iew.iewExecLoadInsts    225721283                       # Number of load instructions executed
testsys.switch_cpus.iew.iewExecSquashedInsts     47453118                       # Number of squashed instructions skipped in execute
testsys.switch_cpus.iew.exec_swp                    0                       # number of swp insts executed
testsys.switch_cpus.iew.exec_nop                    0                       # number of nop insts executed
testsys.switch_cpus.iew.exec_refs           362356926                       # number of memory reference insts executed
testsys.switch_cpus.iew.exec_branches       157712201                       # Number of branches executed
testsys.switch_cpus.iew.exec_stores         136635643                       # Number of stores executed
testsys.switch_cpus.iew.exec_rate            0.467814                       # Inst execution rate
testsys.switch_cpus.iew.wb_sent            1469187103                       # cumulative count of insts sent to commit
testsys.switch_cpus.iew.wb_count           1466215667                       # cumulative count of insts written-back
testsys.switch_cpus.iew.wb_producers        921646901                       # num instructions producing a value
testsys.switch_cpus.iew.wb_consumers       1420032857                       # num instructions consuming a value
testsys.switch_cpus.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
testsys.switch_cpus.iew.wb_rate              0.458529                       # insts written-back per cycle
testsys.switch_cpus.iew.wb_fanout            0.649032                       # average fanout of values written-back
testsys.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
testsys.switch_cpus.commit.commitSquashedInsts    637085167                       # The number of squashed insts skipped by commit
testsys.switch_cpus.commit.commitNonSpecStalls      5652183                       # The number of times commit has been forced to stall to communicate backwards
testsys.switch_cpus.commit.branchMispredicts     42894708                       # The number of times a branch was mispredicted
testsys.switch_cpus.commit.committed_per_cycle::samples   2226891692                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::mean     0.485879                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::stdev     1.440881                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::0   1869884791     83.97%     83.97% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::1    128239593      5.76%     89.73% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::2     57905135      2.60%     92.33% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::3     63604493      2.86%     95.18% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::4     33515812      1.51%     96.69% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::5     14950144      0.67%     97.36% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::6     12118550      0.54%     97.90% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::7      7773631      0.35%     98.25% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::8     38899543      1.75%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committed_per_cycle::total   2226891692                       # Number of insts commited each cycle
testsys.switch_cpus.commit.committedInsts    585491068                       # Number of instructions committed
testsys.switch_cpus.commit.committedOps    1082000371                       # Number of ops (including micro ops) committed
testsys.switch_cpus.commit.swp_count                0                       # Number of s/w prefetches committed
testsys.switch_cpus.commit.refs             266831798                       # Number of memory references committed
testsys.switch_cpus.commit.loads            164099236                       # Number of loads committed
testsys.switch_cpus.commit.membars             577165                       # Number of memory barriers committed
testsys.switch_cpus.commit.branches         125261960                       # Number of branches committed
testsys.switch_cpus.commit.fp_insts                 0                       # Number of committed floating point instructions.
testsys.switch_cpus.commit.int_insts       1077439969                       # Number of committed integer instructions.
testsys.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
testsys.switch_cpus.commit.bw_lim_events     38899543                       # number cycles where commit BW limit reached
testsys.switch_cpus.commit.bw_limited               0                       # number of insts not committed due to BW limits
testsys.switch_cpus.rob.rob_reads          3905791136                       # The number of ROB reads
testsys.switch_cpus.rob.rob_writes         3550294089                       # The number of ROB writes
testsys.switch_cpus.timesIdled               23996743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
testsys.switch_cpus.idleCycles              860004362                       # Total number of cycles that the CPU has spent unscheduled due to idling
testsys.switch_cpus.quiesceCycles            28453186                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
testsys.switch_cpus.committedInsts          585491068                       # Number of Instructions Simulated
testsys.switch_cpus.committedOps           1082000371                       # Number of Ops (including micro ops) Simulated
testsys.switch_cpus.committedInsts_total    585491068                       # Number of Instructions Simulated
testsys.switch_cpus.cpi                      5.461482                       # CPI: Cycles Per Instruction
testsys.switch_cpus.cpi_total                5.461482                       # CPI: Total CPI of All Threads
testsys.switch_cpus.ipc                      0.183100                       # IPC: Instructions Per Cycle
testsys.switch_cpus.ipc_total                0.183100                       # IPC: Total IPC of All Threads
testsys.switch_cpus.int_regfile_reads      2863827231                       # number of integer regfile reads
testsys.switch_cpus.int_regfile_writes     1577810326                       # number of integer regfile writes
testsys.switch_cpus.fp_regfile_reads            20143                       # number of floating regfile reads
testsys.switch_cpus.misc_regfile_reads      704737448                       # number of misc regfile reads
testsys.switch_cpus.misc_regfile_writes       5295842                       # number of misc regfile writes
drivesys.physmem.bytes_read::pc.south_bridge.ide         7320                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::ethernet         2755232                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.dtb.walker       945280                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.itb.walker        84224                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.inst      2836283968                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::cpu.data       511064651                       # Number of bytes read from this memory
drivesys.physmem.bytes_read::total         3351140675                       # Number of bytes read from this memory
drivesys.physmem.bytes_inst_read::cpu.inst   2836283968                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_inst_read::total    2836283968                       # Number of instructions bytes read from this memory
drivesys.physmem.bytes_written::pc.south_bridge.ide      3764224                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::ethernet      3800212                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::cpu.data    356493834                       # Number of bytes written to this memory
drivesys.physmem.bytes_written::total       364058270                       # Number of bytes written to this memory
drivesys.physmem.num_reads::pc.south_bridge.ide          915                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::ethernet           107507                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.dtb.walker       118160                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.itb.walker        10528                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.inst        354535496                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::cpu.data         80952358                       # Number of read requests responded to by this memory
drivesys.physmem.num_reads::total           435724964                       # Number of read requests responded to by this memory
drivesys.physmem.num_writes::pc.south_bridge.ide        58816                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::ethernet          122507                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::cpu.data        51421171                       # Number of write requests responded to by this memory
drivesys.physmem.num_writes::total           51602494                       # Number of write requests responded to by this memory
drivesys.physmem.bw_read::pc.south_bridge.ide         6790                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::ethernet            2555611                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.dtb.walker       876793                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.itb.walker        78122                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.inst         2630791024                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::cpu.data          474037266                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_read::total            3108345606                       # Total read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::cpu.inst    2630791024                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_inst_read::total       2630791024                       # Instruction read bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::pc.south_bridge.ide      3491500                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::ethernet           3524881                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::cpu.data         330665332                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_write::total            337681713                       # Write bandwidth from this memory (bytes/s)
drivesys.physmem.bw_total::pc.south_bridge.ide      3498290                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::ethernet           6080492                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.dtb.walker       876793                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.itb.walker        78122                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.inst        2630791024                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::cpu.data         804702597                       # Total bandwidth to/from this memory (bytes/s)
drivesys.physmem.bw_total::total           3446027319                       # Total bandwidth to/from this memory (bytes/s)
drivesys.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks0.dma_write_full_pages          919                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_bytes      3764224                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks0.dma_write_txs          919                       # Number of DMA write transactions.
drivesys.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
drivesys.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
drivesys.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
drivesys.ethernet.txBytes                     1795168                       # Bytes Transmitted
drivesys.ethernet.rxBytes                     2840148                       # Bytes Received
drivesys.ethernet.txPackets                     25002                       # Number of Packets Transmitted
drivesys.ethernet.rxPackets                     25002                       # Number of Packets Received
drivesys.ethernet.txIpChecksums                     0                       # Number of tx IP Checksums done by device
drivesys.ethernet.rxIpChecksums                     0                       # Number of rx IP Checksums done by device
drivesys.ethernet.txTcpChecksums                 5000                       # Number of tx TCP Checksums done by device
drivesys.ethernet.rxTcpChecksums                25000                       # Number of rx TCP Checksums done by device
drivesys.ethernet.txUdpChecksums                    0                       # Number of tx UDP Checksums done by device
drivesys.ethernet.rxUdpChecksums                    0                       # Number of rx UDP Checksums done by device
drivesys.ethernet.descDMAReads                      0                       # Number of descriptors the device read w/ DMA
drivesys.ethernet.descDMAWrites                     0                       # Number of descriptors the device wrote w/ DMA
drivesys.ethernet.descDmaReadBytes                  0                       # number of descriptor bytes read w/ DMA
drivesys.ethernet.descDmaWriteBytes                 0                       # number of descriptor bytes write w/ DMA
drivesys.ethernet.totBandwidth               34395844                       # Total Bandwidth (bits/s)
drivesys.ethernet.totPackets                    50004                       # Total Packets
drivesys.ethernet.totBytes                    4635316                       # Total Bytes
drivesys.ethernet.totPPS                        46381                       # Total Tranmission Rate (packets/s)
drivesys.ethernet.txBandwidth                13320844                       # Transmit Bandwidth (bits/s)
drivesys.ethernet.rxBandwidth                21075001                       # Receive Bandwidth (bits/s)
drivesys.ethernet.txPPS                         23191                       # Packet Tranmission Rate (packets/s)
drivesys.ethernet.rxPPS                         23191                       # Packet Reception Rate (packets/s)
drivesys.ethernet.postedSwi                         0                       # number of software interrupts posted to CPU
drivesys.ethernet.coalescedSwi                      0                       # average number of Swi's coalesced into each post
drivesys.ethernet.totalSwi                          0                       # total number of Swi written to ISR
drivesys.ethernet.postedRxIdle                      0                       # number of rxIdle interrupts posted to CPU
drivesys.ethernet.coalescedRxIdle                   0                       # average number of RxIdle's coalesced into each post
drivesys.ethernet.totalRxIdle                       0                       # total number of RxIdle written to ISR
drivesys.ethernet.postedRxOk                        0                       # number of RxOk interrupts posted to CPU
drivesys.ethernet.coalescedRxOk                     0                       # average number of RxOk's coalesced into each post
drivesys.ethernet.totalRxOk                         0                       # total number of RxOk written to ISR
drivesys.ethernet.postedRxDesc                      0                       # number of RxDesc interrupts posted to CPU
drivesys.ethernet.coalescedRxDesc                   0                       # average number of RxDesc's coalesced into each post
drivesys.ethernet.totalRxDesc                       0                       # total number of RxDesc written to ISR
drivesys.ethernet.postedTxOk                        0                       # number of TxOk interrupts posted to CPU
drivesys.ethernet.coalescedTxOk                     0                       # average number of TxOk's coalesced into each post
drivesys.ethernet.totalTxOk                         0                       # total number of TxOk written to ISR
drivesys.ethernet.postedTxIdle                      0                       # number of TxIdle interrupts posted to CPU
drivesys.ethernet.coalescedTxIdle                   0                       # average number of TxIdle's coalesced into each post
drivesys.ethernet.totalTxIdle                       0                       # total number of TxIdle written to ISR
drivesys.ethernet.postedTxDesc                      0                       # number of TxDesc interrupts posted to CPU
drivesys.ethernet.coalescedTxDesc                   0                       # average number of TxDesc's coalesced into each post
drivesys.ethernet.totalTxDesc                       0                       # total number of TxDesc written to ISR
drivesys.ethernet.postedRxOrn                       0                       # number of RxOrn posted to CPU
drivesys.ethernet.coalescedRxOrn                    0                       # average number of RxOrn's coalesced into each post
drivesys.ethernet.totalRxOrn                        0                       # total number of RxOrn written to ISR
drivesys.ethernet.coalescedTotal                    0                       # average number of interrupts coalesced into each post
drivesys.ethernet.postedInterrupts              21096                       # number of posts to CPU
drivesys.ethernet.droppedPackets                    0                       # number of packets dropped
drivesys.cpu.numCycles                     3237561547                       # number of cpu cycles simulated
drivesys.cpu.numWorkItemsStarted                    0                       # number of work items this cpu started
drivesys.cpu.numWorkItemsCompleted                  0                       # number of work items this cpu completed
drivesys.cpu.committedInsts                 267783435                       # Number of instructions committed
drivesys.cpu.committedOps                   511637950                       # Number of ops (including micro ops) committed
drivesys.cpu.num_int_alu_accesses           509935399                       # Number of integer alu accesses
drivesys.cpu.num_fp_alu_accesses               115219                       # Number of float alu accesses
drivesys.cpu.num_func_calls                         0                       # number of times a function call or return occured
drivesys.cpu.num_conditional_control_insts     36542726                       # number of instructions that are conditional controls
drivesys.cpu.num_int_insts                  509935399                       # number of integer instructions
drivesys.cpu.num_fp_insts                      115219                       # number of float instructions
drivesys.cpu.num_int_register_reads        1315177325                       # number of times the integer registers were read
drivesys.cpu.num_int_register_writes        564306072                       # number of times the integer registers were written
drivesys.cpu.num_fp_register_reads             265268                       # number of times the floating registers were read
drivesys.cpu.num_fp_register_writes            115147                       # number of times the floating registers were written
drivesys.cpu.num_mem_refs                   132586650                       # number of memory refs
drivesys.cpu.num_load_insts                  81034170                       # Number of load instructions
drivesys.cpu.num_store_insts                 51552480                       # Number of store instructions
drivesys.cpu.num_idle_cycles             2639150392.143165                       # Number of idle cycles
drivesys.cpu.num_busy_cycles             598411154.856835                       # Number of busy cycles
drivesys.cpu.not_idle_fraction               0.184834                       # Percentage of non-idle cycles
drivesys.cpu.idle_fraction                   0.815166                       # Percentage of idle cycles
drivesys.cpu.kern.inst.arm                          0                       # number of arm instructions executed
drivesys.cpu.kern.inst.quiesce                      0                       # number of quiesce instructions executed
testsys.switch_cpus.kern.inst.arm                   0                       # number of arm instructions executed
testsys.switch_cpus.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
