Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Jun 22 01:36:47 2022
| Host         : buyatti running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 394
+-----------+----------+---------------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                         | Violations |
+-----------+----------+---------------------------------------------------------------------+------------+
| DPIP-2    | Warning  | Input pipelining                                                    | 133        |
| DPOP-3    | Warning  | PREG Output pipelining                                              | 106        |
| DPOP-4    | Warning  | MREG Output pipelining                                              | 63         |
| DPREG-7   | Warning  | DSP48E2_PregDynOpmodeZmuxP:                                         | 9          |
| PDCN-1569 | Warning  | LUT equation term check                                             | 6          |
| REQP-1935 | Warning  | RAMB36E2_nochange_collision_advisory                                | 2          |
| RTSTAT-10 | Warning  | No routable loads                                                   | 1          |
| AVAL-155  | Advisory | enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND | 58         |
| AVAL-156  | Advisory | enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND    | 16         |
+-----------+----------+---------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-2#1 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#2 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#3 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#4 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 input design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#5 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#6 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#7 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#8 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#9 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#10 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#11 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#12 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#13 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#14 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#15 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#16 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#17 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#18 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#19 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#20 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#21 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#22 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#23 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#24 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#25 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#26 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#27 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#28 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#29 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#30 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#31 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#32 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#33 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#34 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#35 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#36 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#37 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#38 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#39 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#40 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#41 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#42 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#43 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#44 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#45 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#46 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#47 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#48 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#49 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#50 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#51 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#52 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#53 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#54 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#55 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#56 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#57 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#58 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#59 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#60 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#61 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#62 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#63 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#64 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#65 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#66 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#67 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#68 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#69 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#70 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#71 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#72 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#73 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#74 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#75 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#76 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#77 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#78 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#79 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#80 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#81 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#82 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#83 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#84 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#85 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#86 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#87 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#88 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#89 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#90 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#91 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#92 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#93 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#94 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#95 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#96 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#97 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#98 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#99 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#100 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#101 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#102 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#103 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#104 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#105 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#106 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#107 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#108 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#109 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#110 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#111 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#112 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#113 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#114 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#115 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#116 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#117 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#118 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#119 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#120 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#121 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#122 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#123 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#124 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#125 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#126 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#127 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#128 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#129 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0 input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#130 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0 input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#131 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#132 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-2#133 Warning
Input pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0 input design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-3#1 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#2 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#3 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#4 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 output design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#5 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#6 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#7 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#8 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#9 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#10 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#11 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#12 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#13 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#14 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#15 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#16 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#17 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#18 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#19 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#20 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#21 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#22 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#23 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#24 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#25 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#26 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#27 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#28 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#29 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#30 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#31 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#32 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#33 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#34 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#35 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#36 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#37 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#38 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#39 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#40 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#41 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#42 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#43 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#44 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#45 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#46 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#47 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#48 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#49 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#50 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#51 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#52 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#53 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#54 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#55 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#56 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#57 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#58 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#59 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#60 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#61 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#62 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#63 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#64 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#65 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#66 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#67 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#68 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#69 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#70 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#71 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#72 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#73 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#74 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#75 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#76 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#77 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#78 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#79 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#80 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#81 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#82 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#83 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#84 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#85 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#86 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#87 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#88 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#89 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#90 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#91 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#92 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#93 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#94 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#95 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#96 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#97 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#98 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#99 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#100 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#101 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#102 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#103 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#104 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#105 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-3#106 Warning
PREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0 output design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-4#1 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#2 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#3 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#4 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2 multiplier stage design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#5 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#6 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#7 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#8 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#9 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#10 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#11 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#12 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#13 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#14 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#15 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#16 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#17 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#18 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#19 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#20 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#21 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#22 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#23 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#24 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#25 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#26 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#27 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#28 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#29 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#30 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#31 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#32 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#33 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#34 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#35 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#36 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#37 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#38 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#39 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#40 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#41 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#42 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#43 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#44 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#45 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#46 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#47 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#48 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#49 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#50 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#51 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#52 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#53 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#54 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#55 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#56 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#57 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#58 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#59 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#60 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#61 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0 multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_32ns_32ns_64_1_1_U1273/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#62 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-4#63 Warning
MREG Output pipelining  
DSP design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0 multiplier stage design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/mul_ln199_reg_8517_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-7#1 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#2 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#3 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#4 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#5 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#6 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#7 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#8 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-7#9 Warning
DSP48E2_PregDynOpmodeZmuxP:  
The DSP48E2 cell design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP with the given dynamic OPMODE[8:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

REQP-1935#1 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-1935#2 Warning
RAMB36E2_nochange_collision_advisory  
Synchronous clocking is detected for BRAM (design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
66 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb
 (the first 15 of 42 listed).
Related violations: <none>

AVAL-155#1 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#2 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#3 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#4 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#5 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#6 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#7 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#8 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#9 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#10 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#11 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#12 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#13 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#14 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#15 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP3/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#16 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP4/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#17 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#18 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#19 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#20 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U485/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#21 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U486/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#22 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U487/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#23 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U488/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#24 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#25 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U490/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#26 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U491/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#27 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#28 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#29 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U494/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#30 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#31 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#32 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#33 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#34 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#35 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#36 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#37 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#38 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#39 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#40 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#41 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#42 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#43 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#44 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#45 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#46 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#47 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#48 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#49 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#50 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#51 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#52 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#53 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#54 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#55 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#56 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#57 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U478/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-155#58 Advisory
enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/fsub_32ns_32ns_32_4_full_dsp_0_U479/stereolbm_accel_fsub_32ns_32ns_32_4_full_dsp_0_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#1 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#2 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/i_no_versal_es1_workaround.DSP48E1_GEN.DSP48E1_DEL/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#3 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/stereolbm_accel_dadd_64ns_64ns_64_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#4 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#5 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U529/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#6 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP_SIMD/DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#7 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/stereolbm_accel_dmul_64ns_64ns_64_5_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#8 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U495/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#9 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#10 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U497/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#11 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U498/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#12 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U499/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#13 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#14 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U501/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#15 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>

AVAL-156#16 Advisory
enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND  
design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U503/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
Related violations: <none>


