// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_5 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_5_val,
        x_6_val,
        x_10_val,
        x_11_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_10_val;
input  [17:0] x_11_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_308_p2;
reg   [0:0] icmp_ln86_reg_1302;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1302_pp0_iter1_reg;
wire   [0:0] icmp_ln86_141_fu_314_p2;
reg   [0:0] icmp_ln86_141_reg_1309;
reg   [0:0] icmp_ln86_141_reg_1309_pp0_iter1_reg;
wire   [0:0] icmp_ln86_142_fu_320_p2;
reg   [0:0] icmp_ln86_142_reg_1315;
wire   [0:0] icmp_ln86_143_fu_326_p2;
reg   [0:0] icmp_ln86_143_reg_1321;
reg   [0:0] icmp_ln86_143_reg_1321_pp0_iter1_reg;
wire   [0:0] icmp_ln86_144_fu_332_p2;
reg   [0:0] icmp_ln86_144_reg_1327;
reg   [0:0] icmp_ln86_144_reg_1327_pp0_iter1_reg;
wire   [0:0] icmp_ln86_145_fu_338_p2;
reg   [0:0] icmp_ln86_145_reg_1333;
reg   [0:0] icmp_ln86_145_reg_1333_pp0_iter1_reg;
reg   [0:0] icmp_ln86_145_reg_1333_pp0_iter2_reg;
reg   [0:0] icmp_ln86_145_reg_1333_pp0_iter3_reg;
wire   [0:0] icmp_ln86_146_fu_344_p2;
reg   [0:0] icmp_ln86_146_reg_1339;
wire   [0:0] icmp_ln86_147_fu_350_p2;
reg   [0:0] icmp_ln86_147_reg_1345;
reg   [0:0] icmp_ln86_147_reg_1345_pp0_iter1_reg;
wire   [0:0] icmp_ln86_148_fu_356_p2;
reg   [0:0] icmp_ln86_148_reg_1351;
reg   [0:0] icmp_ln86_148_reg_1351_pp0_iter1_reg;
reg   [0:0] icmp_ln86_148_reg_1351_pp0_iter2_reg;
wire   [0:0] icmp_ln86_149_fu_362_p2;
reg   [0:0] icmp_ln86_149_reg_1357;
reg   [0:0] icmp_ln86_149_reg_1357_pp0_iter1_reg;
reg   [0:0] icmp_ln86_149_reg_1357_pp0_iter2_reg;
reg   [0:0] icmp_ln86_149_reg_1357_pp0_iter3_reg;
wire   [0:0] icmp_ln86_150_fu_368_p2;
reg   [0:0] icmp_ln86_150_reg_1363;
reg   [0:0] icmp_ln86_150_reg_1363_pp0_iter1_reg;
reg   [0:0] icmp_ln86_150_reg_1363_pp0_iter2_reg;
reg   [0:0] icmp_ln86_150_reg_1363_pp0_iter3_reg;
wire   [0:0] icmp_ln86_151_fu_374_p2;
reg   [0:0] icmp_ln86_151_reg_1369;
reg   [0:0] icmp_ln86_151_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_151_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_151_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_151_reg_1369_pp0_iter4_reg;
wire   [0:0] icmp_ln86_152_fu_380_p2;
reg   [0:0] icmp_ln86_152_reg_1375;
reg   [0:0] icmp_ln86_152_reg_1375_pp0_iter1_reg;
reg   [0:0] icmp_ln86_152_reg_1375_pp0_iter2_reg;
reg   [0:0] icmp_ln86_152_reg_1375_pp0_iter3_reg;
reg   [0:0] icmp_ln86_152_reg_1375_pp0_iter4_reg;
reg   [0:0] icmp_ln86_152_reg_1375_pp0_iter5_reg;
wire   [0:0] icmp_ln86_153_fu_386_p2;
reg   [0:0] icmp_ln86_153_reg_1381;
reg   [0:0] icmp_ln86_153_reg_1381_pp0_iter1_reg;
wire   [0:0] icmp_ln86_154_fu_392_p2;
reg   [0:0] icmp_ln86_154_reg_1388;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter2_reg;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter3_reg;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter4_reg;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter5_reg;
reg   [0:0] icmp_ln86_154_reg_1388_pp0_iter6_reg;
wire   [0:0] icmp_ln86_155_fu_398_p2;
reg   [0:0] icmp_ln86_155_reg_1394;
reg   [0:0] icmp_ln86_155_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_156_fu_404_p2;
reg   [0:0] icmp_ln86_156_reg_1399;
reg   [0:0] icmp_ln86_156_reg_1399_pp0_iter1_reg;
wire   [0:0] icmp_ln86_157_fu_410_p2;
reg   [0:0] icmp_ln86_157_reg_1404;
reg   [0:0] icmp_ln86_157_reg_1404_pp0_iter1_reg;
reg   [0:0] icmp_ln86_157_reg_1404_pp0_iter2_reg;
wire   [0:0] icmp_ln86_158_fu_416_p2;
reg   [0:0] icmp_ln86_158_reg_1409;
reg   [0:0] icmp_ln86_158_reg_1409_pp0_iter1_reg;
reg   [0:0] icmp_ln86_158_reg_1409_pp0_iter2_reg;
wire   [0:0] icmp_ln86_159_fu_422_p2;
reg   [0:0] icmp_ln86_159_reg_1414;
reg   [0:0] icmp_ln86_159_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_159_reg_1414_pp0_iter2_reg;
wire   [0:0] icmp_ln86_160_fu_428_p2;
reg   [0:0] icmp_ln86_160_reg_1419;
reg   [0:0] icmp_ln86_160_reg_1419_pp0_iter1_reg;
reg   [0:0] icmp_ln86_160_reg_1419_pp0_iter2_reg;
reg   [0:0] icmp_ln86_160_reg_1419_pp0_iter3_reg;
wire   [0:0] icmp_ln86_161_fu_434_p2;
reg   [0:0] icmp_ln86_161_reg_1424;
reg   [0:0] icmp_ln86_161_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_161_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_161_reg_1424_pp0_iter3_reg;
wire   [0:0] icmp_ln86_162_fu_440_p2;
reg   [0:0] icmp_ln86_162_reg_1429;
reg   [0:0] icmp_ln86_162_reg_1429_pp0_iter1_reg;
reg   [0:0] icmp_ln86_162_reg_1429_pp0_iter2_reg;
reg   [0:0] icmp_ln86_162_reg_1429_pp0_iter3_reg;
wire   [0:0] icmp_ln86_163_fu_446_p2;
reg   [0:0] icmp_ln86_163_reg_1434;
reg   [0:0] icmp_ln86_163_reg_1434_pp0_iter1_reg;
reg   [0:0] icmp_ln86_163_reg_1434_pp0_iter2_reg;
reg   [0:0] icmp_ln86_163_reg_1434_pp0_iter3_reg;
reg   [0:0] icmp_ln86_163_reg_1434_pp0_iter4_reg;
wire   [0:0] icmp_ln86_164_fu_452_p2;
reg   [0:0] icmp_ln86_164_reg_1439;
reg   [0:0] icmp_ln86_164_reg_1439_pp0_iter1_reg;
reg   [0:0] icmp_ln86_164_reg_1439_pp0_iter2_reg;
reg   [0:0] icmp_ln86_164_reg_1439_pp0_iter3_reg;
reg   [0:0] icmp_ln86_164_reg_1439_pp0_iter4_reg;
wire   [0:0] icmp_ln86_165_fu_458_p2;
reg   [0:0] icmp_ln86_165_reg_1444;
reg   [0:0] icmp_ln86_165_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln86_165_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln86_165_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln86_165_reg_1444_pp0_iter4_reg;
wire   [0:0] icmp_ln86_166_fu_464_p2;
reg   [0:0] icmp_ln86_166_reg_1449;
reg   [0:0] icmp_ln86_166_reg_1449_pp0_iter1_reg;
reg   [0:0] icmp_ln86_166_reg_1449_pp0_iter2_reg;
reg   [0:0] icmp_ln86_166_reg_1449_pp0_iter3_reg;
reg   [0:0] icmp_ln86_166_reg_1449_pp0_iter4_reg;
reg   [0:0] icmp_ln86_166_reg_1449_pp0_iter5_reg;
wire   [0:0] icmp_ln86_167_fu_470_p2;
reg   [0:0] icmp_ln86_167_reg_1454;
reg   [0:0] icmp_ln86_167_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_167_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_167_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_167_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_167_reg_1454_pp0_iter5_reg;
wire   [0:0] icmp_ln86_168_fu_476_p2;
reg   [0:0] icmp_ln86_168_reg_1459;
reg   [0:0] icmp_ln86_168_reg_1459_pp0_iter1_reg;
reg   [0:0] icmp_ln86_168_reg_1459_pp0_iter2_reg;
reg   [0:0] icmp_ln86_168_reg_1459_pp0_iter3_reg;
reg   [0:0] icmp_ln86_168_reg_1459_pp0_iter4_reg;
reg   [0:0] icmp_ln86_168_reg_1459_pp0_iter5_reg;
wire   [0:0] icmp_ln86_169_fu_482_p2;
reg   [0:0] icmp_ln86_169_reg_1464;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter4_reg;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter5_reg;
reg   [0:0] icmp_ln86_169_reg_1464_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_488_p2;
reg   [0:0] xor_ln104_reg_1469;
wire   [0:0] and_ln102_fu_494_p2;
reg   [0:0] and_ln102_reg_1475;
wire   [0:0] and_ln102_136_fu_498_p2;
reg   [0:0] and_ln102_136_reg_1481;
reg   [0:0] and_ln102_136_reg_1481_pp0_iter2_reg;
reg   [0:0] and_ln102_136_reg_1481_pp0_iter3_reg;
reg   [0:0] and_ln102_136_reg_1481_pp0_iter4_reg;
wire   [0:0] and_ln102_137_fu_512_p2;
reg   [0:0] and_ln102_137_reg_1488;
wire   [0:0] and_ln102_140_fu_517_p2;
reg   [0:0] and_ln102_140_reg_1494;
wire   [0:0] and_ln104_33_fu_527_p2;
reg   [0:0] and_ln104_33_reg_1500;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter2_reg;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter3_reg;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter4_reg;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter5_reg;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter6_reg;
reg   [0:0] and_ln104_33_reg_1500_pp0_iter7_reg;
wire   [0:0] and_ln102_141_fu_533_p2;
reg   [0:0] and_ln102_141_reg_1507;
wire   [0:0] and_ln104_34_fu_543_p2;
reg   [0:0] and_ln104_34_reg_1513;
wire   [0:0] and_ln104_30_fu_564_p2;
reg   [0:0] and_ln104_30_reg_1522;
wire   [0:0] and_ln102_138_fu_569_p2;
reg   [0:0] and_ln102_138_reg_1527;
reg   [0:0] and_ln102_138_reg_1527_pp0_iter3_reg;
wire   [0:0] and_ln104_31_fu_579_p2;
reg   [0:0] and_ln104_31_reg_1534;
reg   [0:0] and_ln104_31_reg_1534_pp0_iter3_reg;
wire   [0:0] and_ln102_142_fu_590_p2;
reg   [0:0] and_ln102_142_reg_1540;
wire   [0:0] and_ln102_147_fu_595_p2;
reg   [0:0] and_ln102_147_reg_1545;
reg   [0:0] and_ln102_147_reg_1545_pp0_iter3_reg;
reg   [0:0] and_ln102_147_reg_1545_pp0_iter4_reg;
reg   [0:0] and_ln102_147_reg_1545_pp0_iter5_reg;
wire   [0:0] or_ln117_136_fu_662_p2;
reg   [0:0] or_ln117_136_reg_1551;
wire   [2:0] select_ln117_138_fu_674_p3;
reg   [2:0] select_ln117_138_reg_1556;
wire   [0:0] or_ln117_138_fu_682_p2;
reg   [0:0] or_ln117_138_reg_1561;
wire   [0:0] or_ln117_140_fu_688_p2;
reg   [0:0] or_ln117_140_reg_1567;
wire   [0:0] or_ln117_148_fu_692_p2;
reg   [0:0] or_ln117_148_reg_1575;
reg   [0:0] or_ln117_148_reg_1575_pp0_iter3_reg;
reg   [0:0] or_ln117_148_reg_1575_pp0_iter4_reg;
wire   [0:0] and_ln102_144_fu_705_p2;
reg   [0:0] and_ln102_144_reg_1584;
wire   [0:0] or_ln117_142_fu_776_p2;
reg   [0:0] or_ln117_142_reg_1590;
wire   [3:0] select_ln117_144_fu_789_p3;
reg   [3:0] select_ln117_144_reg_1595;
wire   [0:0] or_ln117_144_fu_797_p2;
reg   [0:0] or_ln117_144_reg_1600;
wire   [0:0] and_ln102_139_fu_801_p2;
reg   [0:0] and_ln102_139_reg_1607;
wire   [0:0] and_ln104_32_fu_810_p2;
reg   [0:0] and_ln104_32_reg_1613;
reg   [0:0] and_ln104_32_reg_1613_pp0_iter5_reg;
wire   [0:0] and_ln102_145_fu_825_p2;
reg   [0:0] and_ln102_145_reg_1619;
wire   [4:0] select_ln117_150_fu_916_p3;
reg   [4:0] select_ln117_150_reg_1624;
wire   [0:0] or_ln117_150_fu_923_p2;
reg   [0:0] or_ln117_150_reg_1629;
wire   [0:0] or_ln117_154_fu_1006_p2;
reg   [0:0] or_ln117_154_reg_1635;
wire   [4:0] select_ln117_156_fu_1020_p3;
reg   [4:0] select_ln117_156_reg_1640;
wire   [0:0] or_ln117_156_fu_1028_p2;
reg   [0:0] or_ln117_156_reg_1645;
wire   [0:0] or_ln117_158_fu_1084_p2;
reg   [0:0] or_ln117_158_reg_1652;
reg   [0:0] or_ln117_158_reg_1652_pp0_iter7_reg;
wire   [0:0] or_ln117_160_fu_1110_p2;
reg   [0:0] or_ln117_160_reg_1657;
wire   [4:0] select_ln117_162_fu_1124_p3;
reg   [4:0] select_ln117_162_reg_1662;
wire   [11:0] tmp_fu_1159_p65;
reg   [11:0] tmp_reg_1667;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_69_fu_502_p2;
wire   [0:0] and_ln104_29_fu_507_p2;
wire   [0:0] xor_ln104_73_fu_522_p2;
wire   [0:0] xor_ln104_80_fu_538_p2;
wire   [0:0] xor_ln104_68_fu_549_p2;
wire   [0:0] xor_ln104_70_fu_559_p2;
wire   [0:0] and_ln104_fu_554_p2;
wire   [0:0] xor_ln104_71_fu_574_p2;
wire   [0:0] xor_ln104_74_fu_585_p2;
wire   [0:0] and_ln102_164_fu_603_p2;
wire   [0:0] and_ln102_149_fu_599_p2;
wire   [0:0] xor_ln117_fu_618_p2;
wire   [0:0] or_ln117_163_fu_623_p2;
wire   [0:0] or_ln117_fu_613_p2;
wire   [1:0] zext_ln117_fu_628_p1;
wire   [0:0] or_ln117_134_fu_632_p2;
wire   [0:0] and_ln102_150_fu_608_p2;
wire   [1:0] select_ln117_fu_636_p3;
wire   [1:0] select_ln117_136_fu_650_p3;
wire   [0:0] or_ln117_135_fu_644_p2;
wire   [2:0] zext_ln117_16_fu_658_p1;
wire   [2:0] select_ln117_137_fu_666_p3;
wire   [0:0] xor_ln104_75_fu_696_p2;
wire   [0:0] and_ln102_165_fu_713_p2;
wire   [0:0] and_ln102_143_fu_701_p2;
wire   [0:0] and_ln102_151_fu_709_p2;
wire   [0:0] or_ln117_137_fu_728_p2;
wire   [0:0] and_ln102_152_fu_718_p2;
wire   [2:0] select_ln117_139_fu_733_p3;
wire   [2:0] select_ln117_140_fu_745_p3;
wire   [0:0] or_ln117_139_fu_740_p2;
wire   [3:0] zext_ln117_17_fu_752_p1;
wire   [0:0] and_ln102_153_fu_723_p2;
wire   [3:0] select_ln117_141_fu_756_p3;
wire   [0:0] or_ln117_141_fu_764_p2;
wire   [3:0] select_ln117_142_fu_769_p3;
wire   [3:0] select_ln117_143_fu_781_p3;
wire   [0:0] xor_ln104_72_fu_805_p2;
wire   [0:0] xor_ln104_76_fu_815_p2;
wire   [0:0] and_ln102_166_fu_830_p2;
wire   [0:0] xor_ln104_77_fu_820_p2;
wire   [0:0] and_ln102_167_fu_844_p2;
wire   [0:0] and_ln102_154_fu_835_p2;
wire   [0:0] or_ln117_143_fu_854_p2;
wire   [0:0] and_ln102_155_fu_840_p2;
wire   [3:0] select_ln117_145_fu_859_p3;
wire   [0:0] or_ln117_145_fu_866_p2;
wire   [3:0] select_ln117_146_fu_871_p3;
wire   [0:0] or_ln117_146_fu_878_p2;
wire   [0:0] and_ln102_156_fu_849_p2;
wire   [3:0] select_ln117_147_fu_882_p3;
wire   [3:0] select_ln117_148_fu_896_p3;
wire   [0:0] or_ln117_147_fu_890_p2;
wire   [4:0] zext_ln117_18_fu_904_p1;
wire   [4:0] select_ln117_149_fu_908_p3;
wire   [0:0] xor_ln104_78_fu_928_p2;
wire   [0:0] and_ln102_168_fu_941_p2;
wire   [0:0] and_ln102_146_fu_933_p2;
wire   [0:0] and_ln102_157_fu_937_p2;
wire   [0:0] or_ln117_149_fu_956_p2;
wire   [0:0] and_ln102_158_fu_946_p2;
wire   [4:0] select_ln117_151_fu_961_p3;
wire   [0:0] or_ln117_151_fu_968_p2;
wire   [4:0] select_ln117_152_fu_973_p3;
wire   [0:0] or_ln117_152_fu_980_p2;
wire   [0:0] and_ln102_159_fu_951_p2;
wire   [4:0] select_ln117_153_fu_984_p3;
wire   [0:0] or_ln117_153_fu_992_p2;
wire   [4:0] select_ln117_154_fu_998_p3;
wire   [4:0] select_ln117_155_fu_1012_p3;
wire   [0:0] xor_ln104_79_fu_1032_p2;
wire   [0:0] and_ln102_169_fu_1041_p2;
wire   [0:0] and_ln102_148_fu_1037_p2;
wire   [0:0] and_ln102_160_fu_1046_p2;
wire   [0:0] or_ln117_155_fu_1060_p2;
wire   [0:0] and_ln102_161_fu_1051_p2;
wire   [4:0] select_ln117_157_fu_1065_p3;
wire   [0:0] or_ln117_157_fu_1072_p2;
wire   [4:0] select_ln117_158_fu_1077_p3;
wire   [0:0] and_ln102_162_fu_1055_p2;
wire   [4:0] select_ln117_159_fu_1088_p3;
wire   [0:0] or_ln117_159_fu_1096_p2;
wire   [4:0] select_ln117_160_fu_1102_p3;
wire   [4:0] select_ln117_161_fu_1116_p3;
wire   [0:0] xor_ln104_81_fu_1132_p2;
wire   [0:0] and_ln102_170_fu_1137_p2;
wire   [0:0] and_ln102_163_fu_1142_p2;
wire   [0:0] or_ln117_161_fu_1147_p2;
wire   [11:0] tmp_fu_1159_p63;
wire   [4:0] tmp_fu_1159_p64;
wire   [0:0] or_ln117_162_fu_1291_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_11_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1159_p1;
wire   [4:0] tmp_fu_1159_p3;
wire   [4:0] tmp_fu_1159_p5;
wire   [4:0] tmp_fu_1159_p7;
wire   [4:0] tmp_fu_1159_p9;
wire   [4:0] tmp_fu_1159_p11;
wire   [4:0] tmp_fu_1159_p13;
wire   [4:0] tmp_fu_1159_p15;
wire   [4:0] tmp_fu_1159_p17;
wire   [4:0] tmp_fu_1159_p19;
wire   [4:0] tmp_fu_1159_p21;
wire   [4:0] tmp_fu_1159_p23;
wire   [4:0] tmp_fu_1159_p25;
wire   [4:0] tmp_fu_1159_p27;
wire   [4:0] tmp_fu_1159_p29;
wire   [4:0] tmp_fu_1159_p31;
wire  signed [4:0] tmp_fu_1159_p33;
wire  signed [4:0] tmp_fu_1159_p35;
wire  signed [4:0] tmp_fu_1159_p37;
wire  signed [4:0] tmp_fu_1159_p39;
wire  signed [4:0] tmp_fu_1159_p41;
wire  signed [4:0] tmp_fu_1159_p43;
wire  signed [4:0] tmp_fu_1159_p45;
wire  signed [4:0] tmp_fu_1159_p47;
wire  signed [4:0] tmp_fu_1159_p49;
wire  signed [4:0] tmp_fu_1159_p51;
wire  signed [4:0] tmp_fu_1159_p53;
wire  signed [4:0] tmp_fu_1159_p55;
wire  signed [4:0] tmp_fu_1159_p57;
wire  signed [4:0] tmp_fu_1159_p59;
wire  signed [4:0] tmp_fu_1159_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_63_5_12_1_1_x5 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x5_U1195(
    .din0(12'd3528),
    .din1(12'd3968),
    .din2(12'd119),
    .din3(12'd170),
    .din4(12'd26),
    .din5(12'd397),
    .din6(12'd136),
    .din7(12'd1455),
    .din8(12'd3788),
    .din9(12'd45),
    .din10(12'd487),
    .din11(12'd6),
    .din12(12'd4018),
    .din13(12'd151),
    .din14(12'd3352),
    .din15(12'd4028),
    .din16(12'd3528),
    .din17(12'd19),
    .din18(12'd300),
    .din19(12'd4073),
    .din20(12'd3987),
    .din21(12'd568),
    .din22(12'd3840),
    .din23(12'd3762),
    .din24(12'd579),
    .din25(12'd3642),
    .din26(12'd191),
    .din27(12'd46),
    .din28(12'd3754),
    .din29(12'd4010),
    .din30(12'd14),
    .def(tmp_fu_1159_p63),
    .sel(tmp_fu_1159_p64),
    .dout(tmp_fu_1159_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_136_reg_1481 <= and_ln102_136_fu_498_p2;
        and_ln102_136_reg_1481_pp0_iter2_reg <= and_ln102_136_reg_1481;
        and_ln102_136_reg_1481_pp0_iter3_reg <= and_ln102_136_reg_1481_pp0_iter2_reg;
        and_ln102_136_reg_1481_pp0_iter4_reg <= and_ln102_136_reg_1481_pp0_iter3_reg;
        and_ln102_137_reg_1488 <= and_ln102_137_fu_512_p2;
        and_ln102_138_reg_1527 <= and_ln102_138_fu_569_p2;
        and_ln102_138_reg_1527_pp0_iter3_reg <= and_ln102_138_reg_1527;
        and_ln102_139_reg_1607 <= and_ln102_139_fu_801_p2;
        and_ln102_140_reg_1494 <= and_ln102_140_fu_517_p2;
        and_ln102_141_reg_1507 <= and_ln102_141_fu_533_p2;
        and_ln102_142_reg_1540 <= and_ln102_142_fu_590_p2;
        and_ln102_144_reg_1584 <= and_ln102_144_fu_705_p2;
        and_ln102_145_reg_1619 <= and_ln102_145_fu_825_p2;
        and_ln102_147_reg_1545 <= and_ln102_147_fu_595_p2;
        and_ln102_147_reg_1545_pp0_iter3_reg <= and_ln102_147_reg_1545;
        and_ln102_147_reg_1545_pp0_iter4_reg <= and_ln102_147_reg_1545_pp0_iter3_reg;
        and_ln102_147_reg_1545_pp0_iter5_reg <= and_ln102_147_reg_1545_pp0_iter4_reg;
        and_ln102_reg_1475 <= and_ln102_fu_494_p2;
        and_ln104_30_reg_1522 <= and_ln104_30_fu_564_p2;
        and_ln104_31_reg_1534 <= and_ln104_31_fu_579_p2;
        and_ln104_31_reg_1534_pp0_iter3_reg <= and_ln104_31_reg_1534;
        and_ln104_32_reg_1613 <= and_ln104_32_fu_810_p2;
        and_ln104_32_reg_1613_pp0_iter5_reg <= and_ln104_32_reg_1613;
        and_ln104_33_reg_1500 <= and_ln104_33_fu_527_p2;
        and_ln104_33_reg_1500_pp0_iter2_reg <= and_ln104_33_reg_1500;
        and_ln104_33_reg_1500_pp0_iter3_reg <= and_ln104_33_reg_1500_pp0_iter2_reg;
        and_ln104_33_reg_1500_pp0_iter4_reg <= and_ln104_33_reg_1500_pp0_iter3_reg;
        and_ln104_33_reg_1500_pp0_iter5_reg <= and_ln104_33_reg_1500_pp0_iter4_reg;
        and_ln104_33_reg_1500_pp0_iter6_reg <= and_ln104_33_reg_1500_pp0_iter5_reg;
        and_ln104_33_reg_1500_pp0_iter7_reg <= and_ln104_33_reg_1500_pp0_iter6_reg;
        and_ln104_34_reg_1513 <= and_ln104_34_fu_543_p2;
        icmp_ln86_141_reg_1309 <= icmp_ln86_141_fu_314_p2;
        icmp_ln86_141_reg_1309_pp0_iter1_reg <= icmp_ln86_141_reg_1309;
        icmp_ln86_142_reg_1315 <= icmp_ln86_142_fu_320_p2;
        icmp_ln86_143_reg_1321 <= icmp_ln86_143_fu_326_p2;
        icmp_ln86_143_reg_1321_pp0_iter1_reg <= icmp_ln86_143_reg_1321;
        icmp_ln86_144_reg_1327 <= icmp_ln86_144_fu_332_p2;
        icmp_ln86_144_reg_1327_pp0_iter1_reg <= icmp_ln86_144_reg_1327;
        icmp_ln86_145_reg_1333 <= icmp_ln86_145_fu_338_p2;
        icmp_ln86_145_reg_1333_pp0_iter1_reg <= icmp_ln86_145_reg_1333;
        icmp_ln86_145_reg_1333_pp0_iter2_reg <= icmp_ln86_145_reg_1333_pp0_iter1_reg;
        icmp_ln86_145_reg_1333_pp0_iter3_reg <= icmp_ln86_145_reg_1333_pp0_iter2_reg;
        icmp_ln86_146_reg_1339 <= icmp_ln86_146_fu_344_p2;
        icmp_ln86_147_reg_1345 <= icmp_ln86_147_fu_350_p2;
        icmp_ln86_147_reg_1345_pp0_iter1_reg <= icmp_ln86_147_reg_1345;
        icmp_ln86_148_reg_1351 <= icmp_ln86_148_fu_356_p2;
        icmp_ln86_148_reg_1351_pp0_iter1_reg <= icmp_ln86_148_reg_1351;
        icmp_ln86_148_reg_1351_pp0_iter2_reg <= icmp_ln86_148_reg_1351_pp0_iter1_reg;
        icmp_ln86_149_reg_1357 <= icmp_ln86_149_fu_362_p2;
        icmp_ln86_149_reg_1357_pp0_iter1_reg <= icmp_ln86_149_reg_1357;
        icmp_ln86_149_reg_1357_pp0_iter2_reg <= icmp_ln86_149_reg_1357_pp0_iter1_reg;
        icmp_ln86_149_reg_1357_pp0_iter3_reg <= icmp_ln86_149_reg_1357_pp0_iter2_reg;
        icmp_ln86_150_reg_1363 <= icmp_ln86_150_fu_368_p2;
        icmp_ln86_150_reg_1363_pp0_iter1_reg <= icmp_ln86_150_reg_1363;
        icmp_ln86_150_reg_1363_pp0_iter2_reg <= icmp_ln86_150_reg_1363_pp0_iter1_reg;
        icmp_ln86_150_reg_1363_pp0_iter3_reg <= icmp_ln86_150_reg_1363_pp0_iter2_reg;
        icmp_ln86_151_reg_1369 <= icmp_ln86_151_fu_374_p2;
        icmp_ln86_151_reg_1369_pp0_iter1_reg <= icmp_ln86_151_reg_1369;
        icmp_ln86_151_reg_1369_pp0_iter2_reg <= icmp_ln86_151_reg_1369_pp0_iter1_reg;
        icmp_ln86_151_reg_1369_pp0_iter3_reg <= icmp_ln86_151_reg_1369_pp0_iter2_reg;
        icmp_ln86_151_reg_1369_pp0_iter4_reg <= icmp_ln86_151_reg_1369_pp0_iter3_reg;
        icmp_ln86_152_reg_1375 <= icmp_ln86_152_fu_380_p2;
        icmp_ln86_152_reg_1375_pp0_iter1_reg <= icmp_ln86_152_reg_1375;
        icmp_ln86_152_reg_1375_pp0_iter2_reg <= icmp_ln86_152_reg_1375_pp0_iter1_reg;
        icmp_ln86_152_reg_1375_pp0_iter3_reg <= icmp_ln86_152_reg_1375_pp0_iter2_reg;
        icmp_ln86_152_reg_1375_pp0_iter4_reg <= icmp_ln86_152_reg_1375_pp0_iter3_reg;
        icmp_ln86_152_reg_1375_pp0_iter5_reg <= icmp_ln86_152_reg_1375_pp0_iter4_reg;
        icmp_ln86_153_reg_1381 <= icmp_ln86_153_fu_386_p2;
        icmp_ln86_153_reg_1381_pp0_iter1_reg <= icmp_ln86_153_reg_1381;
        icmp_ln86_154_reg_1388 <= icmp_ln86_154_fu_392_p2;
        icmp_ln86_154_reg_1388_pp0_iter1_reg <= icmp_ln86_154_reg_1388;
        icmp_ln86_154_reg_1388_pp0_iter2_reg <= icmp_ln86_154_reg_1388_pp0_iter1_reg;
        icmp_ln86_154_reg_1388_pp0_iter3_reg <= icmp_ln86_154_reg_1388_pp0_iter2_reg;
        icmp_ln86_154_reg_1388_pp0_iter4_reg <= icmp_ln86_154_reg_1388_pp0_iter3_reg;
        icmp_ln86_154_reg_1388_pp0_iter5_reg <= icmp_ln86_154_reg_1388_pp0_iter4_reg;
        icmp_ln86_154_reg_1388_pp0_iter6_reg <= icmp_ln86_154_reg_1388_pp0_iter5_reg;
        icmp_ln86_155_reg_1394 <= icmp_ln86_155_fu_398_p2;
        icmp_ln86_155_reg_1394_pp0_iter1_reg <= icmp_ln86_155_reg_1394;
        icmp_ln86_156_reg_1399 <= icmp_ln86_156_fu_404_p2;
        icmp_ln86_156_reg_1399_pp0_iter1_reg <= icmp_ln86_156_reg_1399;
        icmp_ln86_157_reg_1404 <= icmp_ln86_157_fu_410_p2;
        icmp_ln86_157_reg_1404_pp0_iter1_reg <= icmp_ln86_157_reg_1404;
        icmp_ln86_157_reg_1404_pp0_iter2_reg <= icmp_ln86_157_reg_1404_pp0_iter1_reg;
        icmp_ln86_158_reg_1409 <= icmp_ln86_158_fu_416_p2;
        icmp_ln86_158_reg_1409_pp0_iter1_reg <= icmp_ln86_158_reg_1409;
        icmp_ln86_158_reg_1409_pp0_iter2_reg <= icmp_ln86_158_reg_1409_pp0_iter1_reg;
        icmp_ln86_159_reg_1414 <= icmp_ln86_159_fu_422_p2;
        icmp_ln86_159_reg_1414_pp0_iter1_reg <= icmp_ln86_159_reg_1414;
        icmp_ln86_159_reg_1414_pp0_iter2_reg <= icmp_ln86_159_reg_1414_pp0_iter1_reg;
        icmp_ln86_160_reg_1419 <= icmp_ln86_160_fu_428_p2;
        icmp_ln86_160_reg_1419_pp0_iter1_reg <= icmp_ln86_160_reg_1419;
        icmp_ln86_160_reg_1419_pp0_iter2_reg <= icmp_ln86_160_reg_1419_pp0_iter1_reg;
        icmp_ln86_160_reg_1419_pp0_iter3_reg <= icmp_ln86_160_reg_1419_pp0_iter2_reg;
        icmp_ln86_161_reg_1424 <= icmp_ln86_161_fu_434_p2;
        icmp_ln86_161_reg_1424_pp0_iter1_reg <= icmp_ln86_161_reg_1424;
        icmp_ln86_161_reg_1424_pp0_iter2_reg <= icmp_ln86_161_reg_1424_pp0_iter1_reg;
        icmp_ln86_161_reg_1424_pp0_iter3_reg <= icmp_ln86_161_reg_1424_pp0_iter2_reg;
        icmp_ln86_162_reg_1429 <= icmp_ln86_162_fu_440_p2;
        icmp_ln86_162_reg_1429_pp0_iter1_reg <= icmp_ln86_162_reg_1429;
        icmp_ln86_162_reg_1429_pp0_iter2_reg <= icmp_ln86_162_reg_1429_pp0_iter1_reg;
        icmp_ln86_162_reg_1429_pp0_iter3_reg <= icmp_ln86_162_reg_1429_pp0_iter2_reg;
        icmp_ln86_163_reg_1434 <= icmp_ln86_163_fu_446_p2;
        icmp_ln86_163_reg_1434_pp0_iter1_reg <= icmp_ln86_163_reg_1434;
        icmp_ln86_163_reg_1434_pp0_iter2_reg <= icmp_ln86_163_reg_1434_pp0_iter1_reg;
        icmp_ln86_163_reg_1434_pp0_iter3_reg <= icmp_ln86_163_reg_1434_pp0_iter2_reg;
        icmp_ln86_163_reg_1434_pp0_iter4_reg <= icmp_ln86_163_reg_1434_pp0_iter3_reg;
        icmp_ln86_164_reg_1439 <= icmp_ln86_164_fu_452_p2;
        icmp_ln86_164_reg_1439_pp0_iter1_reg <= icmp_ln86_164_reg_1439;
        icmp_ln86_164_reg_1439_pp0_iter2_reg <= icmp_ln86_164_reg_1439_pp0_iter1_reg;
        icmp_ln86_164_reg_1439_pp0_iter3_reg <= icmp_ln86_164_reg_1439_pp0_iter2_reg;
        icmp_ln86_164_reg_1439_pp0_iter4_reg <= icmp_ln86_164_reg_1439_pp0_iter3_reg;
        icmp_ln86_165_reg_1444 <= icmp_ln86_165_fu_458_p2;
        icmp_ln86_165_reg_1444_pp0_iter1_reg <= icmp_ln86_165_reg_1444;
        icmp_ln86_165_reg_1444_pp0_iter2_reg <= icmp_ln86_165_reg_1444_pp0_iter1_reg;
        icmp_ln86_165_reg_1444_pp0_iter3_reg <= icmp_ln86_165_reg_1444_pp0_iter2_reg;
        icmp_ln86_165_reg_1444_pp0_iter4_reg <= icmp_ln86_165_reg_1444_pp0_iter3_reg;
        icmp_ln86_166_reg_1449 <= icmp_ln86_166_fu_464_p2;
        icmp_ln86_166_reg_1449_pp0_iter1_reg <= icmp_ln86_166_reg_1449;
        icmp_ln86_166_reg_1449_pp0_iter2_reg <= icmp_ln86_166_reg_1449_pp0_iter1_reg;
        icmp_ln86_166_reg_1449_pp0_iter3_reg <= icmp_ln86_166_reg_1449_pp0_iter2_reg;
        icmp_ln86_166_reg_1449_pp0_iter4_reg <= icmp_ln86_166_reg_1449_pp0_iter3_reg;
        icmp_ln86_166_reg_1449_pp0_iter5_reg <= icmp_ln86_166_reg_1449_pp0_iter4_reg;
        icmp_ln86_167_reg_1454 <= icmp_ln86_167_fu_470_p2;
        icmp_ln86_167_reg_1454_pp0_iter1_reg <= icmp_ln86_167_reg_1454;
        icmp_ln86_167_reg_1454_pp0_iter2_reg <= icmp_ln86_167_reg_1454_pp0_iter1_reg;
        icmp_ln86_167_reg_1454_pp0_iter3_reg <= icmp_ln86_167_reg_1454_pp0_iter2_reg;
        icmp_ln86_167_reg_1454_pp0_iter4_reg <= icmp_ln86_167_reg_1454_pp0_iter3_reg;
        icmp_ln86_167_reg_1454_pp0_iter5_reg <= icmp_ln86_167_reg_1454_pp0_iter4_reg;
        icmp_ln86_168_reg_1459 <= icmp_ln86_168_fu_476_p2;
        icmp_ln86_168_reg_1459_pp0_iter1_reg <= icmp_ln86_168_reg_1459;
        icmp_ln86_168_reg_1459_pp0_iter2_reg <= icmp_ln86_168_reg_1459_pp0_iter1_reg;
        icmp_ln86_168_reg_1459_pp0_iter3_reg <= icmp_ln86_168_reg_1459_pp0_iter2_reg;
        icmp_ln86_168_reg_1459_pp0_iter4_reg <= icmp_ln86_168_reg_1459_pp0_iter3_reg;
        icmp_ln86_168_reg_1459_pp0_iter5_reg <= icmp_ln86_168_reg_1459_pp0_iter4_reg;
        icmp_ln86_169_reg_1464 <= icmp_ln86_169_fu_482_p2;
        icmp_ln86_169_reg_1464_pp0_iter1_reg <= icmp_ln86_169_reg_1464;
        icmp_ln86_169_reg_1464_pp0_iter2_reg <= icmp_ln86_169_reg_1464_pp0_iter1_reg;
        icmp_ln86_169_reg_1464_pp0_iter3_reg <= icmp_ln86_169_reg_1464_pp0_iter2_reg;
        icmp_ln86_169_reg_1464_pp0_iter4_reg <= icmp_ln86_169_reg_1464_pp0_iter3_reg;
        icmp_ln86_169_reg_1464_pp0_iter5_reg <= icmp_ln86_169_reg_1464_pp0_iter4_reg;
        icmp_ln86_169_reg_1464_pp0_iter6_reg <= icmp_ln86_169_reg_1464_pp0_iter5_reg;
        icmp_ln86_reg_1302 <= icmp_ln86_fu_308_p2;
        icmp_ln86_reg_1302_pp0_iter1_reg <= icmp_ln86_reg_1302;
        or_ln117_136_reg_1551 <= or_ln117_136_fu_662_p2;
        or_ln117_138_reg_1561 <= or_ln117_138_fu_682_p2;
        or_ln117_140_reg_1567 <= or_ln117_140_fu_688_p2;
        or_ln117_142_reg_1590 <= or_ln117_142_fu_776_p2;
        or_ln117_144_reg_1600 <= or_ln117_144_fu_797_p2;
        or_ln117_148_reg_1575 <= or_ln117_148_fu_692_p2;
        or_ln117_148_reg_1575_pp0_iter3_reg <= or_ln117_148_reg_1575;
        or_ln117_148_reg_1575_pp0_iter4_reg <= or_ln117_148_reg_1575_pp0_iter3_reg;
        or_ln117_150_reg_1629 <= or_ln117_150_fu_923_p2;
        or_ln117_154_reg_1635 <= or_ln117_154_fu_1006_p2;
        or_ln117_156_reg_1645 <= or_ln117_156_fu_1028_p2;
        or_ln117_158_reg_1652 <= or_ln117_158_fu_1084_p2;
        or_ln117_158_reg_1652_pp0_iter7_reg <= or_ln117_158_reg_1652;
        or_ln117_160_reg_1657 <= or_ln117_160_fu_1110_p2;
        select_ln117_138_reg_1556 <= select_ln117_138_fu_674_p3;
        select_ln117_144_reg_1595 <= select_ln117_144_fu_789_p3;
        select_ln117_150_reg_1624 <= select_ln117_150_fu_916_p3;
        select_ln117_156_reg_1640 <= select_ln117_156_fu_1020_p3;
        select_ln117_162_reg_1662 <= select_ln117_162_fu_1124_p3;
        tmp_reg_1667 <= tmp_fu_1159_p65;
        xor_ln104_reg_1469 <= xor_ln104_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_11_val_int_reg <= x_11_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
    end
end

assign and_ln102_136_fu_498_p2 = (xor_ln104_reg_1469 & icmp_ln86_142_reg_1315);

assign and_ln102_137_fu_512_p2 = (icmp_ln86_143_reg_1321 & and_ln102_fu_494_p2);

assign and_ln102_138_fu_569_p2 = (icmp_ln86_144_reg_1327_pp0_iter1_reg & and_ln104_fu_554_p2);

assign and_ln102_139_fu_801_p2 = (icmp_ln86_145_reg_1333_pp0_iter3_reg & and_ln102_136_reg_1481_pp0_iter3_reg);

assign and_ln102_140_fu_517_p2 = (icmp_ln86_146_reg_1339 & and_ln104_29_fu_507_p2);

assign and_ln102_141_fu_533_p2 = (icmp_ln86_147_reg_1345 & and_ln102_137_fu_512_p2);

assign and_ln102_142_fu_590_p2 = (icmp_ln86_148_reg_1351_pp0_iter1_reg & and_ln104_30_fu_564_p2);

assign and_ln102_143_fu_701_p2 = (icmp_ln86_149_reg_1357_pp0_iter2_reg & and_ln102_138_reg_1527);

assign and_ln102_144_fu_705_p2 = (icmp_ln86_150_reg_1363_pp0_iter2_reg & and_ln104_31_reg_1534);

assign and_ln102_145_fu_825_p2 = (icmp_ln86_151_reg_1369_pp0_iter3_reg & and_ln102_139_fu_801_p2);

assign and_ln102_146_fu_933_p2 = (icmp_ln86_152_reg_1375_pp0_iter4_reg & and_ln104_32_reg_1613);

assign and_ln102_147_fu_595_p2 = (icmp_ln86_153_reg_1381_pp0_iter1_reg & and_ln102_140_reg_1494);

assign and_ln102_148_fu_1037_p2 = (icmp_ln86_154_reg_1388_pp0_iter5_reg & and_ln104_33_reg_1500_pp0_iter5_reg);

assign and_ln102_149_fu_599_p2 = (icmp_ln86_155_reg_1394_pp0_iter1_reg & and_ln102_141_reg_1507);

assign and_ln102_150_fu_608_p2 = (and_ln102_164_fu_603_p2 & and_ln102_137_reg_1488);

assign and_ln102_151_fu_709_p2 = (icmp_ln86_157_reg_1404_pp0_iter2_reg & and_ln102_142_reg_1540);

assign and_ln102_152_fu_718_p2 = (and_ln104_30_reg_1522 & and_ln102_165_fu_713_p2);

assign and_ln102_153_fu_723_p2 = (icmp_ln86_159_reg_1414_pp0_iter2_reg & and_ln102_143_fu_701_p2);

assign and_ln102_154_fu_835_p2 = (and_ln102_166_fu_830_p2 & and_ln102_138_reg_1527_pp0_iter3_reg);

assign and_ln102_155_fu_840_p2 = (icmp_ln86_161_reg_1424_pp0_iter3_reg & and_ln102_144_reg_1584);

assign and_ln102_156_fu_849_p2 = (and_ln104_31_reg_1534_pp0_iter3_reg & and_ln102_167_fu_844_p2);

assign and_ln102_157_fu_937_p2 = (icmp_ln86_163_reg_1434_pp0_iter4_reg & and_ln102_145_reg_1619);

assign and_ln102_158_fu_946_p2 = (and_ln102_168_fu_941_p2 & and_ln102_139_reg_1607);

assign and_ln102_159_fu_951_p2 = (icmp_ln86_165_reg_1444_pp0_iter4_reg & and_ln102_146_fu_933_p2);

assign and_ln102_160_fu_1046_p2 = (and_ln104_32_reg_1613_pp0_iter5_reg & and_ln102_169_fu_1041_p2);

assign and_ln102_161_fu_1051_p2 = (icmp_ln86_167_reg_1454_pp0_iter5_reg & and_ln102_147_reg_1545_pp0_iter5_reg);

assign and_ln102_162_fu_1055_p2 = (icmp_ln86_168_reg_1459_pp0_iter5_reg & and_ln102_148_fu_1037_p2);

assign and_ln102_163_fu_1142_p2 = (and_ln104_33_reg_1500_pp0_iter6_reg & and_ln102_170_fu_1137_p2);

assign and_ln102_164_fu_603_p2 = (xor_ln104_74_fu_585_p2 & icmp_ln86_156_reg_1399_pp0_iter1_reg);

assign and_ln102_165_fu_713_p2 = (xor_ln104_75_fu_696_p2 & icmp_ln86_158_reg_1409_pp0_iter2_reg);

assign and_ln102_166_fu_830_p2 = (xor_ln104_76_fu_815_p2 & icmp_ln86_160_reg_1419_pp0_iter3_reg);

assign and_ln102_167_fu_844_p2 = (xor_ln104_77_fu_820_p2 & icmp_ln86_162_reg_1429_pp0_iter3_reg);

assign and_ln102_168_fu_941_p2 = (xor_ln104_78_fu_928_p2 & icmp_ln86_164_reg_1439_pp0_iter4_reg);

assign and_ln102_169_fu_1041_p2 = (xor_ln104_79_fu_1032_p2 & icmp_ln86_166_reg_1449_pp0_iter5_reg);

assign and_ln102_170_fu_1137_p2 = (xor_ln104_81_fu_1132_p2 & icmp_ln86_169_reg_1464_pp0_iter6_reg);

assign and_ln102_fu_494_p2 = (icmp_ln86_reg_1302 & icmp_ln86_141_reg_1309);

assign and_ln104_29_fu_507_p2 = (xor_ln104_reg_1469 & xor_ln104_69_fu_502_p2);

assign and_ln104_30_fu_564_p2 = (xor_ln104_70_fu_559_p2 & and_ln102_reg_1475);

assign and_ln104_31_fu_579_p2 = (xor_ln104_71_fu_574_p2 & and_ln104_fu_554_p2);

assign and_ln104_32_fu_810_p2 = (xor_ln104_72_fu_805_p2 & and_ln102_136_reg_1481_pp0_iter3_reg);

assign and_ln104_33_fu_527_p2 = (xor_ln104_73_fu_522_p2 & and_ln104_29_fu_507_p2);

assign and_ln104_34_fu_543_p2 = (xor_ln104_80_fu_538_p2 & and_ln102_140_fu_517_p2);

assign and_ln104_fu_554_p2 = (xor_ln104_68_fu_549_p2 & icmp_ln86_reg_1302_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_162_fu_1291_p2[0:0] == 1'b1) ? tmp_reg_1667 : 12'd0);

assign icmp_ln86_141_fu_314_p2 = (($signed(x_0_val_int_reg) < $signed(18'd326)) ? 1'b1 : 1'b0);

assign icmp_ln86_142_fu_320_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261543)) ? 1'b1 : 1'b0);

assign icmp_ln86_143_fu_326_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261987)) ? 1'b1 : 1'b0);

assign icmp_ln86_144_fu_332_p2 = (($signed(x_1_val_int_reg) < $signed(18'd62)) ? 1'b1 : 1'b0);

assign icmp_ln86_145_fu_338_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261665)) ? 1'b1 : 1'b0);

assign icmp_ln86_146_fu_344_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261611)) ? 1'b1 : 1'b0);

assign icmp_ln86_147_fu_350_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261847)) ? 1'b1 : 1'b0);

assign icmp_ln86_148_fu_356_p2 = (($signed(x_3_val_int_reg) < $signed(18'd96)) ? 1'b1 : 1'b0);

assign icmp_ln86_149_fu_362_p2 = (($signed(x_0_val_int_reg) < $signed(18'd755)) ? 1'b1 : 1'b0);

assign icmp_ln86_150_fu_368_p2 = (($signed(x_11_val_int_reg) < $signed(18'd260793)) ? 1'b1 : 1'b0);

assign icmp_ln86_151_fu_374_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261776)) ? 1'b1 : 1'b0);

assign icmp_ln86_152_fu_380_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261992)) ? 1'b1 : 1'b0);

assign icmp_ln86_153_fu_386_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261556)) ? 1'b1 : 1'b0);

assign icmp_ln86_154_fu_392_p2 = (($signed(x_14_val_int_reg) < $signed(18'd142)) ? 1'b1 : 1'b0);

assign icmp_ln86_155_fu_398_p2 = (($signed(x_14_val_int_reg) < $signed(18'd157)) ? 1'b1 : 1'b0);

assign icmp_ln86_156_fu_404_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1244)) ? 1'b1 : 1'b0);

assign icmp_ln86_157_fu_410_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261615)) ? 1'b1 : 1'b0);

assign icmp_ln86_158_fu_416_p2 = (($signed(x_14_val_int_reg) < $signed(18'd121)) ? 1'b1 : 1'b0);

assign icmp_ln86_159_fu_422_p2 = (($signed(x_6_val_int_reg) < $signed(18'd2620)) ? 1'b1 : 1'b0);

assign icmp_ln86_160_fu_428_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261881)) ? 1'b1 : 1'b0);

assign icmp_ln86_161_fu_434_p2 = (($signed(x_2_val_int_reg) < $signed(18'd406)) ? 1'b1 : 1'b0);

assign icmp_ln86_162_fu_440_p2 = (($signed(x_5_val_int_reg) < $signed(18'd301)) ? 1'b1 : 1'b0);

assign icmp_ln86_163_fu_446_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261516)) ? 1'b1 : 1'b0);

assign icmp_ln86_164_fu_452_p2 = (($signed(x_1_val_int_reg) < $signed(18'd342)) ? 1'b1 : 1'b0);

assign icmp_ln86_165_fu_458_p2 = (($signed(x_1_val_int_reg) < $signed(18'd260116)) ? 1'b1 : 1'b0);

assign icmp_ln86_166_fu_464_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261663)) ? 1'b1 : 1'b0);

assign icmp_ln86_167_fu_470_p2 = (($signed(x_14_val_int_reg) < $signed(18'd261579)) ? 1'b1 : 1'b0);

assign icmp_ln86_168_fu_476_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262038)) ? 1'b1 : 1'b0);

assign icmp_ln86_169_fu_482_p2 = (($signed(x_11_val_int_reg) < $signed(18'd261261)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_308_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261559)) ? 1'b1 : 1'b0);

assign or_ln117_134_fu_632_p2 = (and_ln104_34_reg_1513 | and_ln102_141_reg_1507);

assign or_ln117_135_fu_644_p2 = (or_ln117_134_fu_632_p2 | and_ln102_150_fu_608_p2);

assign or_ln117_136_fu_662_p2 = (and_ln104_34_reg_1513 | and_ln102_137_reg_1488);

assign or_ln117_137_fu_728_p2 = (or_ln117_136_reg_1551 | and_ln102_151_fu_709_p2);

assign or_ln117_138_fu_682_p2 = (or_ln117_136_fu_662_p2 | and_ln102_142_fu_590_p2);

assign or_ln117_139_fu_740_p2 = (or_ln117_138_reg_1561 | and_ln102_152_fu_718_p2);

assign or_ln117_140_fu_688_p2 = (and_ln104_34_reg_1513 | and_ln102_reg_1475);

assign or_ln117_141_fu_764_p2 = (or_ln117_140_reg_1567 | and_ln102_153_fu_723_p2);

assign or_ln117_142_fu_776_p2 = (or_ln117_140_reg_1567 | and_ln102_143_fu_701_p2);

assign or_ln117_143_fu_854_p2 = (or_ln117_142_reg_1590 | and_ln102_154_fu_835_p2);

assign or_ln117_144_fu_797_p2 = (or_ln117_140_reg_1567 | and_ln102_138_reg_1527);

assign or_ln117_145_fu_866_p2 = (or_ln117_144_reg_1600 | and_ln102_155_fu_840_p2);

assign or_ln117_146_fu_878_p2 = (or_ln117_144_reg_1600 | and_ln102_144_reg_1584);

assign or_ln117_147_fu_890_p2 = (or_ln117_146_fu_878_p2 | and_ln102_156_fu_849_p2);

assign or_ln117_148_fu_692_p2 = (icmp_ln86_reg_1302_pp0_iter1_reg | and_ln104_34_reg_1513);

assign or_ln117_149_fu_956_p2 = (or_ln117_148_reg_1575_pp0_iter4_reg | and_ln102_157_fu_937_p2);

assign or_ln117_150_fu_923_p2 = (or_ln117_148_reg_1575_pp0_iter3_reg | and_ln102_145_fu_825_p2);

assign or_ln117_151_fu_968_p2 = (or_ln117_150_reg_1629 | and_ln102_158_fu_946_p2);

assign or_ln117_152_fu_980_p2 = (or_ln117_148_reg_1575_pp0_iter4_reg | and_ln102_139_reg_1607);

assign or_ln117_153_fu_992_p2 = (or_ln117_152_fu_980_p2 | and_ln102_159_fu_951_p2);

assign or_ln117_154_fu_1006_p2 = (or_ln117_152_fu_980_p2 | and_ln102_146_fu_933_p2);

assign or_ln117_155_fu_1060_p2 = (or_ln117_154_reg_1635 | and_ln102_160_fu_1046_p2);

assign or_ln117_156_fu_1028_p2 = (or_ln117_148_reg_1575_pp0_iter4_reg | and_ln102_136_reg_1481_pp0_iter4_reg);

assign or_ln117_157_fu_1072_p2 = (or_ln117_156_reg_1645 | and_ln102_161_fu_1051_p2);

assign or_ln117_158_fu_1084_p2 = (or_ln117_156_reg_1645 | and_ln102_147_reg_1545_pp0_iter5_reg);

assign or_ln117_159_fu_1096_p2 = (or_ln117_158_fu_1084_p2 | and_ln102_162_fu_1055_p2);

assign or_ln117_160_fu_1110_p2 = (or_ln117_158_fu_1084_p2 | and_ln102_148_fu_1037_p2);

assign or_ln117_161_fu_1147_p2 = (or_ln117_160_reg_1657 | and_ln102_163_fu_1142_p2);

assign or_ln117_162_fu_1291_p2 = (or_ln117_158_reg_1652_pp0_iter7_reg | and_ln104_33_reg_1500_pp0_iter7_reg);

assign or_ln117_163_fu_623_p2 = (xor_ln117_fu_618_p2 | icmp_ln86_153_reg_1381_pp0_iter1_reg);

assign or_ln117_fu_613_p2 = (and_ln104_34_reg_1513 | and_ln102_149_fu_599_p2);

assign select_ln117_136_fu_650_p3 = ((or_ln117_134_fu_632_p2[0:0] == 1'b1) ? select_ln117_fu_636_p3 : 2'd3);

assign select_ln117_137_fu_666_p3 = ((or_ln117_135_fu_644_p2[0:0] == 1'b1) ? zext_ln117_16_fu_658_p1 : 3'd4);

assign select_ln117_138_fu_674_p3 = ((or_ln117_136_fu_662_p2[0:0] == 1'b1) ? select_ln117_137_fu_666_p3 : 3'd5);

assign select_ln117_139_fu_733_p3 = ((or_ln117_137_fu_728_p2[0:0] == 1'b1) ? select_ln117_138_reg_1556 : 3'd6);

assign select_ln117_140_fu_745_p3 = ((or_ln117_138_reg_1561[0:0] == 1'b1) ? select_ln117_139_fu_733_p3 : 3'd7);

assign select_ln117_141_fu_756_p3 = ((or_ln117_139_fu_740_p2[0:0] == 1'b1) ? zext_ln117_17_fu_752_p1 : 4'd8);

assign select_ln117_142_fu_769_p3 = ((or_ln117_140_reg_1567[0:0] == 1'b1) ? select_ln117_141_fu_756_p3 : 4'd9);

assign select_ln117_143_fu_781_p3 = ((or_ln117_141_fu_764_p2[0:0] == 1'b1) ? select_ln117_142_fu_769_p3 : 4'd10);

assign select_ln117_144_fu_789_p3 = ((or_ln117_142_fu_776_p2[0:0] == 1'b1) ? select_ln117_143_fu_781_p3 : 4'd11);

assign select_ln117_145_fu_859_p3 = ((or_ln117_143_fu_854_p2[0:0] == 1'b1) ? select_ln117_144_reg_1595 : 4'd12);

assign select_ln117_146_fu_871_p3 = ((or_ln117_144_reg_1600[0:0] == 1'b1) ? select_ln117_145_fu_859_p3 : 4'd13);

assign select_ln117_147_fu_882_p3 = ((or_ln117_145_fu_866_p2[0:0] == 1'b1) ? select_ln117_146_fu_871_p3 : 4'd14);

assign select_ln117_148_fu_896_p3 = ((or_ln117_146_fu_878_p2[0:0] == 1'b1) ? select_ln117_147_fu_882_p3 : 4'd15);

assign select_ln117_149_fu_908_p3 = ((or_ln117_147_fu_890_p2[0:0] == 1'b1) ? zext_ln117_18_fu_904_p1 : 5'd16);

assign select_ln117_150_fu_916_p3 = ((or_ln117_148_reg_1575_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_149_fu_908_p3 : 5'd17);

assign select_ln117_151_fu_961_p3 = ((or_ln117_149_fu_956_p2[0:0] == 1'b1) ? select_ln117_150_reg_1624 : 5'd18);

assign select_ln117_152_fu_973_p3 = ((or_ln117_150_reg_1629[0:0] == 1'b1) ? select_ln117_151_fu_961_p3 : 5'd19);

assign select_ln117_153_fu_984_p3 = ((or_ln117_151_fu_968_p2[0:0] == 1'b1) ? select_ln117_152_fu_973_p3 : 5'd20);

assign select_ln117_154_fu_998_p3 = ((or_ln117_152_fu_980_p2[0:0] == 1'b1) ? select_ln117_153_fu_984_p3 : 5'd21);

assign select_ln117_155_fu_1012_p3 = ((or_ln117_153_fu_992_p2[0:0] == 1'b1) ? select_ln117_154_fu_998_p3 : 5'd22);

assign select_ln117_156_fu_1020_p3 = ((or_ln117_154_fu_1006_p2[0:0] == 1'b1) ? select_ln117_155_fu_1012_p3 : 5'd23);

assign select_ln117_157_fu_1065_p3 = ((or_ln117_155_fu_1060_p2[0:0] == 1'b1) ? select_ln117_156_reg_1640 : 5'd24);

assign select_ln117_158_fu_1077_p3 = ((or_ln117_156_reg_1645[0:0] == 1'b1) ? select_ln117_157_fu_1065_p3 : 5'd25);

assign select_ln117_159_fu_1088_p3 = ((or_ln117_157_fu_1072_p2[0:0] == 1'b1) ? select_ln117_158_fu_1077_p3 : 5'd26);

assign select_ln117_160_fu_1102_p3 = ((or_ln117_158_fu_1084_p2[0:0] == 1'b1) ? select_ln117_159_fu_1088_p3 : 5'd27);

assign select_ln117_161_fu_1116_p3 = ((or_ln117_159_fu_1096_p2[0:0] == 1'b1) ? select_ln117_160_fu_1102_p3 : 5'd28);

assign select_ln117_162_fu_1124_p3 = ((or_ln117_160_fu_1110_p2[0:0] == 1'b1) ? select_ln117_161_fu_1116_p3 : 5'd29);

assign select_ln117_fu_636_p3 = ((or_ln117_fu_613_p2[0:0] == 1'b1) ? zext_ln117_fu_628_p1 : 2'd2);

assign tmp_fu_1159_p63 = 'bx;

assign tmp_fu_1159_p64 = ((or_ln117_161_fu_1147_p2[0:0] == 1'b1) ? select_ln117_162_reg_1662 : 5'd30);

assign xor_ln104_68_fu_549_p2 = (icmp_ln86_141_reg_1309_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_69_fu_502_p2 = (icmp_ln86_142_reg_1315 ^ 1'd1);

assign xor_ln104_70_fu_559_p2 = (icmp_ln86_143_reg_1321_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_71_fu_574_p2 = (icmp_ln86_144_reg_1327_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_72_fu_805_p2 = (icmp_ln86_145_reg_1333_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_73_fu_522_p2 = (icmp_ln86_146_reg_1339 ^ 1'd1);

assign xor_ln104_74_fu_585_p2 = (icmp_ln86_147_reg_1345_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_75_fu_696_p2 = (icmp_ln86_148_reg_1351_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_76_fu_815_p2 = (icmp_ln86_149_reg_1357_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_77_fu_820_p2 = (icmp_ln86_150_reg_1363_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_78_fu_928_p2 = (icmp_ln86_151_reg_1369_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_79_fu_1032_p2 = (icmp_ln86_152_reg_1375_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_80_fu_538_p2 = (icmp_ln86_153_reg_1381 ^ 1'd1);

assign xor_ln104_81_fu_1132_p2 = (icmp_ln86_154_reg_1388_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_488_p2 = (icmp_ln86_fu_308_p2 ^ 1'd1);

assign xor_ln117_fu_618_p2 = (1'd1 ^ and_ln102_140_reg_1494);

assign zext_ln117_16_fu_658_p1 = select_ln117_136_fu_650_p3;

assign zext_ln117_17_fu_752_p1 = select_ln117_140_fu_745_p3;

assign zext_ln117_18_fu_904_p1 = select_ln117_148_fu_896_p3;

assign zext_ln117_fu_628_p1 = or_ln117_163_fu_623_p2;

endmodule //my_prj_decision_function_5
