#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat May 16 10:27:55 2020
# Process ID: 10816
# Current directory: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ADC_0_0/design_1_ADC_0_0.dcp' for cell 'design_1_i/ADC_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_Controler_0_0/design_1_Controler_0_0.dcp' for cell 'design_1_i/Controler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/design_1_SwitchCOntroller_0_0.dcp' for cell 'design_1_i/SwitchCOntroller_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ab2alphabeta_0_0/design_1_ab2alphabeta_0_0.dcp' for cell 'design_1_i/ab2alphabeta_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_0_0/design_1_datalimit_0_0.dcp' for cell 'design_1_i/datalimit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_datalimit_1_0/design_1_datalimit_1_0.dcp' for cell 'design_1_i/datalimit_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_encoder_0_0/design_1_encoder_0_0.dcp' for cell 'design_1_i/encoder_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_fix_clk_i_w_0_0/design_1_fix_clk_i_w_0_0.dcp' for cell 'design_1_i/fix_clk_i_w_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp' for cell 'design_1_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp' for cell 'design_1_i/ila_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_input_ctrl_0_0/design_1_input_ctrl_0_0.dcp' for cell 'design_1_i/input_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_protect_van_0_0/design_1_protect_van_0_0.dcp' for cell 'design_1_i/protect_van_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_srcClk_0_0/design_1_srcClk_0_0.dcp' for cell 'design_1_i/srcClk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_0_0/design_1_usample_0_0.dcp' for cell 'design_1_i/usample_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_1_0/design_1_usample_1_0.dcp' for cell 'design_1_i/usample_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_2_0/design_1_usample_2_0.dcp' for cell 'design_1_i/usample_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_3_0/design_1_usample_3_0.dcp' for cell 'design_1_i/usample_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_4_0/design_1_usample_4_0.dcp' for cell 'design_1_i/usample_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_5_0/design_1_usample_5_0.dcp' for cell 'design_1_i/usample_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_6_0/design_1_usample_6_0.dcp' for cell 'design_1_i/usample_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_usample_7_0/design_1_usample_7_0.dcp' for cell 'design_1_i/usample_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.dcp' for cell 'design_1_i/xlconstant_0'
INFO: [Netlist 29-17] Analyzing 2556 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1181.820 ; gain = 514.945
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/U0'
Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Finished Parsing XDC File [c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_1/U0'
Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/dc11m_27_3/zybo_z7.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 80 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 80 instances

link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:59 . Memory (MB): peak = 1194.551 ; gain = 969.180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1194.551 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:2.0", from Vivado IP cache entry "74c80b9dae3e4102".
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1226.914 ; gain = 2.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1226.914 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1e18dbe13

Time (s): cpu = 00:00:12 ; elapsed = 00:00:57 . Memory (MB): peak = 1226.914 ; gain = 32.363
Implement Debug Cores | Checksum: 1c1c879bc

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1eef54516

Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 1227.770 ; gain = 33.219

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 157 cells.
Phase 3 Constant propagation | Checksum: 208f63d35

Time (s): cpu = 00:00:17 ; elapsed = 00:01:02 . Memory (MB): peak = 1227.770 ; gain = 33.219

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 11014 unconnected nets.
INFO: [Opt 31-11] Eliminated 11 unconnected cells.
Phase 4 Sweep | Checksum: 1b1ccfd8a

Time (s): cpu = 00:00:21 ; elapsed = 00:01:06 . Memory (MB): peak = 1227.770 ; gain = 33.219

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 1b1ccfd8a

Time (s): cpu = 00:00:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1227.770 ; gain = 33.219

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1227.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b1ccfd8a

Time (s): cpu = 00:00:26 ; elapsed = 00:01:11 . Memory (MB): peak = 1227.770 ; gain = 33.219

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 71 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 0 Total Ports: 142
Ending PowerOpt Patch Enables Task | Checksum: 16055e178

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 1557.656 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16055e178

Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 1557.656 ; gain = 329.887
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:45 . Memory (MB): peak = 1557.656 ; gain = 363.105
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e057b692

Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 25bfdf70e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 25bfdf70e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25bfdf70e

Time (s): cpu = 00:00:45 ; elapsed = 00:00:42 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1abc40bcb

Time (s): cpu = 00:01:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1abc40bcb

Time (s): cpu = 00:01:16 ; elapsed = 00:01:04 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24aaedf23

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 250c90cfa

Time (s): cpu = 00:01:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 250c90cfa

Time (s): cpu = 00:01:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b3efa6cf

Time (s): cpu = 00:01:25 ; elapsed = 00:01:11 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fbb1b295

Time (s): cpu = 00:01:31 ; elapsed = 00:01:17 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b7a5ffd0

Time (s): cpu = 00:01:32 ; elapsed = 00:01:18 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1b7a5ffd0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b7a5ffd0

Time (s): cpu = 00:01:33 ; elapsed = 00:01:19 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.334. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17102efb4

Time (s): cpu = 00:01:54 ; elapsed = 00:01:35 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17102efb4

Time (s): cpu = 00:01:55 ; elapsed = 00:01:36 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17102efb4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17102efb4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:37 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 131228ae7

Time (s): cpu = 00:01:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131228ae7

Time (s): cpu = 00:01:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1557.656 ; gain = 0.000
Ending Placer Task | Checksum: 638ee9d6

Time (s): cpu = 00:01:57 ; elapsed = 00:01:39 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:44 . Memory (MB): peak = 1557.656 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1557.656 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.226 . Memory (MB): peak = 1557.656 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1557.656 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1557.656 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 548e880b ConstDB: 0 ShapeSum: f0061cb RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9dae68aa

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9dae68aa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9dae68aa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9dae68aa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 1557.656 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14d85d9db

Time (s): cpu = 00:01:25 ; elapsed = 00:01:08 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.550  | TNS=0.000  | WHS=-0.315 | THS=-255.861|

Phase 2 Router Initialization | Checksum: 21c5d3fc7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:15 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 4d0d9050

Time (s): cpu = 00:01:49 ; elapsed = 00:01:22 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1596
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1df68b9e7

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.301  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2862dd99d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2862dd99d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:35 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 230618f0f

Time (s): cpu = 00:02:13 ; elapsed = 00:01:37 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 230618f0f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:38 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 230618f0f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:38 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 230618f0f

Time (s): cpu = 00:02:14 ; elapsed = 00:01:38 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c2482092

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.314  | TNS=0.000  | WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 222455894

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1557.656 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 222455894

Time (s): cpu = 00:02:18 ; elapsed = 00:01:41 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.1085 %
  Global Horizontal Routing Utilization  = 12.4145 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26692d38a

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26692d38a

Time (s): cpu = 00:02:19 ; elapsed = 00:01:41 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ddd98d5f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:44 . Memory (MB): peak = 1557.656 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.314  | TNS=0.000  | WHS=0.024  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ddd98d5f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:44 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:24 ; elapsed = 00:01:46 . Memory (MB): peak = 1557.656 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:32 ; elapsed = 00:01:52 . Memory (MB): peak = 1557.656 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1557.656 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/linh9/Desktop/dc11m_27_3/project_1/project_1.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1594.707 ; gain = 37.051
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1609.074 ; gain = 14.367
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1652.574 ; gain = 43.500
INFO: [Common 17-206] Exiting Vivado at Sat May 16 10:36:02 2020...
