

================================================================
== Vitis HLS Report for 'loady8'
================================================================
* Date:           Wed Jul  9 04:19:51 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  1.925 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  32.000 ns|  32.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     119|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     135|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|     254|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_213_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln106_fu_224_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln107_fu_234_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln108_fu_244_p2  |         +|   0|  0|  17|          10|           6|
    |add_ln109_fu_254_p2  |         +|   0|  0|  17|          10|           6|
    |add_ln110_fu_264_p2  |         +|   0|  0|  17|          10|           6|
    |add_ln111_fu_274_p2  |         +|   0|  0|  17|          10|           6|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 119|          70|          38|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |a_y_address0  |  26|          5|    3|         15|
    |a_y_address1  |  26|          5|    3|         15|
    |ap_NS_fsm     |  31|          6|    1|          6|
    |x_address0    |  26|          5|   10|         50|
    |x_address1    |  26|          5|   10|         50|
    +--------------+----+-----------+-----+-----------+
    |Total         | 135|         26|   27|        136|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  5|   0|    5|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|        loady8|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|        loady8|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|        loady8|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|        loady8|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|        loady8|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|        loady8|  return value|
|a_y_address0  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_we0       |  out|    1|   ap_memory|           a_y|         array|
|a_y_d0        |  out|   64|   ap_memory|           a_y|         array|
|a_y_address1  |  out|    3|   ap_memory|           a_y|         array|
|a_y_ce1       |  out|    1|   ap_memory|           a_y|         array|
|a_y_we1       |  out|    1|   ap_memory|           a_y|         array|
|a_y_d1        |  out|   64|   ap_memory|           a_y|         array|
|x_address0    |  out|   10|   ap_memory|             x|         array|
|x_ce0         |  out|    1|   ap_memory|             x|         array|
|x_q0          |   in|   64|   ap_memory|             x|         array|
|x_address1    |  out|   10|   ap_memory|             x|         array|
|x_ce1         |  out|    1|   ap_memory|             x|         array|
|x_q1          |   in|   64|   ap_memory|             x|         array|
|offset        |   in|   10|     ap_none|        offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

