Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 974078b0375d44529b58cda0951e7cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'out' [C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv:24]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'in0' [C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv:28]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'out' [C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv:40]
WARNING: [VRFC 10-3705] select index 3 into 'an_decoder_1OUT' is out of bounds [C:/Users/Forrest/Desktop/School/Digital logic/Lab/Lab 8/Lab8/Lab8.srcs/sources_1/new/sseg4.sv:48]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.bcd11
Compiling module xil_defaultlib.mux2(N=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(N=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav
