<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p208" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_208{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_208{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_208{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_208{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_208{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_208{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_208{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_208{left:525px;bottom:998px;letter-spacing:-0.12px;}
#t9_208{left:525px;bottom:981px;letter-spacing:-0.12px;}
#ta_208{left:81px;bottom:956px;letter-spacing:-0.14px;}
#tb_208{left:138px;bottom:956px;letter-spacing:-0.16px;}
#tc_208{left:189px;bottom:956px;letter-spacing:-0.15px;}
#td_208{left:432px;bottom:956px;letter-spacing:-0.13px;}
#te_208{left:525px;bottom:956px;letter-spacing:-0.12px;}
#tf_208{left:81px;bottom:932px;letter-spacing:-0.15px;}
#tg_208{left:138px;bottom:932px;letter-spacing:-0.15px;}
#th_208{left:189px;bottom:932px;letter-spacing:-0.14px;}
#ti_208{left:432px;bottom:932px;letter-spacing:-0.15px;}
#tj_208{left:525px;bottom:932px;letter-spacing:-0.12px;}
#tk_208{left:707px;bottom:931px;}
#tl_208{left:712px;bottom:932px;letter-spacing:-0.12px;}
#tm_208{left:81px;bottom:907px;letter-spacing:-0.15px;}
#tn_208{left:138px;bottom:907px;letter-spacing:-0.15px;}
#to_208{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tp_208{left:432px;bottom:907px;letter-spacing:-0.15px;}
#tq_208{left:525px;bottom:907px;letter-spacing:-0.12px;}
#tr_208{left:707px;bottom:907px;}
#ts_208{left:712px;bottom:907px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tt_208{left:81px;bottom:883px;letter-spacing:-0.16px;}
#tu_208{left:138px;bottom:883px;letter-spacing:-0.16px;}
#tv_208{left:189px;bottom:883px;letter-spacing:-0.14px;}
#tw_208{left:432px;bottom:883px;letter-spacing:-0.13px;}
#tx_208{left:525px;bottom:883px;letter-spacing:-0.12px;}
#ty_208{left:525px;bottom:866px;letter-spacing:-0.12px;}
#tz_208{left:81px;bottom:842px;letter-spacing:-0.15px;}
#t10_208{left:138px;bottom:842px;letter-spacing:-0.15px;}
#t11_208{left:189px;bottom:842px;letter-spacing:-0.16px;}
#t12_208{left:432px;bottom:842px;letter-spacing:-0.14px;}
#t13_208{left:525px;bottom:842px;letter-spacing:-0.12px;}
#t14_208{left:81px;bottom:817px;letter-spacing:-0.15px;}
#t15_208{left:138px;bottom:817px;letter-spacing:-0.15px;}
#t16_208{left:189px;bottom:817px;letter-spacing:-0.14px;}
#t17_208{left:432px;bottom:817px;letter-spacing:-0.15px;}
#t18_208{left:525px;bottom:817px;letter-spacing:-0.12px;}
#t19_208{left:707px;bottom:817px;}
#t1a_208{left:712px;bottom:817px;letter-spacing:-0.12px;}
#t1b_208{left:81px;bottom:793px;letter-spacing:-0.16px;}
#t1c_208{left:138px;bottom:793px;letter-spacing:-0.16px;}
#t1d_208{left:189px;bottom:793px;letter-spacing:-0.14px;}
#t1e_208{left:432px;bottom:793px;letter-spacing:-0.13px;}
#t1f_208{left:525px;bottom:793px;letter-spacing:-0.11px;}
#t1g_208{left:707px;bottom:792px;}
#t1h_208{left:712px;bottom:793px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_208{left:189px;bottom:768px;}
#t1j_208{left:525px;bottom:768px;letter-spacing:-0.12px;}
#t1k_208{left:525px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1l_208{left:525px;bottom:730px;letter-spacing:-0.09px;}
#t1m_208{left:189px;bottom:706px;}
#t1n_208{left:525px;bottom:706px;letter-spacing:-0.11px;}
#t1o_208{left:525px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1p_208{left:525px;bottom:668px;letter-spacing:-0.11px;}
#t1q_208{left:189px;bottom:643px;}
#t1r_208{left:525px;bottom:643px;letter-spacing:-0.12px;}
#t1s_208{left:525px;bottom:622px;letter-spacing:-0.12px;}
#t1t_208{left:525px;bottom:605px;letter-spacing:-0.11px;}
#t1u_208{left:189px;bottom:580px;letter-spacing:-0.13px;}
#t1v_208{left:525px;bottom:580px;letter-spacing:-0.13px;}
#t1w_208{left:81px;bottom:556px;letter-spacing:-0.16px;}
#t1x_208{left:138px;bottom:556px;letter-spacing:-0.16px;}
#t1y_208{left:189px;bottom:556px;letter-spacing:-0.14px;}
#t1z_208{left:432px;bottom:556px;letter-spacing:-0.13px;}
#t20_208{left:525px;bottom:556px;letter-spacing:-0.12px;}
#t21_208{left:525px;bottom:539px;letter-spacing:-0.12px;}
#t22_208{left:81px;bottom:515px;letter-spacing:-0.17px;}
#t23_208{left:138px;bottom:515px;letter-spacing:-0.17px;}
#t24_208{left:188px;bottom:515px;letter-spacing:-0.14px;}
#t25_208{left:432px;bottom:515px;letter-spacing:-0.13px;}
#t26_208{left:525px;bottom:515px;letter-spacing:-0.11px;}
#t27_208{left:525px;bottom:493px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t28_208{left:525px;bottom:472px;letter-spacing:-0.12px;}
#t29_208{left:81px;bottom:448px;letter-spacing:-0.16px;}
#t2a_208{left:138px;bottom:448px;letter-spacing:-0.16px;}
#t2b_208{left:189px;bottom:448px;letter-spacing:-0.14px;}
#t2c_208{left:432px;bottom:448px;letter-spacing:-0.13px;}
#t2d_208{left:525px;bottom:448px;letter-spacing:-0.11px;}
#t2e_208{left:525px;bottom:431px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2f_208{left:525px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2g_208{left:525px;bottom:388px;letter-spacing:-0.12px;}
#t2h_208{left:81px;bottom:364px;letter-spacing:-0.17px;}
#t2i_208{left:138px;bottom:364px;letter-spacing:-0.16px;}
#t2j_208{left:188px;bottom:364px;letter-spacing:-0.15px;}
#t2k_208{left:432px;bottom:364px;letter-spacing:-0.13px;}
#t2l_208{left:525px;bottom:364px;letter-spacing:-0.11px;}
#t2m_208{left:525px;bottom:347px;letter-spacing:-0.12px;}
#t2n_208{left:525px;bottom:325px;letter-spacing:-0.12px;}
#t2o_208{left:81px;bottom:301px;letter-spacing:-0.17px;}
#t2p_208{left:138px;bottom:301px;letter-spacing:-0.16px;}
#t2q_208{left:189px;bottom:301px;letter-spacing:-0.15px;}
#t2r_208{left:432px;bottom:301px;letter-spacing:-0.12px;}
#t2s_208{left:525px;bottom:301px;letter-spacing:-0.11px;word-spacing:-0.41px;}
#t2t_208{left:525px;bottom:279px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2u_208{left:525px;bottom:258px;letter-spacing:-0.11px;}
#t2v_208{left:81px;bottom:234px;letter-spacing:-0.17px;}
#t2w_208{left:138px;bottom:234px;letter-spacing:-0.16px;}
#t2x_208{left:189px;bottom:234px;letter-spacing:-0.14px;}
#t2y_208{left:432px;bottom:234px;letter-spacing:-0.13px;}
#t2z_208{left:525px;bottom:234px;letter-spacing:-0.11px;}
#t30_208{left:525px;bottom:217px;letter-spacing:-0.1px;}
#t31_208{left:525px;bottom:195px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t32_208{left:525px;bottom:174px;letter-spacing:-0.12px;}
#t33_208{left:118px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t34_208{left:204px;bottom:1086px;letter-spacing:0.13px;}
#t35_208{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t36_208{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t37_208{left:224px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t38_208{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t39_208{left:639px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3a_208{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3b_208{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_208{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_208{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_208{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_208{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_208{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_208{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts208" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg208Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg208" style="-webkit-user-select: none;"><object width="935" height="1210" data="208/208.svg" type="image/svg+xml" id="pdf208" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_208" class="t s1_208">2-192 </span><span id="t2_208" class="t s1_208">Vol. 4 </span>
<span id="t3_208" class="t s2_208">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_208" class="t s3_208">409H </span><span id="t5_208" class="t s3_208">1033 </span><span id="t6_208" class="t s3_208">IA32_MC2_STATUS </span><span id="t7_208" class="t s3_208">Core </span><span id="t8_208" class="t s3_208">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t9_208" class="t s3_208">Chapter 17. </span>
<span id="ta_208" class="t s3_208">40AH </span><span id="tb_208" class="t s3_208">1034 </span><span id="tc_208" class="t s3_208">IA32_MC2_ADDR </span><span id="td_208" class="t s3_208">Core </span><span id="te_208" class="t s3_208">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tf_208" class="t s3_208">40BH </span><span id="tg_208" class="t s3_208">1035 </span><span id="th_208" class="t s3_208">IA32_MC2_MISC </span><span id="ti_208" class="t s3_208">Core </span><span id="tj_208" class="t s3_208">See Section 16.3.2.4, “IA32_MC</span><span id="tk_208" class="t s4_208">i</span><span id="tl_208" class="t s3_208">_MISC MSRs.” </span>
<span id="tm_208" class="t s3_208">40CH </span><span id="tn_208" class="t s3_208">1036 </span><span id="to_208" class="t s3_208">IA32_MC3_CTL </span><span id="tp_208" class="t s3_208">Core </span><span id="tq_208" class="t s3_208">See Section 16.3.2.1, “IA32_MC</span><span id="tr_208" class="t s4_208">i</span><span id="ts_208" class="t s3_208">_CTL MSRs.” </span>
<span id="tt_208" class="t s3_208">40DH </span><span id="tu_208" class="t s3_208">1037 </span><span id="tv_208" class="t s3_208">IA32_MC3_STATUS </span><span id="tw_208" class="t s3_208">Core </span><span id="tx_208" class="t s3_208">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="ty_208" class="t s3_208">Chapter 17. </span>
<span id="tz_208" class="t s3_208">40EH </span><span id="t10_208" class="t s3_208">1038 </span><span id="t11_208" class="t s3_208">IA32_MC3_ADDR </span><span id="t12_208" class="t s3_208">Core </span><span id="t13_208" class="t s3_208">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t14_208" class="t s3_208">40FH </span><span id="t15_208" class="t s3_208">1039 </span><span id="t16_208" class="t s3_208">IA32_MC3_MISC </span><span id="t17_208" class="t s3_208">Core </span><span id="t18_208" class="t s3_208">See Section 16.3.2.4, “IA32_MC</span><span id="t19_208" class="t s4_208">i</span><span id="t1a_208" class="t s3_208">_MISC MSRs.” </span>
<span id="t1b_208" class="t s3_208">410H </span><span id="t1c_208" class="t s3_208">1040 </span><span id="t1d_208" class="t s3_208">IA32_MC4_CTL </span><span id="t1e_208" class="t s3_208">Core </span><span id="t1f_208" class="t s3_208">See Section 16.3.2.1, “IA32_MC</span><span id="t1g_208" class="t s4_208">i</span><span id="t1h_208" class="t s3_208">_CTL MSRs.” </span>
<span id="t1i_208" class="t s3_208">0 </span><span id="t1j_208" class="t s3_208">PCU Hardware Error (R/W) </span>
<span id="t1k_208" class="t s3_208">When set, enables signaling of PCU hardware detected </span>
<span id="t1l_208" class="t s3_208">errors. </span>
<span id="t1m_208" class="t s3_208">1 </span><span id="t1n_208" class="t s3_208">PCU Controller Error (R/W) </span>
<span id="t1o_208" class="t s3_208">When set, enables signaling of PCU controller detected </span>
<span id="t1p_208" class="t s3_208">errors. </span>
<span id="t1q_208" class="t s3_208">2 </span><span id="t1r_208" class="t s3_208">PCU Firmware Error (R/W) </span>
<span id="t1s_208" class="t s3_208">When set, enables signaling of PCU firmware detected </span>
<span id="t1t_208" class="t s3_208">errors. </span>
<span id="t1u_208" class="t s3_208">63:2 </span><span id="t1v_208" class="t s3_208">Reserved </span>
<span id="t1w_208" class="t s3_208">411H </span><span id="t1x_208" class="t s3_208">1041 </span><span id="t1y_208" class="t s3_208">IA32_MC4_STATUS </span><span id="t1z_208" class="t s3_208">Core </span><span id="t20_208" class="t s3_208">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t21_208" class="t s3_208">Chapter 17. </span>
<span id="t22_208" class="t s3_208">480H </span><span id="t23_208" class="t s3_208">1152 </span><span id="t24_208" class="t s3_208">IA32_VMX_BASIC </span><span id="t25_208" class="t s3_208">Thread </span><span id="t26_208" class="t s3_208">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t27_208" class="t s3_208">See Table 2-2. </span>
<span id="t28_208" class="t s3_208">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t29_208" class="t s3_208">481H </span><span id="t2a_208" class="t s3_208">1153 </span><span id="t2b_208" class="t s3_208">IA32_VMX_PINBASED_CTLS </span><span id="t2c_208" class="t s3_208">Thread </span><span id="t2d_208" class="t s3_208">Capability Reporting Register of Pin-Based </span>
<span id="t2e_208" class="t s3_208">VM-Execution Controls (R/O) </span>
<span id="t2f_208" class="t s3_208">See Table 2-2. </span>
<span id="t2g_208" class="t s3_208">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2h_208" class="t s3_208">482H </span><span id="t2i_208" class="t s3_208">1154 </span><span id="t2j_208" class="t s3_208">IA32_VMX_PROCBASED_CTLS </span><span id="t2k_208" class="t s3_208">Thread </span><span id="t2l_208" class="t s3_208">Capability Reporting Register of Primary Processor- </span>
<span id="t2m_208" class="t s3_208">Based VM-Execution Controls (R/O) </span>
<span id="t2n_208" class="t s3_208">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t2o_208" class="t s3_208">483H </span><span id="t2p_208" class="t s3_208">1155 </span><span id="t2q_208" class="t s3_208">IA32_VMX_EXIT_CTLS </span><span id="t2r_208" class="t s3_208">Thread </span><span id="t2s_208" class="t s3_208">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t2t_208" class="t s3_208">See Table 2-2. </span>
<span id="t2u_208" class="t s3_208">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t2v_208" class="t s3_208">484H </span><span id="t2w_208" class="t s3_208">1156 </span><span id="t2x_208" class="t s3_208">IA32_VMX_ENTRY_CTLS </span><span id="t2y_208" class="t s3_208">Thread </span><span id="t2z_208" class="t s3_208">Capability Reporting Register of VM-Entry Controls </span>
<span id="t30_208" class="t s3_208">(R/O) </span>
<span id="t31_208" class="t s3_208">See Table 2-2. </span>
<span id="t32_208" class="t s3_208">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="t33_208" class="t s5_208">Table 2-20. </span><span id="t34_208" class="t s5_208">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t35_208" class="t s6_208">Register </span>
<span id="t36_208" class="t s6_208">Address </span><span id="t37_208" class="t s6_208">Register Name / Bit Fields </span><span id="t38_208" class="t s6_208">Scope </span><span id="t39_208" class="t s6_208">Bit Description </span>
<span id="t3a_208" class="t s6_208">Hex </span><span id="t3b_208" class="t s6_208">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
