LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
entity hex is
	Port(
	hex_in	: in std_logic_vector(7 downto 0);
	hex_out	: out std_logic_vector(6 downto 0)
	);
	
end hex;

ARCHITECTURE display of hex is
variable ssegment : std_logic_vector(6 downto 0);

begin
process(hex_in)
	begin
	case  is 		-- using case statement to map binary to 7segment.
		when "0000" => ssegment := "0000001";--0 
		when "0001" => ssegment := "1001111";--1	
		when "0010" => ssegment := "0010010";--2
		when "00000011" => ssegment := "0000110";--3
		when "0100" => ssegment := "1001100";--4
		when "00000101" => ssegment := "0100100";--5
		when "0110" => ssegment := "0100000";--6
		when "0111" => ssegment := "0001111";--7
		when "1000" => ssegment := "0000000";--8
		when "1001" => ssegment := "0000100";--9
		when "1010" => ssegment := "0001000";--A
		when "1011" => ssegment := "1100000";--B
		when "1100" => ssegment := "0110001";--C
		when "1101" => ssegment := "1000010";--D
		when "1110" => ssegment := "0110000";--E
		when "1111" => ssegment := "0111000";--F
		when others => ssegment := "1111111";
		end case;


	end process;
end display;
