Path: news.gmane.org!not-for-mail
From: Jiang Liu <liuj97@gmail.com>
Newsgroups: gmane.linux.kernel,gmane.linux.kernel.pci
Subject: [RFC PATCH v2 12/32] PCI/ARM: use PCIe capabilities access functions to simplify implementation
Date: Wed, 25 Jul 2012 00:31:24 +0800
Lines: 36
Approved: news@gmane.org
Message-ID: <1343147504-25891-13-git-send-email-jiang.liu@huawei.com>
References: <1343147504-25891-1-git-send-email-jiang.liu@huawei.com>
NNTP-Posting-Host: plane.gmane.org
X-Trace: dough.gmane.org 1343147737 26054 80.91.229.3 (24 Jul 2012 16:35:37 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Tue, 24 Jul 2012 16:35:37 +0000 (UTC)
Cc: Jiang Liu <jiang.liu@huawei.com>, Yinghai Lu <yinghai@kernel.org>,
	Taku Izumi <izumi.taku@jp.fujitsu.com>,
	"Rafael J . Wysocki" <rjw@sisk.pl>,
	Kenji Kaneshige <kaneshige.kenji@jp.fujitsu.com>,
	Yijing Wang <wangyijing@huawei.com>,
	linux-kernel@vger.kernel.org, linux-pci@vger.kernel.org,
	Jiang Liu <liuj97@gmail.com>
To: Bjorn Helgaas <bhelgaas@google.com>,
	Don Dutile <ddutile@redhat.com>
Original-X-From: linux-kernel-owner@vger.kernel.org Tue Jul 24 18:35:31 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1Sti51-0002tO-BR
	for glk-linux-kernel-3@plane.gmane.org; Tue, 24 Jul 2012 18:35:27 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S932087Ab2GXQfV (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Tue, 24 Jul 2012 12:35:21 -0400
Original-Received: from mail-gh0-f174.google.com ([209.85.160.174]:59725 "EHLO
	mail-gh0-f174.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1753909Ab2GXQfS (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Tue, 24 Jul 2012 12:35:18 -0400
Original-Received: by mail-gh0-f174.google.com with SMTP id r11so6852686ghr.19
        for <multiple recipients>; Tue, 24 Jul 2012 09:35:18 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20120113;
        h=from:to:cc:subject:date:message-id:x-mailer:in-reply-to:references;
        bh=wOjfFuhHvrr4ZlPd2cxo5KeqxCMM1sqIhsZhkke9/jo=;
        b=iHk4LbgI84SC2AhjpxHq2uyd5+3iwxt5VkNJCZjXsi90HCr4wyBfjGynzXo/xoXZ9/
         vNirZPrbWPA7fVFnYnwWNqPEnHv3HLGpqwgk22ekaw2mN/wZEb699ewmzjn/ixeo2hwt
         yfJ9YXUFRoIXaYswdoD7+ZRzSLL4SJLzXLw/E5SbbffeaoFErV0R7IyA7yu33Yqzary7
         UV5K3v1gyVAm4BXZIZrZlUtYJ1qeGdstL7wRJFGQhyTeHIXj3+de0n+I/uH1pfzs1Eqs
         URmiQjODAvapkWgggITiKv9ypAAFNsk8/NE3cT2UGAOKiS3poFv3lQxtSOmeHBpdKqdv
         L+mA==
Original-Received: by 10.66.87.138 with SMTP id ay10mr5907418pab.38.1343147717811;
        Tue, 24 Jul 2012 09:35:17 -0700 (PDT)
Original-Received: from localhost.localdomain ([221.221.26.244])
        by mx.google.com with ESMTPS id wi6sm12457583pbc.35.2012.07.24.09.35.08
        (version=TLSv1/SSLv3 cipher=OTHER);
        Tue, 24 Jul 2012 09:35:17 -0700 (PDT)
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1343147504-25891-1-git-send-email-jiang.liu@huawei.com>
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1332427 gmane.linux.kernel.pci:16563
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1332427>

From: Jiang Liu <jiang.liu@huawei.com>

Use PCIe capabilities access functions to simplify PCIe ARM implementation.

Signed-off-by: Jiang Liu <liuj97@gmail.com>
---
 arch/arm/mach-tegra/pcie.c |    7 +++----
 1 file changed, 3 insertions(+), 4 deletions(-)

diff --git a/arch/arm/mach-tegra/pcie.c b/arch/arm/mach-tegra/pcie.c
index 0e09137..e41e64d 100644
--- a/arch/arm/mach-tegra/pcie.c
+++ b/arch/arm/mach-tegra/pcie.c
@@ -368,16 +368,15 @@ DECLARE_PCI_FIXUP_EARLY(PCI_VENDOR_ID_NVIDIA, 0x0bf1, tegra_pcie_fixup_class);
 static void __devinit tegra_pcie_relax_enable(struct pci_dev *dev)
 {
 	u16 val16;
-	int pos = pci_find_capability(dev, PCI_CAP_ID_EXP);
 
-	if (pos <= 0) {
+	if (!pci_is_pcie(dev)) {
 		dev_err(&dev->dev, "skipping relaxed ordering fixup\n");
 		return;
 	}
 
-	pci_read_config_word(dev, pos + PCI_EXP_DEVCTL, &val16);
+	pci_pcie_capability_read_word(dev, PCI_EXP_DEVCTL, &val16);
 	val16 |= PCI_EXP_DEVCTL_RELAX_EN;
-	pci_write_config_word(dev, pos + PCI_EXP_DEVCTL, val16);
+	pci_pcie_capability_write_word(dev, PCI_EXP_DEVCTL, val16);
 }
 DECLARE_PCI_FIXUP_FINAL(PCI_ANY_ID, PCI_ANY_ID, tegra_pcie_relax_enable);
 
-- 
1.7.9.5

