// Seed: 514322691
module module_0 (
    input supply1 id_0,
    output tri id_1,
    output supply1 id_2,
    output wor id_3,
    output tri1 id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    input tri1 id_9,
    output tri1 id_10,
    input wor id_11,
    output supply1 id_12,
    output wor id_13,
    input tri1 id_14,
    output wor id_15,
    output wor id_16,
    input tri id_17
);
  assign id_5 = -1;
  parameter id_19 = 1;
  always @(negedge -1 or id_6);
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input supply0 id_2,
    output supply0 id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_0,
      id_1,
      id_3,
      id_2
  );
  assign modCall_1.id_13 = 0;
  assign id_1 = id_0;
endmodule
