Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Wed Nov 12 18:18:47 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/FIR_HLS_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 3.841ns (76.705%)  route 1.166ns (23.295%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.798     2.172    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[21]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.258     2.430 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     2.430    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.114     2.544 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[23])
                                                      0.700     3.244 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     3.311 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.727     4.038 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     4.184 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.317     4.501    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[24]
    SLICE_X29Y69         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.727 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9/O
                         net (fo=1, routed)           0.017     4.744    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.336     5.080 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[7]
                         net (fo=1, routed)           0.034     5.114    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_25
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y69         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[31]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -5.114    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 3.840ns (76.716%)  route 1.165ns (23.284%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.798     2.172    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[21]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.258     2.430 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     2.430    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.114     2.544 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[23])
                                                      0.700     3.244 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     3.311 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.727     4.038 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     4.184 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.317     4.501    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[24]
    SLICE_X29Y69         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.727 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9/O
                         net (fo=1, routed)           0.017     4.744    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.335     5.079 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[5]
                         net (fo=1, routed)           0.033     5.112    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_27
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y69         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[29]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -5.112    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 3.819ns (76.602%)  route 1.166ns (23.398%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.798     2.172    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[21]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.258     2.430 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     2.430    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.114     2.544 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[23])
                                                      0.700     3.244 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     3.311 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.727     4.038 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     4.184 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.317     4.501    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[24]
    SLICE_X29Y69         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.727 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9/O
                         net (fo=1, routed)           0.017     4.744    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.314     5.058 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[6]
                         net (fo=1, routed)           0.034     5.092    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_26
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y69         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[30]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -5.092    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 3.793ns (76.511%)  route 1.164ns (23.489%))
  Logic Levels:           8  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.798     2.172    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[21]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[21]_A2_DATA[21])
                                                      0.258     2.430 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[21]
                         net (fo=1, routed)           0.000     2.430    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<21>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[21]_A2A1[21])
                                                      0.114     2.544 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[21]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<21>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[21]_U[23])
                                                      0.700     3.244 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     3.244    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.067     3.311 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.727     4.038 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     4.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.146     4.184 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=2, routed)           0.317     4.501    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[24]
    SLICE_X29Y69         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.727 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9/O
                         net (fo=1, routed)           0.017     4.744    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[24]_i_9_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.288     5.032 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[4]
                         net (fo=1, routed)           0.032     5.064    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_28
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y69         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[28]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -5.064    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             5.005ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.925ns  (logic 3.758ns (76.298%)  route 1.167ns (23.702%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.795     2.169    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[20]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.258     2.427 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.427    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.114     2.541 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.541    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_V[20])
                                                      0.699     3.240 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     3.240    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<20>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.065     3.305 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     3.305    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<20>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.722     4.027 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     4.173 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.279     4.452    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[21]
    SLICE_X29Y68         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.587 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4/O
                         net (fo=1, routed)           0.029     4.616    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.854 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.884    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     4.998 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.034     5.032    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_29
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X29Y69         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.032    
  -------------------------------------------------------------------
                         slack                                  5.005    

Slack (MET) :             5.014ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 3.750ns (76.275%)  route 1.166ns (23.725%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.795     2.169    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[20]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.258     2.427 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.427    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.114     2.541 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.541    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_V[20])
                                                      0.699     3.240 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     3.240    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<20>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.065     3.305 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     3.305    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<20>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.722     4.027 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     4.173 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.279     4.452    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[21]
    SLICE_X29Y68         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.587 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4/O
                         net (fo=1, routed)           0.029     4.616    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.854 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.884    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     4.990 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.033     5.023    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_31
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X29Y69         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.023    
  -------------------------------------------------------------------
                         slack                                  5.014    

Slack (MET) :             5.026ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.904ns  (logic 3.737ns (76.197%)  route 1.167ns (23.803%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.795     2.169    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[20]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.258     2.427 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.427    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.114     2.541 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.541    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_V[20])
                                                      0.699     3.240 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     3.240    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<20>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.065     3.305 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     3.305    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<20>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.722     4.027 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     4.173 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.279     4.452    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[21]
    SLICE_X29Y68         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.587 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4/O
                         net (fo=1, routed)           0.029     4.616    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.854 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.884    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     4.977 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.034     5.011    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_30
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X29Y69         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  5.026    

Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 3.722ns (76.155%)  route 1.165ns (23.845%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[15])
                                                      1.267     1.374 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[15]
                         net (fo=15, routed)          0.795     2.169    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[20]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.258     2.427 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     2.427    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.114     2.541 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     2.541    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_V[20])
                                                      0.699     3.240 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/V[20]
                         net (fo=1, routed)           0.000     3.240    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.V<20>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[20]_V_DATA[20])
                                                      0.065     3.305 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/V_DATA[20]
                         net (fo=1, routed)           0.000     3.305    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.V_DATA<20>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[20]_ALU_OUT[20])
                                                      0.722     4.027 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[20]
                         net (fo=1, routed)           0.000     4.027    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<20>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[20]_P[20])
                                                      0.146     4.173 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[20]
                         net (fo=2, routed)           0.279     4.452    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[21]
    SLICE_X29Y68         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.135     4.587 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4/O
                         net (fo=1, routed)           0.029     4.616    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[16]_i_4_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     4.854 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.884    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1_n_2
    SLICE_X29Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     4.962 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.032     4.994    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_32
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.030    10.030    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[24]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X29Y69         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[24]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                  5.044    

Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.879ns  (logic 4.088ns (83.794%)  route 0.791ns (16.206%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, routed)           0.374     1.879    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     2.137 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.137    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     2.251 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     2.251    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[7])
                                                      0.700     2.951 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     2.951    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     3.018 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     3.018    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     3.745 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.745    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     3.891 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.336     4.227    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[8]
    SLICE_X29Y67         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.453 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[8]_i_9/O
                         net (fo=1, routed)           0.017     4.470    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[8]_i_9_n_2
    SLICE_X29Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.751 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.781    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171     4.952 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/O[7]
                         net (fo=1, routed)           0.034     4.986    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_17
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y68         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[23]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -4.986    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 4.078ns (83.778%)  route 0.790ns (16.222%))
  Logic Levels:           9  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.107ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.107     0.107    bd_0_i/hls_inst/inst/H_filter_FIR_U/ap_clk
    RAMB18_X0Y28         RAMB18E2                                     r  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y28         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[0])
                                                      1.398     1.505 f  bd_0_i/hls_inst/inst/H_filter_FIR_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=1, routed)           0.374     1.879    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/A[0]
    DSP48E2_X7Y26        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[0]_A2_DATA[0])
                                                      0.258     2.137 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA_INST/A2_DATA[0]
                         net (fo=1, routed)           0.000     2.137    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_A_B_DATA.A2_DATA<0>
    DSP48E2_X7Y26        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[0]_A2A1[0])
                                                      0.114     2.251 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA_INST/A2A1[0]
                         net (fo=1, routed)           0.000     2.251    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_PREADD_DATA.A2A1<0>
    DSP48E2_X7Y26        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[0]_U[7])
                                                      0.700     2.951 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER_INST/U[7]
                         net (fo=1, routed)           0.000     2.951    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_MULTIPLIER.U<7>
    DSP48E2_X7Y26        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[7]_U_DATA[7])
                                                      0.067     3.018 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA_INST/U_DATA[7]
                         net (fo=1, routed)           0.000     3.018    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_M_DATA.U_DATA<7>
    DSP48E2_X7Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[7]_ALU_OUT[7])
                                                      0.727     3.745 f  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     3.745    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_ALU.ALU_OUT<7>
    DSP48E2_X7Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.146     3.891 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/tmp_product/DSP_OUTPUT_INST/P[7]
                         net (fo=2, routed)           0.336     4.227    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/in[8]
    SLICE_X29Y67         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.226     4.453 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[8]_i_9/O
                         net (fo=1, routed)           0.017     4.470    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40[8]_i_9_n_2
    SLICE_X29Y67         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     4.751 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.781    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[8]_i_1_n_2
    SLICE_X29Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     4.942 r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1/FIR_accu32_fu_40_reg[16]_i_1/O[5]
                         net (fo=1, routed)           0.033     4.975    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/mul_16s_14s_30_1_1_U1_n_19
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=152, unset)          0.031    10.031    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/ap_clk
    SLICE_X29Y68         FDRE                                         r  bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X29Y68         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/grp_FIR_HLS_Pipeline_VITIS_LOOP_25_1_fu_72/FIR_accu32_fu_40_reg[21]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.975    
  -------------------------------------------------------------------
                         slack                                  5.064    




