INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cp_rm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/pi-radio/HW/Equalizer_design/Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equalizer_top_tb
ERROR: [VRFC 10-2989] 'clk' is not declared [C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register r_clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register r_nRst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register r_nRst is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv:44]
ERROR: [VRFC 10-8530] module 'equalizer_top_tb' is ignored due to previous errors [C:/Projects/pi-radio/HW/modules/sim/equalizer_top_tb.sv:6]
