# ============================================================================ #
#                                   Variables                                  #
# ============================================================================ #
CPPFLAGS =#                 Flags for the C preprocessor
CXX      = g++#             Program for compiling C++ programs; default g++
CC       = gcc#             Program for compiling C programs; default cc
CXXFLAGS = -Wall\
           -march=native\
		   -fno-diagnostics-show-caret\
           -g#              Flags for the C++ compiler
LDFLAGS  = -lsfml-graphics\
           -lsfml-window\
           -lsfml-system#   Flags for compilers when they invoke the linker

BUILD_DIR  = build#                           Build directory
SRC_DIR    = src#                             Source files directory
CPP_FILES  = $(wildcard $(SRC_DIR)/*.cpp)#    Match all .cpp files in ./src/

# Generate build file list with string substitution
OBJS = $(CPP_FILES:$(SRC_DIR)/%.cpp=$(BUILD_DIR)/%.o)
DEPS = $(CPP_FILES:$(SRC_DIR)/%.cpp=$(BUILD_DIR)/%.d)

# Append executable extension for Windows
ifeq ($(OS),Windows_NT)
	EXT = .exe
endif

# Final executable target which is the name of the parent folder + $(BUILD_DIR)
EXE = $(BUILD_DIR)/$(notdir $(shell pwd))$(EXT)

# ============================================================================ #
#                                    Targets                                   #
# ============================================================================ #

.PHONY: all
all: $(EXE)

# Link all .o files
$(EXE): $(OBJS)
	$(CXX) $(CXXFLAGS) $(OBJS) -o $@ $(LDFLAGS)

# Compile sources into obj and create .d files to recompile if headers change
$(BUILD_DIR)/%.o: $(SRC_DIR)/%.cpp
	@mkdir -p $(@D)
	$(CXX) $(CXXFLAGS) -MMD -MP -c $< -o $@

# Testing
.PHONY: test
test:
	@printf "OS: %s\n" $(OS)
	@printf "EXE: %s\n" $(EXE)

	@printf "CXXFLAGS: "
	@printf "%s " $(CXXFLAGS)

	@printf "\nLDFLAGS: "
	@printf "%s " $(LDFLAGS)

	@printf "\n\nCPP_FILES:\n"
	@printf "%s\n" $(CPP_FILES)

	@printf "\nOBJS:\n"
	@printf "%s\n" $(OBJS)

	@printf "\nDEPS:\n"
	@printf "%s\n" $(DEPS)

.PHONY: clean
clean:
	rm -rf $(BUILD_DIR)/*

# Include .d files. The - in front mutes errors of missing makefiles. At first,
# all .d files are missing and we don't want those errors to pop up
-include $(DEPS)
