git clone --depth 1 --no-tags https://github.com/FPGA1988/My_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/185183844
git clone --depth 1 --no-tags https://github.com/blueGorae/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/184420768
git clone --depth 1 --no-tags https://github.com/li1117heex/CODlabs.git f:/verilog_sva_gh_scraper/data/full_repos/181037274
git clone --depth 1 --no-tags https://github.com/Developingliupo/FPGAvideolaser.git f:/verilog_sva_gh_scraper/data/full_repos/184960086
git clone --depth 1 --no-tags https://github.com/raarts1995/airhockey.git f:/verilog_sva_gh_scraper/data/full_repos/184023634
git clone --depth 1 --no-tags https://github.com/razvh/oc.git f:/verilog_sva_gh_scraper/data/full_repos/184653631
git clone --depth 1 --no-tags https://github.com/Joe-perfect/learngit.git f:/verilog_sva_gh_scraper/data/full_repos/185126605
git clone --depth 1 --no-tags https://github.com/chses9440611/computer-organization.git f:/verilog_sva_gh_scraper/data/full_repos/183870221
git clone --depth 1 --no-tags https://github.com/ozan-san/icplusplus-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/180417011
git clone --depth 1 --no-tags https://github.com/jasson31/COSE221_Digital_Design.git f:/verilog_sva_gh_scraper/data/full_repos/180736331
git clone --depth 1 --no-tags https://github.com/happytianhao/pipeline_zth.git f:/verilog_sva_gh_scraper/data/full_repos/180967935
git clone --depth 1 --no-tags https://github.com/oksana-ruderman/CSC-137.git f:/verilog_sva_gh_scraper/data/full_repos/179617228
git clone --depth 1 --no-tags https://github.com/JTWilford/FPGApong.git f:/verilog_sva_gh_scraper/data/full_repos/180199545
git clone --depth 1 --no-tags https://github.com/rohan-o-tammara/comparch-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/179267463
git clone --depth 1 --no-tags https://github.com/xlsarath/LFSR-based-test-pattern-generator.git f:/verilog_sva_gh_scraper/data/full_repos/179444000
git clone --depth 1 --no-tags https://github.com/brunohaf/dev.Docs.git f:/verilog_sva_gh_scraper/data/full_repos/184664177
git clone --depth 1 --no-tags https://github.com/pradyuishere/xorshift-.git f:/verilog_sva_gh_scraper/data/full_repos/183171636
git clone --depth 1 --no-tags https://github.com/ebertn/USB-AHB-Module.git f:/verilog_sva_gh_scraper/data/full_repos/183109834
git clone --depth 1 --no-tags https://github.com/gabrielms98/Preditor2bit.git f:/verilog_sva_gh_scraper/data/full_repos/182889635
git clone --depth 1 --no-tags https://github.com/bill-kim/trng.git f:/verilog_sva_gh_scraper/data/full_repos/183089033
git clone --depth 1 --no-tags https://github.com/shxkari/Verilog-Pong.git f:/verilog_sva_gh_scraper/data/full_repos/180463702
git clone --depth 1 --no-tags https://github.com/tyler-burkett/CPE480-Assignment-4.git f:/verilog_sva_gh_scraper/data/full_repos/180371905
git clone --depth 1 --no-tags https://github.com/yasastharinda9511/SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/180783697
git clone --depth 1 --no-tags https://github.com/AlexDukeBlue/TAMCompaction.git f:/verilog_sva_gh_scraper/data/full_repos/180478048
git clone --depth 1 --no-tags https://github.com/nogsp/Altera_stopwatch_and_timer.git f:/verilog_sva_gh_scraper/data/full_repos/179179942
git clone --depth 1 --no-tags https://github.com/enw12/ECE350-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/179595933
git clone --depth 1 --no-tags https://github.com/jmk1806/COSE221-01-Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/182052425
git clone --depth 1 --no-tags https://github.com/mikeulicny/FPGA-neural-networks.git f:/verilog_sva_gh_scraper/data/full_repos/182137400
git clone --depth 1 --no-tags https://github.com/Merseong/KU-COSE221-01-Amusement-Park.git f:/verilog_sva_gh_scraper/data/full_repos/183575839
git clone --depth 1 --no-tags https://github.com/GGEEDER/hardware-ecc.git f:/verilog_sva_gh_scraper/data/full_repos/183986556
git clone --depth 1 --no-tags https://github.com/snxiong/5-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/183736606
git clone --depth 1 --no-tags https://github.com/alphan24/FPGA-STEP-MOTOR-DRIVER.git f:/verilog_sva_gh_scraper/data/full_repos/183969527
git clone --depth 1 --no-tags https://github.com/farzinlize/VeningMachine.git f:/verilog_sva_gh_scraper/data/full_repos/184754336
git clone --depth 1 --no-tags https://github.com/masondarv/ECEN5863_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/184323321
git clone --depth 1 --no-tags https://github.com/rthomp10/8BitPowerALU.git f:/verilog_sva_gh_scraper/data/full_repos/184332405
git clone --depth 1 --no-tags https://github.com/quinnyyy/Processor.git f:/verilog_sva_gh_scraper/data/full_repos/185079073
git clone --depth 1 --no-tags https://github.com/akramya/IDP_EE3025.git f:/verilog_sva_gh_scraper/data/full_repos/182538561
git clone --depth 1 --no-tags https://github.com/tomcon634/CSC258-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/182607260
git clone --depth 1 --no-tags https://github.com/starburn321/mipsr3000.git f:/verilog_sva_gh_scraper/data/full_repos/181785398
git clone --depth 1 --no-tags https://github.com/linweikun/DDR3.git f:/verilog_sva_gh_scraper/data/full_repos/181310803
git clone --depth 1 --no-tags https://github.com/es717249/MIPS_1C.git f:/verilog_sva_gh_scraper/data/full_repos/181413128
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/182151851
git clone --depth 1 --no-tags https://github.com/YLtrees2/EEM16.git f:/verilog_sva_gh_scraper/data/full_repos/182465267
git clone --depth 1 --no-tags https://github.com/cse140l-sp19/lab2_starter.git f:/verilog_sva_gh_scraper/data/full_repos/180306968
git clone --depth 1 --no-tags https://github.com/qulu622/LD.git f:/verilog_sva_gh_scraper/data/full_repos/179853201
git clone --depth 1 --no-tags https://github.com/abehling/fpga-vga.git f:/verilog_sva_gh_scraper/data/full_repos/179971669
git clone --depth 1 --no-tags https://github.com/lk5104/Vivado-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/180696218
git clone --depth 1 --no-tags https://github.com/WraBHa/Verilog_Workspace.git f:/verilog_sva_gh_scraper/data/full_repos/179914875
git clone --depth 1 --no-tags https://github.com/JavieW/CSCB58-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/179768489
git clone --depth 1 --no-tags https://github.com/mawenhan/fixedpointmath.git f:/verilog_sva_gh_scraper/data/full_repos/180507822
git clone --depth 1 --no-tags https://github.com/michaelwu756/CSM152A.git f:/verilog_sva_gh_scraper/data/full_repos/179205128
git clone --depth 1 --no-tags https://github.com/cs-ece-552/assigns-ZuoyiLi.git f:/verilog_sva_gh_scraper/data/full_repos/179592909
git clone --depth 1 --no-tags https://github.com/L0wBat7erY/netfpgaModDefenseARP.git f:/verilog_sva_gh_scraper/data/full_repos/179428128
git clone --depth 1 --no-tags https://github.com/maxandries/Botassium.git f:/verilog_sva_gh_scraper/data/full_repos/179523465
git clone --depth 1 --no-tags https://github.com/jaydenchen12/ASIC-2-Project.git f:/verilog_sva_gh_scraper/data/full_repos/185264064
git clone --depth 1 --no-tags https://github.com/2xic-archive/Voltage-glitching.git f:/verilog_sva_gh_scraper/data/full_repos/184645358
git clone --depth 1 --no-tags https://github.com/estape11/TimerSoC.git f:/verilog_sva_gh_scraper/data/full_repos/184544349
git clone --depth 1 --no-tags https://github.com/yuma-isobe/tsmc65_19_rtl_TOP.git f:/verilog_sva_gh_scraper/data/full_repos/183364790
git clone --depth 1 --no-tags https://github.com/thezhe/Single_Cycle_RISC-V_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/184366791
git clone --depth 1 --no-tags https://github.com/MaGaroo/vine-sweeper.git f:/verilog_sva_gh_scraper/data/full_repos/184536406
git clone --depth 1 --no-tags https://github.com/CanKorkut/Simple-Clock-design-for-Altera-DE2.git f:/verilog_sva_gh_scraper/data/full_repos/184903071
git clone --depth 1 --no-tags https://github.com/MotrortVin/Verilog_Based_Digital_Clock.git f:/verilog_sva_gh_scraper/data/full_repos/185169604
git clone --depth 1 --no-tags https://github.com/ChandrikaPattnaik/Traffic-Light-Indicator.git f:/verilog_sva_gh_scraper/data/full_repos/185287193
git clone --depth 1 --no-tags https://github.com/harsimran2421/PLD.git f:/verilog_sva_gh_scraper/data/full_repos/183943809
git clone --depth 1 --no-tags https://github.com/mayukh45/Modules.git f:/verilog_sva_gh_scraper/data/full_repos/179722559
git clone --depth 1 --no-tags https://github.com/smknaqvi/cscb58_taptapper.git f:/verilog_sva_gh_scraper/data/full_repos/179783104
git clone --depth 1 --no-tags https://github.com/nmjsbl/NotSimonGame.git f:/verilog_sva_gh_scraper/data/full_repos/179785017
git clone --depth 1 --no-tags https://github.com/Yoshioki311/Sokoban_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/180393867
git clone --depth 1 --no-tags https://github.com/matthew-cen/dino-renderer.git f:/verilog_sva_gh_scraper/data/full_repos/180656282
git clone --depth 1 --no-tags https://github.com/saalimon/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/180830723
git clone --depth 1 --no-tags https://github.com/kaushiktandon/Tron-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/179192574
git clone --depth 1 --no-tags https://github.com/mhadih/computer_Architecture_CA2.git f:/verilog_sva_gh_scraper/data/full_repos/179478680
git clone --depth 1 --no-tags https://github.com/btghli/InternInLanzhou.git f:/verilog_sva_gh_scraper/data/full_repos/179376049
git clone --depth 1 --no-tags https://github.com/hoangbn/cscb58-flappy-dot.git f:/verilog_sva_gh_scraper/data/full_repos/179362236
git clone --depth 1 --no-tags https://github.com/matthewnchow/FPGA_EC.git f:/verilog_sva_gh_scraper/data/full_repos/184818126
git clone --depth 1 --no-tags https://github.com/edwinkong/vlsi-project.git f:/verilog_sva_gh_scraper/data/full_repos/185040147
git clone --depth 1 --no-tags https://github.com/huxuan0307/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/183728511
git clone --depth 1 --no-tags https://github.com/coelhobf/INF-450.git f:/verilog_sva_gh_scraper/data/full_repos/183144394
git clone --depth 1 --no-tags https://github.com/SongTan95/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/183882604
git clone --depth 1 --no-tags https://github.com/TaikunZhang/Connect-Four.git f:/verilog_sva_gh_scraper/data/full_repos/184623393
git clone --depth 1 --no-tags https://github.com/Raghav-B/FPGA-audio-vis.git f:/verilog_sva_gh_scraper/data/full_repos/184961813
git clone --depth 1 --no-tags https://github.com/THINKINGth/Computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/184291011
git clone --depth 1 --no-tags https://github.com/brandonpwood/ECE2300Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/182576790
git clone --depth 1 --no-tags https://github.com/mimiliaogo/EE_LogicDesignLab.git f:/verilog_sva_gh_scraper/data/full_repos/182345759
git clone --depth 1 --no-tags https://github.com/sreecharan-31/CA_Project_Sample.git f:/verilog_sva_gh_scraper/data/full_repos/182417721
git clone --depth 1 --no-tags https://github.com/nicvigil/memGame.git f:/verilog_sva_gh_scraper/data/full_repos/182130195
git clone --depth 1 --no-tags https://github.com/vzy2d/ComputerPrinciplesandDesign_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/184534175
git clone --depth 1 --no-tags https://github.com/logancrow/EE460M_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/184643639
git clone --depth 1 --no-tags https://github.com/ian27diaz/Practica3-ArquitecturaComputacional.git f:/verilog_sva_gh_scraper/data/full_repos/183011485
git clone --depth 1 --no-tags https://github.com/hzmmohamed/AES-128.git f:/verilog_sva_gh_scraper/data/full_repos/182458207
git clone --depth 1 --no-tags https://github.com/Db2515/FPGA_Render.git f:/verilog_sva_gh_scraper/data/full_repos/180352610
git clone --depth 1 --no-tags https://github.com/iadoy/GraduationProject.git f:/verilog_sva_gh_scraper/data/full_repos/181111860
git clone --depth 1 --no-tags https://github.com/weiqingw/CSC258-Course-Project.git f:/verilog_sva_gh_scraper/data/full_repos/180624253
git clone --depth 1 --no-tags https://github.com/JonoCameron/EC311.git f:/verilog_sva_gh_scraper/data/full_repos/181345492
git clone --depth 1 --no-tags https://github.com/Jennawinx/Polynomial-Graphing-Calculator-CSCB58-Winter-2019.git f:/verilog_sva_gh_scraper/data/full_repos/182150094
git clone --depth 1 --no-tags https://github.com/consistentOats/VerilogALU.git f:/verilog_sva_gh_scraper/data/full_repos/180880670
git clone --depth 1 --no-tags https://github.com/cumtyyx/fdivision.git f:/verilog_sva_gh_scraper/data/full_repos/179469243
git clone --depth 1 --no-tags https://github.com/sajidrahman04/B58_Final.git f:/verilog_sva_gh_scraper/data/full_repos/179574499
git clone --depth 1 --no-tags https://github.com/thegrafico/Verilog-codes.git f:/verilog_sva_gh_scraper/data/full_repos/179592437
git clone --depth 1 --no-tags https://github.com/luoanchen/VGA.git f:/verilog_sva_gh_scraper/data/full_repos/180148442
