
---------- Begin Simulation Statistics ----------
simSeconds                                   0.377723                       # Number of seconds simulated (Second)
simTicks                                 377723051500                       # Number of ticks simulated (Tick)
finalTick                                377723051500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2654.81                       # Real time elapsed on the host (Second)
hostTickRate                                142278530                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    2106496                       # Number of bytes of host memory used (Byte)
simInsts                                    822883885                       # Number of instructions simulated (Count)
simOps                                     1550705543                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   309959                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     584111                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           500                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        755446104                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.918047                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.089269                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1627474167                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     2228                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                     1613996303                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 125076                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             76770831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          76770535                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 544                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           754821056                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.138250                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.078835                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 226446499     30.00%     30.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                 123358003     16.34%     46.34% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                 131904632     17.47%     63.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  85563510     11.34%     75.15% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  72859168      9.65%     84.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  49108012      6.51%     91.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  36878513      4.89%     96.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  17731056      2.35%     98.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  10971663      1.45%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             754821056                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                 6861088     65.50%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                     18      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     65.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                 130806      1.25%     66.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     66.75% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                    578      0.01%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    26      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   69      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     66.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd            883202      8.43%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     75.19% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult           100869      0.96%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     76.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 602087      5.75%     81.90% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                643723      6.15%     88.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead            297355      2.84%     90.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite           954776      9.12%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass     54097538      3.35%      3.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu    1138565146     70.54%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult      1423363      0.09%     73.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv       1338918      0.08%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd     10886801      0.67%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1994      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7262      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu      2557475      0.16%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     74.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt      2977796      0.18%     75.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc     10412142      0.65%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         3505      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd      8985693      0.56%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp        87110      0.01%     76.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       261353      0.02%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv        43621      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult      3477790      0.22%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    216838976     13.43%     89.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    137052570      8.49%     98.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead     16285405      1.01%     99.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      8691845      0.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total     1613996303                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.136481                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            10474597                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.006490                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               3856312544                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              1632413499                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses      1534899134                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                 137100791                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 71841868                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         66984732                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                  1500639436                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     69733926                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                   6397599                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          129578                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          625048                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads      234481257                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     148437065                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      4744878                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1227113                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch         2015      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return      25672836     14.03%     14.03% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect     22333762     12.20%     26.23% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect      1875723      1.02%     27.25% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond     96129577     52.52%     79.77% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond     11770431      6.43%     86.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     86.20% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond     25258389     13.80%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total      183042733                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1757      0.01%      0.01% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return      2396659     15.44%     15.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       888236      5.72%     21.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect        45067      0.29%     21.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond      5093827     32.82%     54.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond      2215421     14.28%     68.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     68.57% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond      4877753     31.43%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total      15518720                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          468      0.01%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           15      0.00%      0.01% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       256968      5.86%      5.87% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect        81370      1.85%      7.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond      2359074     53.78%     61.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond       230550      5.26%     66.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     66.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond      1458256     33.24%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total      4386701                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          258      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return     23276177     13.89%     13.89% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect     21445526     12.80%     26.70% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect      1830656      1.09%     27.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond     91035747     54.34%     82.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond      9555010      5.70%     87.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     87.83% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond     20380636     12.17%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total    167524010                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          258      0.01%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.01% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       256309      6.39%      6.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect        81340      2.03%      8.43% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond      2056842     51.29%     59.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond       186545      4.65%     64.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     64.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond      1428932     35.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total      4010226                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget     63380348     34.63%     34.63% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB     71480200     39.05%     73.68% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS     25672836     14.03%     87.70% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect     22509349     12.30%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total    183042733                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch      2729786     62.26%     62.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return       664112     15.15%     77.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           15      0.00%     77.41% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect       990540     22.59%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total      4384453                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted          96131592                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken     39226722                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect           4386701                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss        1573598                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted      3722588                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted        664113                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups            183042733                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates              2182479                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                88332254                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.482577                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted         1601697                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups        27134112                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits           22509349                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses          4624763                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         2015      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return     25672836     14.03%     14.03% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect     22333762     12.20%     26.23% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect      1875723      1.02%     27.25% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond     96129577     52.52%     79.77% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond     11770431      6.43%     86.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     86.20% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond     25258389     13.80%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total    183042733                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          357      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return     25672836     27.11%     27.11% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect       299687      0.32%     27.42% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect      1875723      1.98%     29.40% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond     41317067     43.62%     73.03% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond       286420      0.30%     73.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     73.33% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond     25258389     26.67%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total      94710479                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       256968     11.77%     11.77% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.77% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond      1694961     77.66%     89.44% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond       230550     10.56%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total      2182479                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       256968     11.77%     11.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond      1694961     77.66%     89.44% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond       230550     10.56%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total      2182479                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups     27134112                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits     22509349                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses      4624763                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords      1539626                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords     28673738                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes             26606144                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops               26606139                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes            3329962                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used               23276177                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct            23276177                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts        75682007                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            1684                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts           3899486                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    742924202                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.087300                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.632840                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       308033364     41.46%     41.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1       116334213     15.66%     57.12% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2        79466115     10.70%     67.82% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3        91635273     12.33%     80.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4        21358010      2.87%     83.03% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5        14022630      1.89%     84.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6        18384388      2.47%     87.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7        14839909      2.00%     89.39% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8        78850300     10.61%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    742924202                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         408                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls              23276182                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass     45907902      2.96%      2.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu   1103129303     71.14%     74.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult      1411127      0.09%     74.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv      1334812      0.09%     74.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd     10858284      0.70%     74.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     74.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1904      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6778      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu      2551916      0.16%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt      2873790      0.19%     75.33% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc     10308461      0.66%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift         1830      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd      8980383      0.58%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp        87110      0.01%     76.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       261349      0.02%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv        43621      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult      3470125      0.22%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead    205587628     13.26%     90.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite    132337080      8.53%     98.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead     14427295      0.93%     99.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      7124845      0.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total   1550705543                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples      78850300                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts            822883885                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps             1550705543                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP      822883885                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP       1550705543                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.918047                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.089269                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs          359476848                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts           63664988                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts        1466153649                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        220014923                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts       139461925                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass     45907902      2.96%      2.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu   1103129303     71.14%     74.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult      1411127      0.09%     74.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv      1334812      0.09%     74.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd     10858284      0.70%     74.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1904      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         6778      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     74.98% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu      2551916      0.16%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     75.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt      2873790      0.19%     75.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc     10308461      0.66%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift         1830      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     75.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd      8980383      0.58%     76.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     76.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp        87110      0.01%     76.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt       261349      0.02%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv        43621      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     76.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult      3470125      0.22%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     76.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    205587628     13.26%     90.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite    132337080      8.53%     98.61% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead     14427295      0.93%     99.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite      7124845      0.46%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total   1550705543                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl    167524010                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl    122036283                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl     45487469                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     91035747                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl     76488005                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall     23276182                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn     23276177                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      348510446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         348510446                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     348512407                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        348512407                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3109476                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3109476                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3138625                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3138625                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  39451587220                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  39451587220                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  39451587220                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  39451587220                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    351619922                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     351619922                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    351651032                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    351651032                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.008843                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.008843                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.008925                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.008925                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 12687.535527                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 12687.535527                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 12569.704001                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 12569.704001                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1147048                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets           16                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        27081                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      42.356191                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     5.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       557019                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            557019                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2537212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2537212                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2537212                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2537212                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       572264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       572264                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       601413                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       601413                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  15083417720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  15083417720                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  15457312720                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  15457312720                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001628                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001628                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001710                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001710                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 26357.446423                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 26357.446423                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 25701.660456                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 25701.660456                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 600900                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data          200                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total          200                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            4                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       215000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       215000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data          204                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total          204                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.019608                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.019608                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        53750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        53750                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            4                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data      1412000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total      1412000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.019608                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.019608                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       353000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       353000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data          204                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total          204                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data          204                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total          204                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    209197925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       209197925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      3012290                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       3012290                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  33230216500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  33230216500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    212210215                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    212210215                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.014195                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.014195                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 11031.546265                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 11031.546265                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2537204                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2537204                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       475086                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       475086                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8959683000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8959683000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002239                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002239                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 18859.076041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 18859.076041                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data         1961                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          1961                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        29149                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        29149                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        31110                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        31110                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.936966                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.936966                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        29149                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        29149                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data    373895000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    373895000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.936966                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.936966                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 12827.026656                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 12827.026656                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data    139312521                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total      139312521                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        97186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        97186                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   6221370720                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6221370720                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data    139409707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total    139409707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000697                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000697                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 64015.091886                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 64015.091886                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            8                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        97178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        97178                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   6123734720                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   6123734720                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000697                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000697                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63015.648809                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63015.648809                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           511.963165                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            349114231                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             601412                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             580.490963                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   511.963165                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          431                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         2813812932                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        2813812932                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                453922780                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              22628850                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 273110944                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1184929                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                3973553                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             71529690                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                488170                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1659228158                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts               2321762                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts          1607598704                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches        172714128                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts       231743071                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      144731132                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.128012                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads      591075462                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites     386300270                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads       84103631                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites      55153122                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads    1709390021                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites   1094536553                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         376474203                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    716876110                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites         1071                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches          119662385                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     294525472                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 8923162                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  896                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          7343                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                 149202594                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               2412366                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          754821056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.225171                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.224004                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                475706577     63.02%     63.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                 14816056      1.96%     64.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                 13753406      1.82%     66.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 18454981      2.44%     69.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 37103371      4.92%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                 21645703      2.87%     77.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 20199806      2.68%     79.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                 21051610      2.79%     82.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                132089546     17.50%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            754821056                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             888453833                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.176065                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches          183042733                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.242298                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles    455825627                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      148756791                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         148756791                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     148756791                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        148756791                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       445801                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          445801                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       445801                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         445801                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   6111196498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   6111196498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   6111196498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   6111196498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    149202592                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     149202592                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    149202592                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    149202592                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002988                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002988                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002988                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002988                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13708.350807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13708.350807                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13708.350807                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13708.350807                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         1175                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      51.086957                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst         1570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1570                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1570                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1570                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       444231                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       444231                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       444231                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       444231                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   5607557499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   5607557499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   5607557499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   5607557499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12623.066600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12623.066600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12623.066600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12623.066600                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 443713                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    148756791                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       148756791                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       445801                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        445801                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   6111196498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   6111196498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    149202592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    149202592                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002988                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002988                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13708.350807                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13708.350807                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1570                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1570                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       444231                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       444231                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   5607557499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   5607557499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12623.066600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12623.066600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.970186                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            149201021                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             444230                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             335.864352                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               82000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.970186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           98                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          223                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1194064966                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1194064966                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   3973553                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8859061                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  2804973                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1627476395                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               989104                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                234481257                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               148437065                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  1462                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     21608                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  2783081                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           8160                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect        1684853                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect      2871571                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              4556424                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit               1603408339                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount              1601883866                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                1001795021                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                1494037216                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.120448                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.670529                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    19597922                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                14466334                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                41836                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                8160                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                8975140                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                60215                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  25677                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples          219985247                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.175184                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.910666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9              217124253     98.70%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19              1391630      0.63%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29              1351139      0.61%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 9400      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1816      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1217      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1180      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 6889      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2444      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3271      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               3696      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               2547      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               7759      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              42025      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2820      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2979      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               5019      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1139      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               2452      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               3745      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1058      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                825      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1203      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                426      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                696      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                191      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                212      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                257      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                256      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                278      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            12425      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1297                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total            219985247                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               231961877                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               144754058                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     71805                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     61041                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               149203715                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      2018                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                3973553                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                456938902                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                13134338                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          18597                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 271188064                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9567602                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1644441807                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 11523                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 506790                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                1027625                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                7583019                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents             391                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands          2277195919                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  4879581435                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1754465419                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  85195169                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps            2171063657                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                106132233                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1148                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1138                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   7161593                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                       2289582730                       # The number of ROB reads (Count)
system.cpu.rob.writes                      3264708876                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                822883885                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                 1550705543                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   577                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp               948464                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         622972                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict             508965                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  5                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 5                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               97178                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              97178                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq          948465                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port      1332167                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1803734                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  3135901                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port     28430272                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port     74139584                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 102569856                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                             87331                       # Total snoops (Count)
system.l2bus.snoopTraffic                     4221440                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1132972                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.001226                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.034993                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1131583     99.88%     99.88% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      1389      0.12%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1132972                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           1602149500                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy           666351986                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           902120500                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         2090261                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      1044616                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests          243                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              1143                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         1143                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst            440087                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            485456                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               925543                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst           440087                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           485456                       # number of overall hits (Count)
system.l2cache.overallHits::total              925543                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            4137                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          115956                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             120093                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           4137                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         115956                       # number of overall misses (Count)
system.l2cache.overallMisses::total            120093                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    320187500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   9380082500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    9700270000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    320187500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   9380082500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   9700270000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst        444224                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        601412                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          1045636                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst       444224                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       601412                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         1045636                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.009313                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.192806                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.114852                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.009313                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.192806                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.114852                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 77396.059947                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 80893.463900                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 80772.984271                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 77396.059947                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 80893.463900                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 80772.984271                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks           65953                       # number of writebacks (Count)
system.l2cache.writebacks::total                65953                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         4137                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       115956                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         120093                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         4137                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       115956                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        120093                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    278827500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   8220522500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   8499350000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    278827500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   8220522500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   8499350000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.009313                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.192806                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.114852                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.009313                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.192806                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.114852                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 67398.477157                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 70893.463900                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 70773.067539                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 67398.477157                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 70893.463900                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 70773.067539                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                     87324                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          951                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          951                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         23227                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            23227                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        73951                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          73951                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   5728801500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   5728801500                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        97178                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        97178                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.760985                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.760985                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 77467.532555                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 77467.532555                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        73951                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        73951                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   4989291500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   4989291500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.760985                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.760985                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 67467.532555                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 67467.532555                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst       440087                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data       462229                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       902316                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst         4137                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data        42005                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total        46142                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    320187500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data   3651281000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total   3971468500                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst       444224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       504234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total       948458                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.009313                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.083305                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.048649                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 77396.059947                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 86924.913701                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 86070.575614                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         4137                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data        42005                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total        46142                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    278827500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data   3231231000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total   3510058500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.009313                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.083305                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.048649                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 67398.477157                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 76924.913701                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 76070.792337                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            5                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               5                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks       557019                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       557019                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       557019                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       557019                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse            30357.792135                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 2089078                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                120092                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                 17.395647                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst  1219.983835                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data 29137.808300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.037231                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.889215                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.926446                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024        32768                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0             178                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             612                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2           18381                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3           12224                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4            1373                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              33560572                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             33560572                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     65953.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      4137.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    115852.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.301829788750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          3973                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          3973                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               392296                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               62109                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       120093                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       65953                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     120093                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     65953                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                     104                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.01                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       18.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 120093                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 65953                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    96814                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    13384                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     7214                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     2555                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1148                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1166                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2676                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    3130                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    3503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    3996                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    4016                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    4038                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    4096                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    4122                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    4361                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    4256                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    4194                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    4246                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    4362                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    4092                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    4341                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    4145                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                      44                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         3973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       30.194815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      18.551401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev     451.101500                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-1023          3970     99.92%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-2047            2      0.05%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::27648-28671            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           3973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         3973                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.593506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.568303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.931505                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              2805     70.60%     70.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                14      0.35%     70.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1131     28.47%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                14      0.35%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                 6      0.15%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                 2      0.05%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           3973                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     6656                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  7685952                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               4220992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               20348114.76153713                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               11174832.94503142                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   377723038000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                     2030266.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       264768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7414528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      4219264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 700958.013943186612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 19629535.371367186308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 11170258.164664858952                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         4137                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       115956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        65953                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst    131146250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   4082103000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 6831978654500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     31700.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     35203.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 103588595.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       264704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      7421184                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         7685888                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       264704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       264704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      4220992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      4220992                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          4136                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        115956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           120092                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        65953                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           65953                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          700789                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        19647157                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           20347945                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       700789                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         700789                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     11174833                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          11174833                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     11174833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         700789                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       19647157                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          31522778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                119989                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                65926                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          7965                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          8005                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          8551                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          8286                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          7995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          7738                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          7791                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          7598                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          7353                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          7269                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         5906                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         7117                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         6868                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         7202                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         7164                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         7181                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          4208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          4408                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          4842                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          4696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          4435                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          4220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          4255                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          4179                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          4140                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3827                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2950                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         3833                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3822                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         4018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         4011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         4082                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1963455500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              599945000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          4213249250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16363.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            35113.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                84887                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               57409                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             70.75                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            87.08                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        43607                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   272.798771                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   138.345426                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   346.206477                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        26431     60.61%     60.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         4550     10.43%     71.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1928      4.42%     75.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         1332      3.05%     78.52% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639         1008      2.31%     80.83% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          944      2.16%     83.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         1110      2.55%     85.54% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          924      2.12%     87.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         5380     12.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        43607                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead            7679296                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         4219264                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW                20.330493                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                11.170258                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.25                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.16                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.09                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                76.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        160978440                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         85539300                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       456453060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      183968460                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 29816801040.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  28268780070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 121240363680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   180212884050                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    477.103220                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 314852333750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  12612860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  50257857750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        150461220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         79949265                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       400268400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      160165260                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 29816801040.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  28213254660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 121287121920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   180108021765                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    476.825603                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 314977765250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  12612860000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  50132426250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               46141                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         65953                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             21182                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              73951                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             73951                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          46142                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       327320                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       327320                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  327320                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port     11906880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total     11906880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11906880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             120093                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   120093    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               120093                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 377723051500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           235520000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          322201500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         207228                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        87136                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
