
EPS_MC.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000062  00800100  000020da  0000216e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020da  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000007b  00800162  00800162  000021d0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000021d0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002200  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000560  00000000  00000000  00002240  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000408a  00000000  00000000  000027a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001533  00000000  00000000  0000682a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002b51  00000000  00000000  00007d5d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000c64  00000000  00000000  0000a8b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e25  00000000  00000000  0000b514  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000191d  00000000  00000000  0000c339  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004b0  00000000  00000000  0000dc56  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	51 c0       	rjmp	.+162    	; 0xc8 <__bad_interrupt>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	0c 94 4d 0c 	jmp	0x189a	; 0x189a <__vector_14>
      3c:	45 c0       	rjmp	.+138    	; 0xc8 <__bad_interrupt>
      3e:	00 00       	nop
      40:	0c 94 3d 0c 	jmp	0x187a	; 0x187a <__vector_16>
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	0c 94 9b 0d 	jmp	0x1b36	; 0x1b36 <__vector_18>
      4c:	0c 94 52 0e 	jmp	0x1ca4	; 0x1ca4 <__vector_19>
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c 94 f6 0d 	jmp	0x1bec	; 0x1bec <__vector_30>
      7c:	0c 94 86 0e 	jmp	0x1d0c	; 0x1d0c <__vector_31>
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	ea ed       	ldi	r30, 0xDA	; 218
      a0:	f0 e2       	ldi	r31, 0x20	; 32
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a2 36       	cpi	r26, 0x62	; 98
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a2 e6       	ldi	r26, 0x62	; 98
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	ad 3d       	cpi	r26, 0xDD	; 221
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	c7 d1       	rcall	.+910    	; 0x452 <main>
      c4:	0c 94 6b 10 	jmp	0x20d6	; 0x20d6 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <CreateDataVector>:
void WakeCC1(void)
{
	uint8_t data = START_BYTE;
	UART1PutS(&data, 1);
	//global_RX1Complete = 0;
}
      ca:	0f 93       	push	r16
      cc:	1f 93       	push	r17
      ce:	cf 93       	push	r28
      d0:	df 93       	push	r29
      d2:	ec 01       	movw	r28, r24
      d4:	84 e2       	ldi	r24, 0x24	; 36
      d6:	88 83       	st	Y, r24
      d8:	84 e4       	ldi	r24, 0x44	; 68
      da:	89 83       	std	Y+1, r24	; 0x01
      dc:	80 e5       	ldi	r24, 0x50	; 80
      de:	8a 83       	std	Y+2, r24	; 0x02
      e0:	ed e1       	ldi	r30, 0x1D	; 29
      e2:	f1 e0       	ldi	r31, 0x01	; 1
      e4:	86 85       	ldd	r24, Z+14	; 0x0e
      e6:	8b 83       	std	Y+3, r24	; 0x03
      e8:	87 85       	ldd	r24, Z+15	; 0x0f
      ea:	8c 83       	std	Y+4, r24	; 0x04
      ec:	80 89       	ldd	r24, Z+16	; 0x10
      ee:	8d 83       	std	Y+5, r24	; 0x05
      f0:	81 85       	ldd	r24, Z+9	; 0x09
      f2:	8e 83       	std	Y+6, r24	; 0x06
      f4:	82 85       	ldd	r24, Z+10	; 0x0a
      f6:	8f 83       	std	Y+7, r24	; 0x07
      f8:	83 85       	ldd	r24, Z+11	; 0x0b
      fa:	88 87       	std	Y+8, r24	; 0x08
      fc:	84 85       	ldd	r24, Z+12	; 0x0c
      fe:	89 87       	std	Y+9, r24	; 0x09
     100:	ee e2       	ldi	r30, 0x2E	; 46
     102:	f1 e0       	ldi	r31, 0x01	; 1
     104:	85 85       	ldd	r24, Z+13	; 0x0d
     106:	8a 87       	std	Y+10, r24	; 0x0a
     108:	86 85       	ldd	r24, Z+14	; 0x0e
     10a:	8b 87       	std	Y+11, r24	; 0x0b
     10c:	87 85       	ldd	r24, Z+15	; 0x0f
     10e:	8c 87       	std	Y+12, r24	; 0x0c
     110:	80 89       	ldd	r24, Z+16	; 0x10
     112:	8d 87       	std	Y+13, r24	; 0x0d
     114:	81 85       	ldd	r24, Z+9	; 0x09
     116:	8e 87       	std	Y+14, r24	; 0x0e
     118:	82 85       	ldd	r24, Z+10	; 0x0a
     11a:	8f 87       	std	Y+15, r24	; 0x0f
     11c:	83 85       	ldd	r24, Z+11	; 0x0b
     11e:	88 8b       	std	Y+16, r24	; 0x10
     120:	84 85       	ldd	r24, Z+12	; 0x0c
     122:	89 8b       	std	Y+17, r24	; 0x11
     124:	e0 e0       	ldi	r30, 0x00	; 0
     126:	f1 e0       	ldi	r31, 0x01	; 1
     128:	81 81       	ldd	r24, Z+1	; 0x01
     12a:	8a 8b       	std	Y+18, r24	; 0x12
     12c:	82 81       	ldd	r24, Z+2	; 0x02
     12e:	8b 8b       	std	Y+19, r24	; 0x13
     130:	e3 e0       	ldi	r30, 0x03	; 3
     132:	f1 e0       	ldi	r31, 0x01	; 1
     134:	81 81       	ldd	r24, Z+1	; 0x01
     136:	8c 8b       	std	Y+20, r24	; 0x14
     138:	82 81       	ldd	r24, Z+2	; 0x02
     13a:	8d 8b       	std	Y+21, r24	; 0x15
     13c:	ec e0       	ldi	r30, 0x0C	; 12
     13e:	f1 e0       	ldi	r31, 0x01	; 1
     140:	85 85       	ldd	r24, Z+13	; 0x0d
     142:	8e 8b       	std	Y+22, r24	; 0x16
     144:	86 85       	ldd	r24, Z+14	; 0x0e
     146:	8f 8b       	std	Y+23, r24	; 0x17
     148:	87 85       	ldd	r24, Z+15	; 0x0f
     14a:	88 8f       	std	Y+24, r24	; 0x18
     14c:	80 89       	ldd	r24, Z+16	; 0x10
     14e:	89 8f       	std	Y+25, r24	; 0x19
     150:	81 85       	ldd	r24, Z+9	; 0x09
     152:	8a 8f       	std	Y+26, r24	; 0x1a
     154:	82 85       	ldd	r24, Z+10	; 0x0a
     156:	8b 8f       	std	Y+27, r24	; 0x1b
     158:	83 85       	ldd	r24, Z+11	; 0x0b
     15a:	8c 8f       	std	Y+28, r24	; 0x1c
     15c:	84 85       	ldd	r24, Z+12	; 0x0c
     15e:	8d 8f       	std	Y+29, r24	; 0x1d
     160:	e0 e5       	ldi	r30, 0x50	; 80
     162:	f1 e0       	ldi	r31, 0x01	; 1
     164:	85 85       	ldd	r24, Z+13	; 0x0d
     166:	8e 8f       	std	Y+30, r24	; 0x1e
     168:	86 85       	ldd	r24, Z+14	; 0x0e
     16a:	8f 8f       	std	Y+31, r24	; 0x1f
     16c:	87 85       	ldd	r24, Z+15	; 0x0f
     16e:	88 a3       	std	Y+32, r24	; 0x20
     170:	80 89       	ldd	r24, Z+16	; 0x10
     172:	89 a3       	std	Y+33, r24	; 0x21
     174:	81 85       	ldd	r24, Z+9	; 0x09
     176:	8a a3       	std	Y+34, r24	; 0x22
     178:	82 85       	ldd	r24, Z+10	; 0x0a
     17a:	8b a3       	std	Y+35, r24	; 0x23
     17c:	83 85       	ldd	r24, Z+11	; 0x0b
     17e:	8c a3       	std	Y+36, r24	; 0x24
     180:	84 85       	ldd	r24, Z+12	; 0x0c
     182:	8d a3       	std	Y+37, r24	; 0x25
     184:	ef e3       	ldi	r30, 0x3F	; 63
     186:	f1 e0       	ldi	r31, 0x01	; 1
     188:	85 85       	ldd	r24, Z+13	; 0x0d
     18a:	8e a3       	std	Y+38, r24	; 0x26
     18c:	86 85       	ldd	r24, Z+14	; 0x0e
     18e:	8f a3       	std	Y+39, r24	; 0x27
     190:	87 85       	ldd	r24, Z+15	; 0x0f
     192:	88 a7       	std	Y+40, r24	; 0x28
     194:	80 89       	ldd	r24, Z+16	; 0x10
     196:	89 a7       	std	Y+41, r24	; 0x29
     198:	81 85       	ldd	r24, Z+9	; 0x09
     19a:	8a a7       	std	Y+42, r24	; 0x2a
     19c:	82 85       	ldd	r24, Z+10	; 0x0a
     19e:	8b a7       	std	Y+43, r24	; 0x2b
     1a0:	83 85       	ldd	r24, Z+11	; 0x0b
     1a2:	8c a7       	std	Y+44, r24	; 0x2c
     1a4:	84 85       	ldd	r24, Z+12	; 0x0c
     1a6:	8d a7       	std	Y+45, r24	; 0x2d
     1a8:	e9 e0       	ldi	r30, 0x09	; 9
     1aa:	f1 e0       	ldi	r31, 0x01	; 1
     1ac:	81 81       	ldd	r24, Z+1	; 0x01
     1ae:	8e a7       	std	Y+46, r24	; 0x2e
     1b0:	82 81       	ldd	r24, Z+2	; 0x02
     1b2:	8f a7       	std	Y+47, r24	; 0x2f
     1b4:	e6 e0       	ldi	r30, 0x06	; 6
     1b6:	f1 e0       	ldi	r31, 0x01	; 1
     1b8:	81 81       	ldd	r24, Z+1	; 0x01
     1ba:	88 ab       	std	Y+48, r24	; 0x30
     1bc:	82 81       	ldd	r24, Z+2	; 0x02
     1be:	89 ab       	std	Y+49, r24	; 0x31
     1c0:	36 d6       	rcall	.+3180   	; 0xe2e <GetEEStatus1>
     1c2:	8a ab       	std	Y+50, r24	; 0x32
     1c4:	3b d6       	rcall	.+3190   	; 0xe3c <GetEEStatus2>
     1c6:	8b ab       	std	Y+51, r24	; 0x33
     1c8:	40 d6       	rcall	.+3200   	; 0xe4a <GetEEStatus3>
     1ca:	8c ab       	std	Y+52, r24	; 0x34
     1cc:	01 e0       	ldi	r16, 0x01	; 1
     1ce:	0d ab       	std	Y+53, r16	; 0x35
     1d0:	12 e0       	ldi	r17, 0x02	; 2
     1d2:	1e ab       	std	Y+54, r17	; 0x36
     1d4:	48 d6       	rcall	.+3216   	; 0xe66 <GetEERebootCount>
     1d6:	8f ab       	std	Y+55, r24	; 0x37
     1d8:	08 af       	std	Y+56, r16	; 0x38
     1da:	19 af       	std	Y+57, r17	; 0x39
     1dc:	0a af       	std	Y+58, r16	; 0x3a
     1de:	0b af       	std	Y+59, r16	; 0x3b
     1e0:	1c af       	std	Y+60, r17	; 0x3c
     1e2:	1d af       	std	Y+61, r17	; 0x3d
     1e4:	0e af       	std	Y+62, r16	; 0x3e
     1e6:	1f af       	std	Y+63, r17	; 0x3f
     1e8:	fe 01       	movw	r30, r28
     1ea:	e0 5c       	subi	r30, 0xC0	; 192
     1ec:	ff 4f       	sbci	r31, 0xFF	; 255
     1ee:	83 e3       	ldi	r24, 0x33	; 51
     1f0:	80 83       	st	Z, r24
     1f2:	31 96       	adiw	r30, 0x01	; 1
     1f4:	80 83       	st	Z, r24
     1f6:	9e 01       	movw	r18, r28
     1f8:	2e 5b       	subi	r18, 0xBE	; 190
     1fa:	3f 4f       	sbci	r19, 0xFF	; 255
     1fc:	f9 01       	movw	r30, r18
     1fe:	80 83       	st	Z, r24
     200:	31 96       	adiw	r30, 0x01	; 1
     202:	80 83       	st	Z, r24
     204:	31 96       	adiw	r30, 0x01	; 1
     206:	de 01       	movw	r26, r28
     208:	8d 91       	ld	r24, X+
     20a:	80 83       	st	Z, r24
     20c:	8d 91       	ld	r24, X+
     20e:	90 81       	ld	r25, Z
     210:	89 27       	eor	r24, r25
     212:	80 83       	st	Z, r24
     214:	a2 17       	cp	r26, r18
     216:	b3 07       	cpc	r27, r19
     218:	c9 f7       	brne	.-14     	; 0x20c <CreateDataVector+0x142>
     21a:	df 91       	pop	r29
     21c:	cf 91       	pop	r28
     21e:	1f 91       	pop	r17
     220:	0f 91       	pop	r16
     222:	08 95       	ret

00000224 <WakeCC2>:

// sends the start byte via UART1 to wake up CC2 and enable start of communication
void WakeCC2(void)
{
     224:	cf 93       	push	r28
     226:	df 93       	push	r29
     228:	1f 92       	push	r1
     22a:	cd b7       	in	r28, 0x3d	; 61
     22c:	de b7       	in	r29, 0x3e	; 62
	uint8_t data = START_BYTE;
     22e:	8a ea       	ldi	r24, 0xAA	; 170
     230:	89 83       	std	Y+1, r24	; 0x01
	UART0PutS(&data, 1);
     232:	61 e0       	ldi	r22, 0x01	; 1
     234:	ce 01       	movw	r24, r28
     236:	01 96       	adiw	r24, 0x01	; 1
     238:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <UART0PutS>
	//global_RX0Complete = 0;
}
     23c:	0f 90       	pop	r0
     23e:	df 91       	pop	r29
     240:	cf 91       	pop	r28
     242:	08 95       	ret

00000244 <ExecuteCommands>:

// executes the commands of the data vector from the given CC by setting all outputs accordingly
// but only if the repetition byte = 0, otherwise no new commands were sent
// if CC=1 -> data vector from CC1 is used otherwise the one from CC2 is used
void ExecuteCommands(const uint8_t CC)
{
     244:	cf 93       	push	r28
     246:	df 93       	push	r29
	uint8_t outputs;
	char *dataVector;

	if(CC == 1)
     248:	81 30       	cpi	r24, 0x01	; 1
     24a:	19 f0       	breq	.+6      	; 0x252 <ExecuteCommands+0xe>
	{
		dataVector = (char*) global_UART1String;
	}
	else
	{
		dataVector = (char*) global_UART0String;
     24c:	c3 e9       	ldi	r28, 0x93	; 147
     24e:	d1 e0       	ldi	r29, 0x01	; 1
     250:	02 c0       	rjmp	.+4      	; 0x256 <ExecuteCommands+0x12>
	uint8_t outputs;
	char *dataVector;

	if(CC == 1)
	{
		dataVector = (char*) global_UART1String;
     252:	c4 eb       	ldi	r28, 0xB4	; 180
     254:	d1 e0       	ldi	r29, 0x01	; 1
	else
	{
		dataVector = (char*) global_UART0String;
	}

	if(dataVector[REPETITION_BYTE_NR] == 0)		// check if there are new commands
     256:	89 8d       	ldd	r24, Y+25	; 0x19
     258:	81 11       	cpse	r24, r1
     25a:	48 c0       	rjmp	.+144    	; 0x2ec <ExecuteCommands+0xa8>
	{
		// update the FOVRs
		FOVR1 = dataVector[FOVR1_BYTE_NR];
     25c:	8b 85       	ldd	r24, Y+11	; 0x0b
     25e:	80 93 87 01 	sts	0x0187, r24	; 0x800187 <FOVR1>
		FOVR2 = dataVector[FOVR2_BYTE_NR];
     262:	8c 85       	ldd	r24, Y+12	; 0x0c
     264:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <FOVR2>
		FOVR3 = dataVector[FOVR3_BYTE_NR];
     268:	8d 85       	ldd	r24, Y+13	; 0x0d
     26a:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <FOVR3>

		// update the OVRs
		OVR1 = dataVector[OVR1_BYTE_NR];
     26e:	8e 85       	ldd	r24, Y+14	; 0x0e
     270:	80 93 86 01 	sts	0x0186, r24	; 0x800186 <OVR1>
		OVR2 = dataVector[OVR2_BYTE_NR];
     274:	8f 85       	ldd	r24, Y+15	; 0x0f
     276:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <OVR2>
		OVR3 = dataVector[OVR3_BYTE_NR];
     27a:	88 89       	ldd	r24, Y+16	; 0x10
     27c:	80 93 89 01 	sts	0x0189, r24	; 0x800189 <OVR3>

		// turn on the HV supply if the current limit is different from 0
		if(dataVector[LIMIT_HV_BYTE_NR] != 0) SwitchHV(1);
     280:	8a 81       	ldd	r24, Y+2	; 0x02
     282:	88 23       	and	r24, r24
     284:	19 f0       	breq	.+6      	; 0x28c <ExecuteCommands+0x48>
     286:	81 e0       	ldi	r24, 0x01	; 1
     288:	ff d7       	rcall	.+4094   	; 0x1288 <SwitchHV>
     28a:	02 c0       	rjmp	.+4      	; 0x290 <ExecuteCommands+0x4c>
		else SwitchHV(0);
     28c:	80 e0       	ldi	r24, 0x00	; 0
     28e:	fc d7       	rcall	.+4088   	; 0x1288 <SwitchHV>

		// turn on the 3V3 supply depending on the current limits
		outputs = 0;
		if(dataVector[LIMIT_3V3_A_BYTE_NR] != 0) outputs = 1<<A;
     290:	8b 81       	ldd	r24, Y+3	; 0x03
     292:	88 23       	and	r24, r24
     294:	11 f0       	breq	.+4      	; 0x29a <ExecuteCommands+0x56>
     296:	82 e0       	ldi	r24, 0x02	; 2
     298:	01 c0       	rjmp	.+2      	; 0x29c <ExecuteCommands+0x58>
		// turn on the HV supply if the current limit is different from 0
		if(dataVector[LIMIT_HV_BYTE_NR] != 0) SwitchHV(1);
		else SwitchHV(0);

		// turn on the 3V3 supply depending on the current limits
		outputs = 0;
     29a:	80 e0       	ldi	r24, 0x00	; 0
		if(dataVector[LIMIT_3V3_A_BYTE_NR] != 0) outputs = 1<<A;
		if(dataVector[LIMIT_3V3_B_BYTE_NR] != 0) outputs |= 1<<B;
     29c:	9c 81       	ldd	r25, Y+4	; 0x04
     29e:	91 11       	cpse	r25, r1
     2a0:	84 60       	ori	r24, 0x04	; 4
		if(dataVector[LIMIT_3V3_D_BYTE_NR] != 0) outputs |= 1<<D;
     2a2:	9d 81       	ldd	r25, Y+5	; 0x05
     2a4:	91 11       	cpse	r25, r1
     2a6:	80 61       	ori	r24, 0x10	; 16
		if(dataVector[LIMIT_3V3_BACKUP_BYTE_NR] != 0) outputs |= 1<<BACKUP;
     2a8:	9e 81       	ldd	r25, Y+6	; 0x06
     2aa:	91 11       	cpse	r25, r1
     2ac:	88 60       	ori	r24, 0x08	; 8
		Switch3V3(outputs);
     2ae:	0e 94 e0 09 	call	0x13c0	; 0x13c0 <Switch3V3>

		// turn on the 5V supply depending on the current limits
		outputs = 0;
		if(dataVector[LIMIT_5V_A_BYTE_NR] != 0) outputs = 1<<A;
     2b2:	8f 81       	ldd	r24, Y+7	; 0x07
     2b4:	88 23       	and	r24, r24
     2b6:	11 f0       	breq	.+4      	; 0x2bc <ExecuteCommands+0x78>
     2b8:	82 e0       	ldi	r24, 0x02	; 2
     2ba:	01 c0       	rjmp	.+2      	; 0x2be <ExecuteCommands+0x7a>
		if(dataVector[LIMIT_3V3_D_BYTE_NR] != 0) outputs |= 1<<D;
		if(dataVector[LIMIT_3V3_BACKUP_BYTE_NR] != 0) outputs |= 1<<BACKUP;
		Switch3V3(outputs);

		// turn on the 5V supply depending on the current limits
		outputs = 0;
     2bc:	80 e0       	ldi	r24, 0x00	; 0
		if(dataVector[LIMIT_5V_A_BYTE_NR] != 0) outputs = 1<<A;
		if(dataVector[LIMIT_5V_B_BYTE_NR] != 0) outputs |= 1<<B;
     2be:	98 85       	ldd	r25, Y+8	; 0x08
     2c0:	91 11       	cpse	r25, r1
     2c2:	84 60       	ori	r24, 0x04	; 4
		if(dataVector[LIMIT_5V_C_BYTE_NR] != 0) outputs |= 1<<C;
     2c4:	99 85       	ldd	r25, Y+9	; 0x09
     2c6:	91 11       	cpse	r25, r1
     2c8:	88 60       	ori	r24, 0x08	; 8
		if(dataVector[LIMIT_5V_D_BYTE_NR] != 0) outputs |= 1<<D;
     2ca:	9a 85       	ldd	r25, Y+10	; 0x0a
     2cc:	91 11       	cpse	r25, r1
     2ce:	80 61       	ori	r24, 0x10	; 16
		Switch5V(outputs);
     2d0:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <Switch5V>

		// set all outputs except those for 3V3, 5V and 12V supply, to take all potential changes
		// in the FOVRs and OVRs into account
		SetFET11();
     2d4:	f1 d6       	rcall	.+3554   	; 0x10b8 <SetFET11>
		SetFET12();
     2d6:	06 d7       	rcall	.+3596   	; 0x10e4 <SetFET12>
		SetFET21();
     2d8:	33 d7       	rcall	.+3686   	; 0x1140 <SetFET21>
     2da:	48 d7       	rcall	.+3728   	; 0x116c <SetFET22>
		SetFET22();
     2dc:	0e 94 96 09 	call	0x132c	; 0x132c <SetHeater1>
		SetHeater1();
     2e0:	0e 94 ac 09 	call	0x1358	; 0x1358 <SetHeater2>
		SetHeater2();
     2e4:	0e 94 48 0a 	call	0x1490	; 0x1490 <SetBMode3V3>
		SetBMode3V3();
     2e8:	0e 94 e2 0a 	call	0x15c4	; 0x15c4 <SetBMode5V>
		SetBMode5V();
     2ec:	df 91       	pop	r29
     2ee:	cf 91       	pop	r28
	}
}
     2f0:	08 95       	ret

000002f2 <CheckChecksum>:
     2f2:	81 30       	cpi	r24, 0x01	; 1
     2f4:	a1 f4       	brne	.+40     	; 0x31e <CheckChecksum+0x2c>
	uint8_t i;
	uint8_t cs;

	if(CC == 1)
	{
		cs = global_UART1String[0];
     2f6:	20 91 b4 01 	lds	r18, 0x01B4	; 0x8001b4 <global_UART1String>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	90 e0       	ldi	r25, 0x00	; 0
		for(i = 1; i <= CHECKSUM_LIMIT_CC_MC; i++)
		{
			cs ^= global_UART1String[i];
     2fe:	fc 01       	movw	r30, r24
     300:	ec 54       	subi	r30, 0x4C	; 76
     302:	fe 4f       	sbci	r31, 0xFE	; 254
     304:	30 81       	ld	r19, Z
     306:	23 27       	eor	r18, r19
     308:	01 96       	adiw	r24, 0x01	; 1
	uint8_t cs;

	if(CC == 1)
	{
		cs = global_UART1String[0];
		for(i = 1; i <= CHECKSUM_LIMIT_CC_MC; i++)
     30a:	8e 31       	cpi	r24, 0x1E	; 30
     30c:	91 05       	cpc	r25, r1
     30e:	b9 f7       	brne	.-18     	; 0x2fe <CheckChecksum+0xc>
		{
			cs ^= global_UART1String[i];
		}

		if(global_UART1String[CHECKSUM_BYTE_NR] == cs)
     310:	90 91 d2 01 	lds	r25, 0x01D2	; 0x8001d2 <global_UART1String+0x1e>
		{
			return(1);
     314:	81 e0       	ldi	r24, 0x01	; 1
     316:	29 17       	cp	r18, r25
     318:	a1 f0       	breq	.+40     	; 0x342 <CheckChecksum+0x50>
     31a:	80 e0       	ldi	r24, 0x00	; 0
     31c:	08 95       	ret
			return(0);
		}
	}
	else
	{
		cs = global_UART0String[0];
     31e:	20 91 93 01 	lds	r18, 0x0193	; 0x800193 <global_UART0String>
     322:	81 e0       	ldi	r24, 0x01	; 1
     324:	90 e0       	ldi	r25, 0x00	; 0
		for(i = 1; i <= CHECKSUM_LIMIT_CC_MC; i++)
		{
			cs ^= global_UART0String[i];
     326:	fc 01       	movw	r30, r24
     328:	ed 56       	subi	r30, 0x6D	; 109
     32a:	fe 4f       	sbci	r31, 0xFE	; 254
     32c:	30 81       	ld	r19, Z
     32e:	23 27       	eor	r18, r19
     330:	01 96       	adiw	r24, 0x01	; 1
		}
	}
	else
	{
		cs = global_UART0String[0];
		for(i = 1; i <= CHECKSUM_LIMIT_CC_MC; i++)
     332:	8e 31       	cpi	r24, 0x1E	; 30
     334:	91 05       	cpc	r25, r1
     336:	b9 f7       	brne	.-18     	; 0x326 <CheckChecksum+0x34>
		{
			cs ^= global_UART0String[i];
		}

		if(global_UART0String[CHECKSUM_BYTE_NR] == cs)
     338:	90 91 b1 01 	lds	r25, 0x01B1	; 0x8001b1 <global_UART0String+0x1e>
			cs ^= global_UART1String[i];
		}

		if(global_UART1String[CHECKSUM_BYTE_NR] == cs)
		{
			return(1);
     33c:	81 e0       	ldi	r24, 0x01	; 1
     33e:	29 13       	cpse	r18, r25
     340:	80 e0       	ldi	r24, 0x00	; 0
		else
		{
			return(0);
		}
	}
     342:	08 95       	ret

00000344 <FindCurrentEEPROMAddress>:

#include "eEEPROM.h"

// returns the EEPROM address of the latest value in a ring buffer with the given start address
uint16_t FindCurrentEEPROMAddress(uint16_t bufferStartAddress)
{
     344:	cf 92       	push	r12
     346:	df 92       	push	r13
     348:	ef 92       	push	r14
     34a:	ff 92       	push	r15
     34c:	0f 93       	push	r16
     34e:	1f 93       	push	r17
     350:	cf 93       	push	r28
	uint8_t oldStatus;
	uint16_t bufferEnd;

	bufferStartAddress += EE_VALUE_BUFFER_SIZE;				// point to the status buffer
     352:	7c 01       	movw	r14, r24
     354:	2a ef       	ldi	r18, 0xFA	; 250
     356:	e2 0e       	add	r14, r18
     358:	f1 1c       	adc	r15, r1
	bufferEnd = bufferStartAddress + EE_STATUS_BUFFER_SIZE;	// first address outside the buffer
     35a:	6c 01       	movw	r12, r24
     35c:	2c e0       	ldi	r18, 0x0C	; 12
     35e:	c2 1a       	sub	r12, r18
     360:	2e ef       	ldi	r18, 0xFE	; 254
     362:	d2 0a       	sbc	r13, r18
     364:	01 c0       	rjmp	.+2      	; 0x368 <FindCurrentEEPROMAddress+0x24>
	
	do	// do as long as the next status is the old status + 1
	{
		oldStatus = EEReadByte(bufferStartAddress);			// save the current status
		bufferStartAddress++;								// point to the next status
     366:	78 01       	movw	r14, r16
	bufferStartAddress += EE_VALUE_BUFFER_SIZE;				// point to the status buffer
	bufferEnd = bufferStartAddress + EE_STATUS_BUFFER_SIZE;	// first address outside the buffer
	
	do	// do as long as the next status is the old status + 1
	{
		oldStatus = EEReadByte(bufferStartAddress);			// save the current status
     368:	c7 01       	movw	r24, r14
     36a:	0e 94 52 10 	call	0x20a4	; 0x20a4 <eeprom_read_byte>
     36e:	c8 2f       	mov	r28, r24
		bufferStartAddress++;								// point to the next status
     370:	87 01       	movw	r16, r14
     372:	0f 5f       	subi	r16, 0xFF	; 255
     374:	1f 4f       	sbci	r17, 0xFF	; 255
		if(bufferStartAddress == bufferEnd)
     376:	c0 16       	cp	r12, r16
     378:	d1 06       	cpc	r13, r17
     37a:	59 f0       	breq	.+22     	; 0x392 <FindCurrentEEPROMAddress+0x4e>
		{
			break;											// break if we are outside the buffer
		}
	} while (EEReadByte(bufferStartAddress) == oldStatus+1);
     37c:	c8 01       	movw	r24, r16
     37e:	0e 94 52 10 	call	0x20a4	; 0x20a4 <eeprom_read_byte>
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	2c 2f       	mov	r18, r28
     386:	30 e0       	ldi	r19, 0x00	; 0
     388:	2f 5f       	subi	r18, 0xFF	; 255
     38a:	3f 4f       	sbci	r19, 0xFF	; 255
     38c:	82 17       	cp	r24, r18
     38e:	93 07       	cpc	r25, r19
     390:	51 f3       	breq	.-44     	; 0x366 <FindCurrentEEPROMAddress+0x22>

	// for the current address subtract 1, for the value address subtract its buffer size
	return (bufferStartAddress - 1 - EE_VALUE_BUFFER_SIZE);
}
     392:	c7 01       	movw	r24, r14
     394:	8a 5f       	subi	r24, 0xFA	; 250
     396:	91 09       	sbc	r25, r1
     398:	cf 91       	pop	r28
     39a:	1f 91       	pop	r17
     39c:	0f 91       	pop	r16
     39e:	ff 90       	pop	r15
     3a0:	ef 90       	pop	r14
     3a2:	df 90       	pop	r13
     3a4:	cf 90       	pop	r12
     3a6:	08 95       	ret

000003a8 <WriteEEPROMBuffer>:

// writes to the EEPROM location after(!) the given address (pre-increment)
// if that location would be outside the buffer it writes to bufferStartAddress
void WriteEEPROMBuffer(const uint16_t bufferStartAddress, uint16_t *address, const uint8_t data)
{
     3a8:	cf 92       	push	r12
     3aa:	df 92       	push	r13
     3ac:	ef 92       	push	r14
     3ae:	ff 92       	push	r15
     3b0:	0f 93       	push	r16
     3b2:	1f 93       	push	r17
     3b4:	cf 93       	push	r28
     3b6:	df 93       	push	r29
     3b8:	6c 01       	movw	r12, r24
     3ba:	8b 01       	movw	r16, r22
     3bc:	e4 2e       	mov	r14, r20
	uint8_t oldStatus;

	oldStatus = EEReadByte(*address + EE_VALUE_BUFFER_SIZE);	// save the old status
     3be:	fb 01       	movw	r30, r22
     3c0:	c0 81       	ld	r28, Z
     3c2:	d1 81       	ldd	r29, Z+1	; 0x01
     3c4:	ce 01       	movw	r24, r28
     3c6:	86 50       	subi	r24, 0x06	; 6
     3c8:	9f 4f       	sbci	r25, 0xFF	; 255
     3ca:	0e 94 52 10 	call	0x20a4	; 0x20a4 <eeprom_read_byte>
     3ce:	f8 2e       	mov	r15, r24
	
	// if the next location would be outside the buffer, close the loop
	// and go back to the start address -> ring buffer
	(*address)++;
     3d0:	21 96       	adiw	r28, 0x01	; 1
	if(*address == bufferStartAddress + EE_VALUE_BUFFER_SIZE)
     3d2:	c6 01       	movw	r24, r12
     3d4:	86 50       	subi	r24, 0x06	; 6
     3d6:	9f 4f       	sbci	r25, 0xFF	; 255
     3d8:	c8 17       	cp	r28, r24
     3da:	d9 07       	cpc	r29, r25
     3dc:	21 f0       	breq	.+8      	; 0x3e6 <WriteEEPROMBuffer+0x3e>

	oldStatus = EEReadByte(*address + EE_VALUE_BUFFER_SIZE);	// save the old status
	
	// if the next location would be outside the buffer, close the loop
	// and go back to the start address -> ring buffer
	(*address)++;
     3de:	f8 01       	movw	r30, r16
     3e0:	d1 83       	std	Z+1, r29	; 0x01
     3e2:	c0 83       	st	Z, r28
     3e4:	03 c0       	rjmp	.+6      	; 0x3ec <WriteEEPROMBuffer+0x44>
	if(*address == bufferStartAddress + EE_VALUE_BUFFER_SIZE)
	{
		*address = bufferStartAddress;
     3e6:	f8 01       	movw	r30, r16
     3e8:	d1 82       	std	Z+1, r13	; 0x01
     3ea:	c0 82       	st	Z, r12
	}

	// write the data in the value buffer and the incremented status in the status buffer
	// only if the values to be written are different from the ones already in the EEPROM
	EEUpdateByte(address, data);
     3ec:	6e 2d       	mov	r22, r14
     3ee:	c8 01       	movw	r24, r16
     3f0:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <eeprom_update_byte>
	EEUpdateByte(address + EE_VALUE_BUFFER_SIZE, oldStatus + 1);
     3f4:	61 e0       	ldi	r22, 0x01	; 1
     3f6:	6f 0d       	add	r22, r15
     3f8:	c8 01       	movw	r24, r16
     3fa:	86 50       	subi	r24, 0x06	; 6
     3fc:	9f 4f       	sbci	r25, 0xFF	; 255
     3fe:	0e 94 5a 10 	call	0x20b4	; 0x20b4 <eeprom_update_byte>
     402:	df 91       	pop	r29
     404:	cf 91       	pop	r28
     406:	1f 91       	pop	r17
     408:	0f 91       	pop	r16
     40a:	ff 90       	pop	r15
     40c:	ef 90       	pop	r14
     40e:	df 90       	pop	r13
     410:	cf 90       	pop	r12
     412:	08 95       	ret

00000414 <InitPins>:
}

// sets all output pins low and activates pull ups for all inputs
void InitPins(void)
{
	PORTA = (uint8_t) ~((1<<EN_5V_C)|(1<<EN_FET_2_2)|(1<<EN_FET_2_1));
     414:	8b e3       	ldi	r24, 0x3B	; 59
     416:	8b bb       	out	0x1b, r24	; 27
	DDRA = (1<<EN_5V_C)|(1<<EN_FET_2_2)|(1<<EN_FET_2_1);
     418:	84 ec       	ldi	r24, 0xC4	; 196
     41a:	8a bb       	out	0x1a, r24	; 26
	PORTB = (uint8_t) ~((1<<BMODE_5V)|(1<<EN_5V_B)|(1<<EN_5V_A)|(1<<EN_5V_D)|(1<<EN_HEATER_1)|(1<<EN_FET_4_2));
     41c:	82 e4       	ldi	r24, 0x42	; 66
     41e:	88 bb       	out	0x18, r24	; 24
	DDRB = (1<<BMODE_5V)|(1<<EN_5V_B)|(1<<EN_5V_A)|(1<<EN_5V_D)|(1<<EN_HEATER_1)|(1<<EN_FET_4_2);
     420:	8d eb       	ldi	r24, 0xBD	; 189
     422:	87 bb       	out	0x17, r24	; 23
	PORTC = (uint8_t) ~((1<<EN_FET_3_1)|(1<<EN_3V3)|(1<<BMODE_3V3)|(1<<EN_FET_1_1));
     424:	88 e7       	ldi	r24, 0x78	; 120
     426:	85 bb       	out	0x15, r24	; 21
	DDRC = (1<<EN_FET_3_1)|(1<<EN_3V3)|(1<<BMODE_3V3)|(1<<EN_FET_1_1);
     428:	87 e8       	ldi	r24, 0x87	; 135
     42a:	84 bb       	out	0x14, r24	; 20
	PORTD = (uint8_t) ~((1<<EN_FET_5_1)|(1<<EN_FET_5_2)|(1<<EN_5V)|(1<<EN_3V3_A));
     42c:	8f e0       	ldi	r24, 0x0F	; 15
     42e:	82 bb       	out	0x12, r24	; 18
	DDRD = (1<<EN_FET_5_1)|(1<<EN_FET_5_2)|(1<<EN_5V)|(1<<EN_3V3_A);
     430:	90 ef       	ldi	r25, 0xF0	; 240
     432:	91 bb       	out	0x11, r25	; 17
	PORTE = ~(1<<EN_3V3_BACKUP);
     434:	2b ef       	ldi	r18, 0xFB	; 251
     436:	23 b9       	out	0x03, r18	; 3
	DDRE = 1<<EN_3V3_BACKUP;
     438:	24 e0       	ldi	r18, 0x04	; 4
     43a:	22 b9       	out	0x02, r18	; 2
	PORTF = ~((1<<EN_3V3_D)|(1<<EN_HEATER_2));
     43c:	26 ef       	ldi	r18, 0xF6	; 246
     43e:	20 93 62 00 	sts	0x0062, r18	; 0x800062 <__TEXT_REGION_LENGTH__+0x7e0062>
	DDRF = (1<<EN_3V3_D)|(1<<EN_HEATER_2);
     442:	29 e0       	ldi	r18, 0x09	; 9
     444:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
	PORTG = ~((1<<EN_3V3_B)|(1<<EN_FET_3_2)|(1<<EN_FET_1_2)|(1<<EN_FET_4_1));
     448:	90 93 65 00 	sts	0x0065, r25	; 0x800065 <__TEXT_REGION_LENGTH__+0x7e0065>
	DDRG = (1<<EN_3V3_B)|(1<<EN_FET_3_2)|(1<<EN_FET_1_2)|(1<<EN_FET_4_1);
     44c:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>
     450:	08 95       	ret

00000452 <main>:
int main(void)
{
	//wdt_enable(WDTO_2S);
	
	//--- POWER UP MODE ---------------------------------------------------------------------------
	OSCCAL = 0xBB;
     452:	8b eb       	ldi	r24, 0xBB	; 187
     454:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	InitPins();
     458:	dd df       	rcall	.-70     	; 0x414 <InitPins>
	UARTInit();									// activate UARTs and set Baud rate and frame format
     45a:	0e 94 49 0d 	call	0x1a92	; 0x1a92 <UARTInit>
	UART0DeInit();								// deactivate UARTs
     45e:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <UART0DeInit>
	UART1DeInit();
     462:	0e 94 85 0d 	call	0x1b0a	; 0x1b0a <UART1DeInit>
	TWIInit();									// activate TWI and set bit rate
     466:	0e 94 77 0c 	call	0x18ee	; 0x18ee <TWIInit>
	
	// initialize all VI and temperature sensors
	InitVISensors();
     46a:	90 d2       	rcall	.+1312   	; 0x98c <InitVISensors>
	ConfigTempSensor(&global_tBat1);
     46c:	89 e0       	ldi	r24, 0x09	; 9
     46e:	91 e0       	ldi	r25, 0x01	; 1
     470:	7a d3       	rcall	.+1780   	; 0xb66 <ConfigTempSensor>
	ConfigTempSensor(&global_tBat2);
     472:	86 e0       	ldi	r24, 0x06	; 6
     474:	91 e0       	ldi	r25, 0x01	; 1
     476:	77 d3       	rcall	.+1774   	; 0xb66 <ConfigTempSensor>
	ConfigTempSensor(&global_tCenter);
     478:	83 e0       	ldi	r24, 0x03	; 3
     47a:	91 e0       	ldi	r25, 0x01	; 1
     47c:	74 d3       	rcall	.+1768   	; 0xb66 <ConfigTempSensor>
	ConfigTempSensor(&global_tEdge);
     47e:	80 e0       	ldi	r24, 0x00	; 0
     480:	91 e0       	ldi	r25, 0x01	; 1

	TWIDeInit();								// deactivate TWI
     482:	71 d3       	rcall	.+1762   	; 0xb66 <ConfigTempSensor>
     484:	0e 94 85 0c 	call	0x190a	; 0x190a <TWIDeInit>
	InitEEPROMRingBuffer();						// get the correct addresses for the ring buffers
     488:	71 d4       	rcall	.+2274   	; 0xd6c <InitEEPROMRingBuffer>
	
	
	//////////////////////////////////////////////////////////////////////////
	DebugMode();
     48a:	2e d0       	rcall	.+92     	; 0x4e8 <DebugMode>
     48c:	0b 9b       	sbis	0x01, 3	; 1
	//////////////////////////////////////////////////////////////////////////

	if((PIN_RBF_INT & (1<<RBF_INT)) == 0)		// if RBF is pulled low
     48e:	28 c0       	rjmp	.+80     	; 0x4e0 <main+0x8e>
     490:	9f e0       	ldi	r25, 0x0F	; 15
__attribute__ ((__always_inline__))
void wdt_enable (const uint8_t value)
{
	if (_SFR_IO_REG_P (_WD_CONTROL_REG))
	{
		__asm__ __volatile__ (
     492:	88 e1       	ldi	r24, 0x18	; 24
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	f8 94       	cli
     498:	a8 95       	wdr
     49a:	81 bd       	out	0x21, r24	; 33
	}
	else
	{
		//--- BOOT MODE ---------------------------------------------------------------------------
		wdt_enable(WDTO_2S);					// activate watchdog timer with a timeout of ~1.9s
		SetEERebootCount(GetEERebootCount()+1);	// increment number of boots in EEPROM
     49c:	0f be       	out	0x3f, r0	; 63
     49e:	91 bd       	out	0x21, r25	; 33
     4a0:	e2 d4       	rcall	.+2500   	; 0xe66 <GetEERebootCount>
     4a2:	8f 5f       	subi	r24, 0xFF	; 255
     4a4:	e7 d4       	rcall	.+2510   	; 0xe74 <SetEERebootCount>
		LoadEEStatus();							// load status and flags form EEPROM
     4a6:	0e 94 fb 0b 	call	0x17f6	; 0x17f6 <LoadEEStatus>

		while(1)
		{
			switch(GetMode())					// switch to mode according to mode flags	
     4aa:	2a d5       	rcall	.+2644   	; 0xf00 <GetMode>
     4ac:	82 30       	cpi	r24, 0x02	; 2
     4ae:	69 f0       	breq	.+26     	; 0x4ca <main+0x78>
     4b0:	18 f4       	brcc	.+6      	; 0x4b8 <main+0x66>
     4b2:	88 23       	and	r24, r24
     4b4:	31 f0       	breq	.+12     	; 0x4c2 <main+0x70>
     4b6:	0f c0       	rjmp	.+30     	; 0x4d6 <main+0x84>
     4b8:	83 30       	cpi	r24, 0x03	; 3
     4ba:	49 f0       	breq	.+18     	; 0x4ce <main+0x7c>
			{
				case DEBUG_MODE:
					SetMode(FLIGHT_MODE);		// if last mode was DEBUG MODE -> go to FLIGHT MODE
     4bc:	84 30       	cpi	r24, 0x04	; 4
					FlightMode();
     4be:	49 f0       	breq	.+18     	; 0x4d2 <main+0x80>
					break;
     4c0:	0a c0       	rjmp	.+20     	; 0x4d6 <main+0x84>

				case FLIGHT_MODE:
					FlightMode();				// go to FLIGHT MODE
     4c2:	82 e0       	ldi	r24, 0x02	; 2
     4c4:	16 d5       	rcall	.+2604   	; 0xef2 <SetMode>
					break;
     4c6:	62 d0       	rcall	.+196    	; 0x58c <FlightMode>

				case POWER_DOWN_MODE:
					PowerDownMode();			// go to POWER DOWN MODE
     4c8:	09 c0       	rjmp	.+18     	; 0x4dc <main+0x8a>
     4ca:	60 d0       	rcall	.+192    	; 0x58c <FlightMode>
					break;
     4cc:	07 c0       	rjmp	.+14     	; 0x4dc <main+0x8a>

				case SAVE_MODE:
					SaveMode();					// go to SAVE MODE
     4ce:	03 d1       	rcall	.+518    	; 0x6d6 <PowerDownMode>
     4d0:	05 c0       	rjmp	.+10     	; 0x4dc <main+0x8a>
					break;
     4d2:	02 d1       	rcall	.+516    	; 0x6d8 <SaveMode>
				
				default:
					SetMode(FLIGHT_MODE);		// default -> go to FLIGHT MODE ??
     4d4:	03 c0       	rjmp	.+6      	; 0x4dc <main+0x8a>
     4d6:	82 e0       	ldi	r24, 0x02	; 2
     4d8:	0c d5       	rcall	.+2584   	; 0xef2 <SetMode>
					FlightMode();
     4da:	58 d0       	rcall	.+176    	; 0x58c <FlightMode>
     4dc:	a8 95       	wdr
			}

		wdt_reset();							// reset watchdog timer
     4de:	e5 cf       	rjmp	.-54     	; 0x4aa <main+0x58>
		}
     4e0:	03 d0       	rcall	.+6      	; 0x4e8 <DebugMode>
	//////////////////////////////////////////////////////////////////////////

	if((PIN_RBF_INT & (1<<RBF_INT)) == 0)		// if RBF is pulled low
	{
		//--- DEBUG MODE --------------------------------------------------------------------------
		DebugMode();
     4e2:	80 e0       	ldi	r24, 0x00	; 0
     4e4:	90 e0       	ldi	r25, 0x00	; 0

		wdt_reset();							// reset watchdog timer
		}
	}
	return(0);
}
     4e6:	08 95       	ret

000004e8 <DebugMode>:
     4e8:	cf 93       	push	r28
     4ea:	df 93       	push	r29
#define CC1 0
#define CC2 1

// used for testing and debugging
void DebugMode(void)
{
     4ec:	cd b7       	in	r28, 0x3d	; 61
     4ee:	de b7       	in	r29, 0x3e	; 62
     4f0:	2a 97       	sbiw	r28, 0x0a	; 10
     4f2:	0f b6       	in	r0, 0x3f	; 63
     4f4:	f8 94       	cli
     4f6:	de bf       	out	0x3e, r29	; 62
     4f8:	0f be       	out	0x3f, r0	; 63
     4fa:	cd bf       	out	0x3d, r28	; 61
	#endif
	//---------------------------------------------------------------------------------------------
	#if DEBUG_ == 4
		uint8_t dataVector[10];

		sei();
     4fc:	78 94       	sei
		EnterIdle(2000);
     4fe:	80 ed       	ldi	r24, 0xD0	; 208
     500:	97 e0       	ldi	r25, 0x07	; 7
     502:	0e 94 0e 0c 	call	0x181c	; 0x181c <EnterIdle>
		UART0ReInit();
     506:	0e 94 77 0d 	call	0x1aee	; 0x1aee <UART0ReInit>
		TWIReInit();
     50a:	0e 94 88 0c 	call	0x1910	; 0x1910 <TWIReInit>
		
		ConfigTempSensor(&global_tBat2);
     50e:	86 e0       	ldi	r24, 0x06	; 6
     510:	91 e0       	ldi	r25, 0x01	; 1
     512:	29 d3       	rcall	.+1618   	; 0xb66 <ConfigTempSensor>

		UART0PutS(dataVector, 2);
     514:	62 e0       	ldi	r22, 0x02	; 2
     516:	ce 01       	movw	r24, r28
     518:	01 96       	adiw	r24, 0x01	; 1
     51a:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <UART0PutS>
		while(global_TX0Complete == 0);
     51e:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <global_TX0Complete>
     522:	88 23       	and	r24, r24
     524:	e1 f3       	breq	.-8      	; 0x51e <DebugMode+0x36>

		while(1)
		{
			dataVector[0] = TEMPERATURE_REG;
			TWIMasterSendWait(global_tBat2.address, dataVector, 1, 0);
     526:	06 e0       	ldi	r16, 0x06	; 6
     528:	11 e0       	ldi	r17, 0x01	; 1
		UART0PutS(dataVector, 2);
		while(global_TX0Complete == 0);

		while(1)
		{
			dataVector[0] = TEMPERATURE_REG;
     52a:	19 82       	std	Y+1, r1	; 0x01
			TWIMasterSendWait(global_tBat2.address, dataVector, 1, 0);
     52c:	20 e0       	ldi	r18, 0x00	; 0
     52e:	41 e0       	ldi	r20, 0x01	; 1
     530:	be 01       	movw	r22, r28
     532:	6f 5f       	subi	r22, 0xFF	; 255
     534:	7f 4f       	sbci	r23, 0xFF	; 255
     536:	f8 01       	movw	r30, r16
     538:	80 81       	ld	r24, Z
     53a:	0e 94 ad 0c 	call	0x195a	; 0x195a <TWIMasterSendWait>
			TWIMasterReceiveWait(global_tBat2.address, dataVector, 2, 1);
     53e:	21 e0       	ldi	r18, 0x01	; 1
     540:	42 e0       	ldi	r20, 0x02	; 2
     542:	be 01       	movw	r22, r28
     544:	6f 5f       	subi	r22, 0xFF	; 255
     546:	7f 4f       	sbci	r23, 0xFF	; 255
     548:	f8 01       	movw	r30, r16
     54a:	80 81       	ld	r24, Z
     54c:	0e 94 fa 0c 	call	0x19f4	; 0x19f4 <TWIMasterReceiveWait>
			UART0PutS(dataVector, 2);
     550:	62 e0       	ldi	r22, 0x02	; 2
     552:	ce 01       	movw	r24, r28
     554:	01 96       	adiw	r24, 0x01	; 1
     556:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <UART0PutS>
			while(global_TX0Complete == 0);
     55a:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <global_TX0Complete>
     55e:	88 23       	and	r24, r24
     560:	e1 f3       	breq	.-8      	; 0x55a <DebugMode+0x72>
			
			ReadTemp(&global_tBat2);
     562:	c8 01       	movw	r24, r16
     564:	16 d3       	rcall	.+1580   	; 0xb92 <ReadTemp>
			dataVector[0] = global_tBat2.tempHigh;
     566:	f8 01       	movw	r30, r16
     568:	82 81       	ldd	r24, Z+2	; 0x02
     56a:	89 83       	std	Y+1, r24	; 0x01
			dataVector[1] = global_tBat2.tempLow;
     56c:	81 81       	ldd	r24, Z+1	; 0x01
     56e:	8a 83       	std	Y+2, r24	; 0x02
			UART0PutS(dataVector, 2);
     570:	62 e0       	ldi	r22, 0x02	; 2
     572:	ce 01       	movw	r24, r28
     574:	01 96       	adiw	r24, 0x01	; 1
     576:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <UART0PutS>
			while(global_TX0Complete == 0);
     57a:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <global_TX0Complete>
     57e:	88 23       	and	r24, r24
     580:	e1 f3       	breq	.-8      	; 0x57a <DebugMode+0x92>

			EnterIdle(1000);
     582:	88 ee       	ldi	r24, 0xE8	; 232
     584:	93 e0       	ldi	r25, 0x03	; 3
     586:	0e 94 0e 0c 	call	0x181c	; 0x181c <EnterIdle>
		}
     58a:	cf cf       	rjmp	.-98     	; 0x52a <DebugMode+0x42>

0000058c <FlightMode>:
}

// the default mode of the µC:
// all loads can be activated, all sensors are read, communication cycle is normal (~1s)
void FlightMode(void)
{
     58c:	ef 92       	push	r14
     58e:	ff 92       	push	r15
     590:	0f 93       	push	r16
     592:	1f 93       	push	r17
     594:	cf 93       	push	r28
     596:	df 93       	push	r29
     598:	cd b7       	in	r28, 0x3d	; 61
     59a:	de b7       	in	r29, 0x3e	; 62
     59c:	c5 54       	subi	r28, 0x45	; 69
     59e:	d1 09       	sbc	r29, r1
     5a0:	0f b6       	in	r0, 0x3f	; 63
     5a2:	f8 94       	cli
     5a4:	de bf       	out	0x3e, r29	; 62
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	cd bf       	out	0x3d, r28	; 61
	uint8_t dataVector[DATA_SEND_LEN];
	uint8_t i;
	uint8_t validAnswerCC1;						// 1 = checksum correct, 0 = checksum wrong
	uint8_t validAnswerCC2;						// 1 = checksum correct, 0 = checksum wrong

	TWIReInit();								// activate TWI
     5aa:	0e 94 88 0c 	call	0x1910	; 0x1910 <TWIReInit>
	ReadAllSensors();							// read all VI and temperature sensors
     5ae:	18 d3       	rcall	.+1584   	; 0xbe0 <ReadAllSensors>
	TWIDeInit();								// deactivate TWI
     5b0:	0e 94 85 0c 	call	0x190a	; 0x190a <TWIDeInit>
	ConvertAllSensorData();						// and convert it to the right format and units

	// check battery temperature, various voltages and set warning flags if necessary
	CheckBatteries((1<<CHECK_T) | (1<<CHECK_V) | (1<<CHECK_W));
     5b4:	cb d3       	rcall	.+1942   	; 0xd4c <ConvertAllSensorData>
     5b6:	8e e0       	ldi	r24, 0x0E	; 14
	CheckBMode();								// check if burst mode should be activated
     5b8:	13 d1       	rcall	.+550    	; 0x7e0 <CheckBatteries>

	CreateDataVector(dataVector);				// create the data vector from the sensor data
     5ba:	96 d1       	rcall	.+812    	; 0x8e8 <CheckBMode>
     5bc:	ce 01       	movw	r24, r28
     5be:	01 96       	adiw	r24, 0x01	; 1

	sei();										// set global interrupt flag
     5c0:	84 dd       	rcall	.-1272   	; 0xca <CreateDataVector>
	//--- MC to CC2 -------------------------------------------------------------------------------
	#if CC2 == 1
	UART0ReInit();								// activate UART0
     5c2:	78 94       	sei
     5c4:	0e 94 77 0d 	call	0x1aee	; 0x1aee <UART0ReInit>
	WakeCC2();									// send start byte to wake up CC2
     5c8:	2d de       	rcall	.-934    	; 0x224 <WakeCC2>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ca:	83 ec       	ldi	r24, 0xC3	; 195
     5cc:	99 e0       	ldi	r25, 0x09	; 9
     5ce:	01 97       	sbiw	r24, 0x01	; 1
     5d0:	f1 f7       	brne	.-4      	; 0x5ce <FlightMode+0x42>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <FlightMode+0x48>
     5d4:	00 00       	nop
     5d6:	8e 01       	movw	r16, r28
     5d8:	0f 5f       	subi	r16, 0xFF	; 255
     5da:	1f 4f       	sbci	r17, 0xFF	; 255
     5dc:	7e 01       	movw	r14, r28
     5de:	96 e4       	ldi	r25, 0x46	; 70
     5e0:	e9 0e       	add	r14, r25
     5e2:	f1 1c       	adc	r15, r1
	_delay_ms(PAUSE_MS);						// wait for the duration defined in CCInterface.h

	for(i=0;i<DATA_SEND_LEN;i++)				// send the data vector to CC2
	{
		EnterIdle(1);							// 1ms pause between the bytes to ensure reliable
     5e4:	81 e0       	ldi	r24, 0x01	; 1
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	0e 94 0e 0c 	call	0x181c	; 0x181c <EnterIdle>
		UART0PutS(&(dataVector[i]), 1);			// communication
     5ec:	61 e0       	ldi	r22, 0x01	; 1
     5ee:	c8 01       	movw	r24, r16
     5f0:	0e 94 8b 0d 	call	0x1b16	; 0x1b16 <UART0PutS>
		while(global_TX0Complete == 0)			// wait till the byte has been sent
     5f4:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <global_TX0Complete>
     5f8:	81 11       	cpse	r24, r1
     5fa:	08 c0       	rjmp	.+16     	; 0x60c <FlightMode+0x80>
		{
			EnterIdle(0);
     5fc:	80 e0       	ldi	r24, 0x00	; 0
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	0e 94 0e 0c 	call	0x181c	; 0x181c <EnterIdle>

	for(i=0;i<DATA_SEND_LEN;i++)				// send the data vector to CC2
	{
		EnterIdle(1);							// 1ms pause between the bytes to ensure reliable
		UART0PutS(&(dataVector[i]), 1);			// communication
		while(global_TX0Complete == 0)			// wait till the byte has been sent
     604:	80 91 92 01 	lds	r24, 0x0192	; 0x800192 <global_TX0Complete>
     608:	88 23       	and	r24, r24
     60a:	c1 f3       	breq	.-16     	; 0x5fc <FlightMode+0x70>
     60c:	0f 5f       	subi	r16, 0xFF	; 255
     60e:	1f 4f       	sbci	r17, 0xFF	; 255
	#if CC2 == 1
	UART0ReInit();								// activate UART0
	WakeCC2();									// send start byte to wake up CC2
	_delay_ms(PAUSE_MS);						// wait for the duration defined in CCInterface.h

	for(i=0;i<DATA_SEND_LEN;i++)				// send the data vector to CC2
     610:	0e 15       	cp	r16, r14
     612:	1f 05       	cpc	r17, r15
     614:	39 f7       	brne	.-50     	; 0x5e4 <FlightMode+0x58>
		{
			EnterIdle(0);
		}
	}

	while((global_RX0Complete == 0) && (global_timeout == 0))
     616:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <global_RX0Complete>
     61a:	81 11       	cpse	r24, r1
     61c:	10 c0       	rjmp	.+32     	; 0x63e <FlightMode+0xb2>
     61e:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <global_timeout>
     622:	81 11       	cpse	r24, r1
     624:	0c c0       	rjmp	.+24     	; 0x63e <FlightMode+0xb2>
	{
		EnterIdle(UART_TIMEOUT_MS);				// wait for the answer of CC2
     626:	84 e6       	ldi	r24, 0x64	; 100
     628:	90 e0       	ldi	r25, 0x00	; 0
     62a:	0e 94 0e 0c 	call	0x181c	; 0x181c <EnterIdle>
		{
			EnterIdle(0);
		}
	}

	while((global_RX0Complete == 0) && (global_timeout == 0))
     62e:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <global_RX0Complete>
     632:	81 11       	cpse	r24, r1
     634:	04 c0       	rjmp	.+8      	; 0x63e <FlightMode+0xb2>
     636:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <global_timeout>
     63a:	88 23       	and	r24, r24
	{
		EnterIdle(UART_TIMEOUT_MS);				// wait for the answer of CC2
	}

	// set the communication lost flag if a timeout occurred, clear it otherwise
	if(global_timeout == 0) SetCC1CLFlag(0);
     63c:	a1 f3       	breq	.-24     	; 0x626 <FlightMode+0x9a>
     63e:	80 91 90 01 	lds	r24, 0x0190	; 0x800190 <global_timeout>
     642:	81 11       	cpse	r24, r1
     644:	02 c0       	rjmp	.+4      	; 0x64a <FlightMode+0xbe>
	else SetCC1CLFlag(1);
     646:	1f d4       	rcall	.+2110   	; 0xe86 <SetCC1CLFlag>
     648:	02 c0       	rjmp	.+4      	; 0x64e <FlightMode+0xc2>

	UART0DeInit();								// deactivate UART0
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	1c d4       	rcall	.+2104   	; 0xe86 <SetCC1CLFlag>
	UART1DeInit();								// deactivate UART1
	#endif
	//---------------------------------------------------------------------------------------------
	cli();										// clear global interrupt flag
	
	if((GetCC1CLFlag() != 0) && (GetCC2CLFlag() != 0))
     64e:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <UART0DeInit>
     652:	f8 94       	cli
     654:	26 d4       	rcall	.+2124   	; 0xea2 <GetCC1CLFlag>
     656:	88 23       	and	r24, r24
     658:	31 f0       	breq	.+12     	; 0x666 <FlightMode+0xda>
	{
		SetMode(SAVE_MODE);						// change to save mode if the communication to both
     65a:	29 d4       	rcall	.+2130   	; 0xeae <GetCC2CLFlag>
     65c:	88 23       	and	r24, r24
     65e:	19 f0       	breq	.+6      	; 0x666 <FlightMode+0xda>
     660:	84 e0       	ldi	r24, 0x04	; 4
		return;									// CCs is lost
	}

	// check the checksums of the data vectors received from CC1 and CC2
	validAnswerCC1 = CheckChecksum(1);
     662:	47 d4       	rcall	.+2190   	; 0xef2 <SetMode>
     664:	2a c0       	rjmp	.+84     	; 0x6ba <FlightMode+0x12e>
     666:	81 e0       	ldi	r24, 0x01	; 1
     668:	44 de       	rcall	.-888    	; 0x2f2 <CheckChecksum>
	validAnswerCC2 = CheckChecksum(2);
     66a:	18 2f       	mov	r17, r24
     66c:	82 e0       	ldi	r24, 0x02	; 2
     66e:	41 de       	rcall	.-894    	; 0x2f2 <CheckChecksum>

	if((validAnswerCC1 == 1) && (validAnswerCC2 == 1))
     670:	11 30       	cpi	r17, 0x01	; 1
     672:	81 f4       	brne	.+32     	; 0x694 <FlightMode+0x108>
	{
		if(strcmp((char*) global_UART0String, (char*) global_UART1String) == 0)
     674:	81 30       	cpi	r24, 0x01	; 1
     676:	59 f4       	brne	.+22     	; 0x68e <FlightMode+0x102>
     678:	64 eb       	ldi	r22, 0xB4	; 180
     67a:	71 e0       	ldi	r23, 0x01	; 1
     67c:	83 e9       	ldi	r24, 0x93	; 147
     67e:	91 e0       	ldi	r25, 0x01	; 1
		{
			// Execute the transmitted commands if the data vectors match
			ExecuteCommands(1);
     680:	0e 94 49 10 	call	0x2092	; 0x2092 <strcmp>
     684:	89 2b       	or	r24, r25
     686:	41 f4       	brne	.+16     	; 0x698 <FlightMode+0x10c>
		}
	}
	else if(validAnswerCC1 == 1)
	{
		// if only the checksum of CC1 is correct, execute the commands from CC1
		ExecuteCommands(1);
     688:	81 e0       	ldi	r24, 0x01	; 1
     68a:	dc dd       	rcall	.-1096   	; 0x244 <ExecuteCommands>
     68c:	05 c0       	rjmp	.+10     	; 0x698 <FlightMode+0x10c>
     68e:	81 e0       	ldi	r24, 0x01	; 1
	}
	else
	{
		// if only the checksum of CC2 is correct, execute the commands from CC2
		ExecuteCommands(2);
     690:	d9 dd       	rcall	.-1102   	; 0x244 <ExecuteCommands>
     692:	02 c0       	rjmp	.+4      	; 0x698 <FlightMode+0x10c>
     694:	82 e0       	ldi	r24, 0x02	; 2
	}

	UpdateEEPROM();								// update status and flag registers in the EEPROM
     696:	d6 dd       	rcall	.-1108   	; 0x244 <ExecuteCommands>
     698:	cc d7       	rcall	.+3992   	; 0x1632 <UpdateEEPROM>
	wdt_reset();								// reset the watchdog timer
     69a:	a8 95       	wdr

	//goto sleep for 0,9s
	sei();
     69c:	78 94       	sei
	EnterADCNoiseReduction(225);
     69e:	81 ee       	ldi	r24, 0xE1	; 225
     6a0:	0e 94 27 0c 	call	0x184e	; 0x184e <EnterADCNoiseReduction>
	EnterADCNoiseReduction(225);
     6a4:	81 ee       	ldi	r24, 0xE1	; 225
     6a6:	0e 94 27 0c 	call	0x184e	; 0x184e <EnterADCNoiseReduction>
	EnterADCNoiseReduction(225);
     6aa:	81 ee       	ldi	r24, 0xE1	; 225
     6ac:	0e 94 27 0c 	call	0x184e	; 0x184e <EnterADCNoiseReduction>
	EnterADCNoiseReduction(225);
     6b0:	81 ee       	ldi	r24, 0xE1	; 225
     6b2:	0e 94 27 0c 	call	0x184e	; 0x184e <EnterADCNoiseReduction>
	cli();
     6b6:	f8 94       	cli

	wdt_reset();								// reset the watchdog timer
     6b8:	a8 95       	wdr
}
     6ba:	cb 5b       	subi	r28, 0xBB	; 187
     6bc:	df 4f       	sbci	r29, 0xFF	; 255
     6be:	0f b6       	in	r0, 0x3f	; 63
     6c0:	f8 94       	cli
     6c2:	de bf       	out	0x3e, r29	; 62
     6c4:	0f be       	out	0x3f, r0	; 63
     6c6:	cd bf       	out	0x3d, r28	; 61
     6c8:	df 91       	pop	r29
     6ca:	cf 91       	pop	r28
     6cc:	1f 91       	pop	r17
     6ce:	0f 91       	pop	r16
     6d0:	ff 90       	pop	r15
     6d2:	ef 90       	pop	r14
     6d4:	08 95       	ret

000006d6 <PowerDownMode>:

// if the batteries are low:
// most loads are switched off, less sensors are read, communication cycle is reduced (~10s)
void PowerDownMode(void)
{
     6d6:	08 95       	ret

000006d8 <SaveMode>:
}

// if communication errors occur:
// less sensors are read, it's being tried to reconnect, communication cycle is reduced  (~10s)
void SaveMode(void)
{
     6d8:	08 95       	ret

000006da <CheckBatteryVoltages>:
		DisconnectBat2();
	}
	*/

	// Check Batt1
	if	((vBat1 < BAT_V_THRESHOLD_L) ||
     6da:	80 91 68 01 	lds	r24, 0x0168	; 0x800168 <vBat1>
     6de:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <vBat1+0x1>
     6e2:	90 57       	subi	r25, 0x70	; 112
     6e4:	87 36       	cpi	r24, 0x67	; 103
     6e6:	96 41       	sbci	r25, 0x16	; 22
     6e8:	38 f4       	brcc	.+14     	; 0x6f8 <CheckBatteryVoltages+0x1e>
	(vBat1 > BAT_V_THRESHOLD_U) || (tempBat1 > BAT_TEMP_THRESHOLD_U) )
     6ea:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <tempBat1>
     6ee:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <tempBat1+0x1>
     6f2:	81 30       	cpi	r24, 0x01	; 1
     6f4:	90 44       	sbci	r25, 0x40	; 64
     6f6:	08 f0       	brcs	.+2      	; 0x6fa <CheckBatteryVoltages+0x20>
	{
		///////////////////////////////////////////////////////////////////////////////////////////
		DisconnectBat1();
     6f8:	1b d5       	rcall	.+2614   	; 0x1130 <DisconnectBat1>
		///////////////////////////////////////////////////////////////////////////////////////////
	}
	if	((vBat1 > BAT_V_THRESHOLD_L + BAT_V_HYSTERESIS) &&
     6fa:	80 91 68 01 	lds	r24, 0x0168	; 0x800168 <vBat1>
     6fe:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <vBat1+0x1>
     702:	81 50       	subi	r24, 0x01	; 1
     704:	92 47       	sbci	r25, 0x72	; 114
     706:	85 36       	cpi	r24, 0x65	; 101
     708:	92 41       	sbci	r25, 0x12	; 18
     70a:	40 f4       	brcc	.+16     	; 0x71c <CheckBatteryVoltages+0x42>
	(vBat1 < BAT_V_THRESHOLD_U - BAT_V_HYSTERESIS) && (tempBat1 < BAT_TEMP_THRESHOLD_U + BAT_TEMP_HYSTERESIS) )
     70c:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <tempBat1>
     710:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <tempBat1+0x1>
     714:	81 15       	cp	r24, r1
     716:	92 44       	sbci	r25, 0x42	; 66
	{
		///////////////////////////////////////////////////////////////////////////////////////////
		ConnectBat1();
     718:	08 f4       	brcc	.+2      	; 0x71c <CheckBatteryVoltages+0x42>
     71a:	02 d5       	rcall	.+2564   	; 0x1120 <ConnectBat1>
		///////////////////////////////////////////////////////////////////////////////////////////
	}
	
	// Check Batt2
	if	((vBat2 < BAT_V_THRESHOLD_L) ||
     71c:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <__data_end>
     720:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <__data_end+0x1>
     724:	90 57       	subi	r25, 0x70	; 112
     726:	87 36       	cpi	r24, 0x67	; 103
     728:	96 41       	sbci	r25, 0x16	; 22
     72a:	38 f4       	brcc	.+14     	; 0x73a <CheckBatteryVoltages+0x60>
	(vBat2 > BAT_V_THRESHOLD_U) || (tempBat2 > BAT_TEMP_THRESHOLD_U))
     72c:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <tempBat2>
     730:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <tempBat2+0x1>
     734:	81 30       	cpi	r24, 0x01	; 1
     736:	90 44       	sbci	r25, 0x40	; 64
	{
		///////////////////////////////////////////////////////////////////////////////////////////
		DisconnectBat2();
     738:	08 f0       	brcs	.+2      	; 0x73c <CheckBatteryVoltages+0x62>
     73a:	36 d5       	rcall	.+2668   	; 0x11a8 <DisconnectBat2>
		///////////////////////////////////////////////////////////////////////////////////////////
	}
	if	((vBat2 > BAT_V_THRESHOLD_L + BAT_V_HYSTERESIS) &&
     73c:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <__data_end>
     740:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <__data_end+0x1>
     744:	81 50       	subi	r24, 0x01	; 1
     746:	92 47       	sbci	r25, 0x72	; 114
     748:	85 36       	cpi	r24, 0x65	; 101
     74a:	92 41       	sbci	r25, 0x12	; 18
     74c:	40 f4       	brcc	.+16     	; 0x75e <CheckBatteryVoltages+0x84>
	(vBat2 < BAT_V_THRESHOLD_U - BAT_V_HYSTERESIS) && (tempBat2 < BAT_TEMP_THRESHOLD_U + BAT_TEMP_HYSTERESIS))
     74e:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <tempBat2>
     752:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <tempBat2+0x1>
     756:	81 15       	cp	r24, r1
     758:	92 44       	sbci	r25, 0x42	; 66
	{
		///////////////////////////////////////////////////////////////////////////////////////////
		ConnectBat2();
     75a:	08 f4       	brcc	.+2      	; 0x75e <CheckBatteryVoltages+0x84>
     75c:	1d c5       	rjmp	.+2618   	; 0x1198 <ConnectBat2>
     75e:	08 95       	ret

00000760 <CheckBatteryWarnings>:
}

// sets or resets the temperature and power warning flags if necessary
void CheckBatteryWarnings(void)
{
	if	((tempBat1 < (BAT_TEMP_WARNING_TH + BAT_TEMP_THRESHOLD_L)) ||
     760:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <tempBat1>
     764:	90 91 6b 01 	lds	r25, 0x016B	; 0x80016b <tempBat1+0x1>
     768:	89 2b       	or	r24, r25
     76a:	31 f0       	breq	.+12     	; 0x778 <CheckBatteryWarnings+0x18>
     76c:	80 91 70 01 	lds	r24, 0x0170	; 0x800170 <tempBat2>
     770:	90 91 71 01 	lds	r25, 0x0171	; 0x800171 <tempBat2+0x1>
     774:	89 2b       	or	r24, r25
     776:	19 f4       	brne	.+6      	; 0x77e <CheckBatteryWarnings+0x1e>
		(tempBat2 < (BAT_TEMP_WARNING_TH + BAT_TEMP_THRESHOLD_L)))
	{
		SetTempLowFlag(1);						// set temperature low warning flag
     778:	81 e0       	ldi	r24, 0x01	; 1
     77a:	9f d3       	rcall	.+1854   	; 0xeba <SetTempLowFlag>
     77c:	02 c0       	rjmp	.+4      	; 0x782 <CheckBatteryWarnings+0x22>
	}
	else
	{
		SetTempLowFlag(0);						// reset power low warning flag
     77e:	80 e0       	ldi	r24, 0x00	; 0
     780:	9c d3       	rcall	.+1848   	; 0xeba <SetTempLowFlag>
	}
	
	if	((vBat1 < (BAT_V_WARNING_TH + BAT_V_THRESHOLD_L)) ||
     782:	80 91 68 01 	lds	r24, 0x0168	; 0x800168 <vBat1>
     786:	90 91 69 01 	lds	r25, 0x0169	; 0x800169 <vBat1+0x1>
     78a:	81 30       	cpi	r24, 0x01	; 1
     78c:	90 47       	sbci	r25, 0x70	; 112
     78e:	38 f0       	brcs	.+14     	; 0x79e <CheckBatteryWarnings+0x3e>
     790:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <__data_end>
     794:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <__data_end+0x1>
     798:	81 30       	cpi	r24, 0x01	; 1
     79a:	90 47       	sbci	r25, 0x70	; 112
		(vBat2 < (BAT_V_WARNING_TH + BAT_V_THRESHOLD_L)))
	{
		SetPowerLowFlag(1);						// set power low warning flag
     79c:	18 f4       	brcc	.+6      	; 0x7a4 <CheckBatteryWarnings+0x44>
     79e:	81 e0       	ldi	r24, 0x01	; 1
     7a0:	9a c3       	rjmp	.+1844   	; 0xed6 <SetPowerLowFlag>
	}
	else
	{
		SetTempLowFlag(0);						// reset power low warning flag
     7a2:	08 95       	ret
     7a4:	80 e0       	ldi	r24, 0x00	; 0
     7a6:	89 c3       	rjmp	.+1810   	; 0xeba <SetTempLowFlag>
     7a8:	08 95       	ret

000007aa <CheckBatteryCurrents>:
}

// disconnects the batteries if the current to them is below a certain threshold
void CheckBatteryCurrents(void)
{
	if(iBat1 < BAT_I_THRESHOLD)							// current to battery 1 < threshold?
     7aa:	80 91 66 01 	lds	r24, 0x0166	; 0x800166 <iBat1>
     7ae:	90 91 67 01 	lds	r25, 0x0167	; 0x800167 <iBat1+0x1>
     7b2:	40 97       	sbiw	r24, 0x10	; 16
     7b4:	38 f4       	brcc	.+14     	; 0x7c4 <CheckBatteryCurrents+0x1a>
	{
		OSR2 &= ~((1<<OR2_FET_1_1) | (1<<OR2_FET_1_2));	// disable FET-1-1 and 1-2 in the OSR
     7b6:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
     7ba:	8f 73       	andi	r24, 0x3F	; 63
     7bc:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
		SetFET11();										// set FET-1-1 according to OVR, FOVR & OSR
     7c0:	7b d4       	rcall	.+2294   	; 0x10b8 <SetFET11>
		SetFET12();										// set FET-1-2 according to OVR, FOVR & OSR
     7c2:	90 d4       	rcall	.+2336   	; 0x10e4 <SetFET12>
     7c4:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <iBat2>
	}

	if(iBat2 < BAT_I_THRESHOLD)							// current to battery 2 < threshold?
     7c8:	90 91 6f 01 	lds	r25, 0x016F	; 0x80016f <iBat2+0x1>
     7cc:	40 97       	sbiw	r24, 0x10	; 16
     7ce:	38 f4       	brcc	.+14     	; 0x7de <CheckBatteryCurrents+0x34>
     7d0:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
	{
		OSR2 &= ~((1<<OR2_FET_2_1) | (1<<OR2_FET_2_2));	// disable FET-2-1 and 2-2 in the OSR
     7d4:	8f 7c       	andi	r24, 0xCF	; 207
     7d6:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
		SetFET11();										// set FET-2-1 according to OVR, FOVR & OSR
     7da:	6e d4       	rcall	.+2268   	; 0x10b8 <SetFET11>
     7dc:	83 c4       	rjmp	.+2310   	; 0x10e4 <SetFET12>
		SetFET12();										// set FET-2-2 according to OVR, FOVR & OSR
     7de:	08 95       	ret

000007e0 <CheckBatteries>:
     7e0:	cf 93       	push	r28
     7e2:	c8 2f       	mov	r28, r24
// depending on the bits set in check, the corresponding quantity is checked against thresholds
// CHECK_I, CHECK_T, CHECK_V and CHECK_W are the bit positions for current, temperature, voltage
// and warnings
void CheckBatteries(const uint8_t check)
{
	vBat1 = (global_viBat1.v2High<<8) | (global_viBat1.v2Low);
     7e4:	e0 e5       	ldi	r30, 0x50	; 80
     7e6:	f1 e0       	ldi	r31, 0x01	; 1
     7e8:	84 85       	ldd	r24, Z+12	; 0x0c
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	98 2f       	mov	r25, r24
     7ee:	88 27       	eor	r24, r24
     7f0:	23 85       	ldd	r18, Z+11	; 0x0b
     7f2:	82 2b       	or	r24, r18
     7f4:	90 93 69 01 	sts	0x0169, r25	; 0x800169 <vBat1+0x1>
     7f8:	80 93 68 01 	sts	0x0168, r24	; 0x800168 <vBat1>
	vBat2 = (global_viBat2.v2High<<8) | (global_viBat2.v2Low);
     7fc:	af e3       	ldi	r26, 0x3F	; 63
     7fe:	b1 e0       	ldi	r27, 0x01	; 1
     800:	1c 96       	adiw	r26, 0x0c	; 12
     802:	8c 91       	ld	r24, X
     804:	1c 97       	sbiw	r26, 0x0c	; 12
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	98 2f       	mov	r25, r24
     80a:	88 27       	eor	r24, r24
     80c:	1b 96       	adiw	r26, 0x0b	; 11
     80e:	2c 91       	ld	r18, X
     810:	1b 97       	sbiw	r26, 0x0b	; 11
     812:	82 2b       	or	r24, r18
     814:	90 93 63 01 	sts	0x0163, r25	; 0x800163 <__data_end+0x1>
     818:	80 93 62 01 	sts	0x0162, r24	; 0x800162 <__data_end>
	iBat1 = ((global_viBat1.i1High<<8) | (global_viBat1.i1Low)) +
     81c:	86 85       	ldd	r24, Z+14	; 0x0e
     81e:	90 e0       	ldi	r25, 0x00	; 0
     820:	98 2f       	mov	r25, r24
     822:	88 27       	eor	r24, r24
     824:	25 85       	ldd	r18, Z+13	; 0x0d
     826:	ac 01       	movw	r20, r24
     828:	42 2b       	or	r20, r18
     82a:	9a 01       	movw	r18, r20
     82c:	90 89       	ldd	r25, Z+16	; 0x10
     82e:	89 2f       	mov	r24, r25
     830:	90 e0       	ldi	r25, 0x00	; 0
     832:	98 2f       	mov	r25, r24
     834:	88 27       	eor	r24, r24
     836:	47 85       	ldd	r20, Z+15	; 0x0f
     838:	84 2b       	or	r24, r20
     83a:	82 0f       	add	r24, r18
     83c:	93 1f       	adc	r25, r19
     83e:	90 93 67 01 	sts	0x0167, r25	; 0x800167 <iBat1+0x1>
     842:	80 93 66 01 	sts	0x0166, r24	; 0x800166 <iBat1>
			((global_viBat1.i2High<<8) | (global_viBat1.i2Low));
	iBat2 = ((global_viBat2.i1High<<8) | (global_viBat2.i1Low)) +
     846:	1e 96       	adiw	r26, 0x0e	; 14
     848:	8c 91       	ld	r24, X
     84a:	1e 97       	sbiw	r26, 0x0e	; 14
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	98 2f       	mov	r25, r24
     850:	88 27       	eor	r24, r24
     852:	1d 96       	adiw	r26, 0x0d	; 13
     854:	2c 91       	ld	r18, X
     856:	1d 97       	sbiw	r26, 0x0d	; 13
     858:	ac 01       	movw	r20, r24
     85a:	42 2b       	or	r20, r18
     85c:	9a 01       	movw	r18, r20
     85e:	50 96       	adiw	r26, 0x10	; 16
     860:	9c 91       	ld	r25, X
     862:	50 97       	sbiw	r26, 0x10	; 16
     864:	89 2f       	mov	r24, r25
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	98 2f       	mov	r25, r24
     86a:	88 27       	eor	r24, r24
     86c:	1f 96       	adiw	r26, 0x0f	; 15
     86e:	4c 91       	ld	r20, X
     870:	84 2b       	or	r24, r20
     872:	82 0f       	add	r24, r18
     874:	93 1f       	adc	r25, r19
     876:	90 93 6f 01 	sts	0x016F, r25	; 0x80016f <iBat2+0x1>
     87a:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <iBat2>
			((global_viBat2.i2High<<8) | (global_viBat2.i2Low));
	vPV1 = (global_HV.v1High<<8) | (global_HV.v1Low);				// am bestn mittel wert über olle sensoren ohne ausreißer
     87e:	ac e0       	ldi	r26, 0x0C	; 12
     880:	b1 e0       	ldi	r27, 0x01	; 1
     882:	1a 96       	adiw	r26, 0x0a	; 10
     884:	8c 91       	ld	r24, X
     886:	1a 97       	sbiw	r26, 0x0a	; 10
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	98 2f       	mov	r25, r24
     88c:	88 27       	eor	r24, r24
     88e:	19 96       	adiw	r26, 0x09	; 9
     890:	2c 91       	ld	r18, X
     892:	82 2b       	or	r24, r18
     894:	90 93 6d 01 	sts	0x016D, r25	; 0x80016d <vPV1+0x1>
     898:	80 93 6c 01 	sts	0x016C, r24	; 0x80016c <vPV1>
	vPV2 = (global_viBat1.v1High<<8) | (global_viBat1.v1Low);
     89c:	82 85       	ldd	r24, Z+10	; 0x0a
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	98 2f       	mov	r25, r24
     8a2:	88 27       	eor	r24, r24
     8a4:	21 85       	ldd	r18, Z+9	; 0x09
     8a6:	82 2b       	or	r24, r18
     8a8:	90 93 65 01 	sts	0x0165, r25	; 0x800165 <vPV2+0x1>
     8ac:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <vPV2>
	tempBat1 = (global_tBat1.tempHigh<<8) | (global_tBat1.tempLow);
     8b0:	e9 e0       	ldi	r30, 0x09	; 9
     8b2:	f1 e0       	ldi	r31, 0x01	; 1
     8b4:	22 81       	ldd	r18, Z+2	; 0x02
     8b6:	81 81       	ldd	r24, Z+1	; 0x01
     8b8:	90 e0       	ldi	r25, 0x00	; 0
     8ba:	92 2b       	or	r25, r18
     8bc:	90 93 6b 01 	sts	0x016B, r25	; 0x80016b <tempBat1+0x1>
     8c0:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <tempBat1>
	tempBat2 = (global_tBat2.tempHigh<<8) | (global_tBat2.tempLow);
     8c4:	e6 e0       	ldi	r30, 0x06	; 6
     8c6:	f1 e0       	ldi	r31, 0x01	; 1
     8c8:	22 81       	ldd	r18, Z+2	; 0x02
     8ca:	81 81       	ldd	r24, Z+1	; 0x01
     8cc:	90 e0       	ldi	r25, 0x00	; 0
     8ce:	92 2b       	or	r25, r18
     8d0:	90 93 71 01 	sts	0x0171, r25	; 0x800171 <tempBat2+0x1>
     8d4:	80 93 70 01 	sts	0x0170, r24	; 0x800170 <tempBat2>

	if(((1<<CHECK_I) & check) != 0)
     8d8:	c0 fd       	sbrc	r28, 0
	{
		CheckBatteryCurrents();
     8da:	67 df       	rcall	.-306    	; 0x7aa <CheckBatteryCurrents>
	{
		CheckBatteryTemperatures();
	}
	if(((1<<CHECK_V) & check) != 0)
	{
		CheckBatteryVoltages();
     8dc:	c2 fd       	sbrc	r28, 2
	}
	if(((1<<CHECK_W) & check) != 0)
     8de:	fd de       	rcall	.-518    	; 0x6da <CheckBatteryVoltages>
	{
		CheckBatteryWarnings();
     8e0:	c3 fd       	sbrc	r28, 3
     8e2:	3e df       	rcall	.-388    	; 0x760 <CheckBatteryWarnings>
	}
}
     8e4:	cf 91       	pop	r28
     8e6:	08 95       	ret

000008e8 <CheckBMode>:

// changes the state of the burst mode pin of the switching converters if the current is
// below or above a certain threshold
void CheckBMode(void)
{
     8e8:	cf 93       	push	r28
     8ea:	df 93       	push	r29
	uint16_t i3V3;
	uint16_t i5V;

	i3V3 =	((global_3V3.i1High<<8) | (global_3V3.i1Low)) +
			((global_3V3.i2High<<8) | (global_3V3.i2Low));
	i5V =	((global_5V.i1High<<8) | (global_5V.i1Low)) +
     8ec:	ed e1       	ldi	r30, 0x1D	; 29
     8ee:	f1 e0       	ldi	r31, 0x01	; 1
     8f0:	c6 85       	ldd	r28, Z+14	; 0x0e
     8f2:	d0 e0       	ldi	r29, 0x00	; 0
     8f4:	dc 2f       	mov	r29, r28
     8f6:	cc 27       	eor	r28, r28
     8f8:	85 85       	ldd	r24, Z+13	; 0x0d
     8fa:	c8 2b       	or	r28, r24
     8fc:	80 89       	ldd	r24, Z+16	; 0x10
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	98 2f       	mov	r25, r24
     902:	88 27       	eor	r24, r24
     904:	27 85       	ldd	r18, Z+15	; 0x0f
     906:	82 2b       	or	r24, r18
     908:	c8 0f       	add	r28, r24
     90a:	d9 1f       	adc	r29, r25
void CheckBMode(void)
{
	uint16_t i3V3;
	uint16_t i5V;

	i3V3 =	((global_3V3.i1High<<8) | (global_3V3.i1Low)) +
     90c:	ee e2       	ldi	r30, 0x2E	; 46
     90e:	f1 e0       	ldi	r31, 0x01	; 1
			((global_3V3.i2High<<8) | (global_3V3.i2Low));
	i5V =	((global_5V.i1High<<8) | (global_5V.i1Low)) +
			((global_5V.i2High<<8) | (global_5V.i2Low));

	if(abs(i3V3) > BMODE_I_THRESHOLD)
     910:	86 85       	ldd	r24, Z+14	; 0x0e
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	98 2f       	mov	r25, r24
     916:	88 27       	eor	r24, r24
     918:	25 85       	ldd	r18, Z+13	; 0x0d
     91a:	ac 01       	movw	r20, r24
     91c:	42 2b       	or	r20, r18
     91e:	9a 01       	movw	r18, r20
     920:	90 89       	ldd	r25, Z+16	; 0x10
     922:	89 2f       	mov	r24, r25
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	98 2f       	mov	r25, r24
     928:	88 27       	eor	r24, r24
     92a:	47 85       	ldd	r20, Z+15	; 0x0f
     92c:	84 2b       	or	r24, r20
     92e:	82 0f       	add	r24, r18
     930:	93 1f       	adc	r25, r19
     932:	99 23       	and	r25, r25
     934:	1c f4       	brge	.+6      	; 0x93c <CheckBMode+0x54>
     936:	91 95       	neg	r25
     938:	81 95       	neg	r24
     93a:	91 09       	sbc	r25, r1
     93c:	81 97       	sbiw	r24, 0x21	; 33
     93e:	3c f0       	brlt	.+14     	; 0x94e <CheckBMode+0x66>
	{
		OSR3 &= ~(1<<OR3_BMODE_3V3);			// if the current is above a threshold
     940:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
     944:	8b 7f       	andi	r24, 0xFB	; 251
     946:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
		SetBMode3V3();							// deactivate the burst mode
     94a:	a2 d5       	rcall	.+2884   	; 0x1490 <SetBMode3V3>
     94c:	06 c0       	rjmp	.+12     	; 0x95a <CheckBMode+0x72>
	}
	else
	{
		OSR3 |= 1<<OR3_BMODE_3V3;				// else, activate it
     94e:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
     952:	84 60       	ori	r24, 0x04	; 4
     954:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
		SetBMode3V3();
     958:	9b d5       	rcall	.+2870   	; 0x1490 <SetBMode3V3>
	}

	if(abs(i5V) > BMODE_I_THRESHOLD)
     95a:	ce 01       	movw	r24, r28
     95c:	dd 23       	and	r29, r29
     95e:	24 f4       	brge	.+8      	; 0x968 <CheckBMode+0x80>
     960:	88 27       	eor	r24, r24
     962:	99 27       	eor	r25, r25
     964:	8c 1b       	sub	r24, r28
     966:	9d 0b       	sbc	r25, r29
     968:	81 97       	sbiw	r24, 0x21	; 33
     96a:	3c f0       	brlt	.+14     	; 0x97a <CheckBMode+0x92>
	{
		OSR3 &= ~(1<<OR3_BMODE_5V);				// if the current is above a threshold
     96c:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
     970:	8e 7f       	andi	r24, 0xFE	; 254
     972:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
		SetBMode5V();							// deactivate the burst mode
     976:	26 d6       	rcall	.+3148   	; 0x15c4 <SetBMode5V>
     978:	06 c0       	rjmp	.+12     	; 0x986 <CheckBMode+0x9e>
	}
	else
	{
		OSR3 |= 1<<OR3_BMODE_5V;				// else activate it
     97a:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
     97e:	81 60       	ori	r24, 0x01	; 1
     980:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
		SetBMode5V();
     984:	1f d6       	rcall	.+3134   	; 0x15c4 <SetBMode5V>
	}
     986:	df 91       	pop	r29
     988:	cf 91       	pop	r28
     98a:	08 95       	ret

0000098c <InitVISensors>:
	TWIMasterSendWait(sensor->address, data, 4, 1);
}

// initializes all PAC1720 sensors via TWI
void InitVISensors(void)
{
     98c:	8f 92       	push	r8
     98e:	9f 92       	push	r9
     990:	af 92       	push	r10
     992:	bf 92       	push	r11
     994:	cf 92       	push	r12
     996:	df 92       	push	r13
     998:	ef 92       	push	r14
     99a:	ff 92       	push	r15
     99c:	0f 93       	push	r16
     99e:	1f 93       	push	r17
     9a0:	cf 93       	push	r28
     9a2:	df 93       	push	r29
     9a4:	00 d0       	rcall	.+0      	; 0x9a6 <InitVISensors+0x1a>
     9a6:	00 d0       	rcall	.+0      	; 0x9a8 <InitVISensors+0x1c>
     9a8:	cd b7       	in	r28, 0x3d	; 61
     9aa:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[4];

	data[0] = VI_CONFIGURATION_REG;	// write first data byte to the configuration register
     9ac:	19 82       	std	Y+1, r1	; 0x01
	data[1] = (0<<6)				// disable ALERT Pin for conversions
     9ae:	8b e1       	ldi	r24, 0x1B	; 27
     9b0:	8a 83       	std	Y+2, r24	; 0x02
			| (0<<2)				// disable Timeout
			| (1<<1)				// update Ch1 VSENSE register only after one shot command
			| (1<<0);				// update Ch1 VSOURCE register only after one shot command

	// next byte is written to subsequent register -> conversion rate register
	data[2] = 0x03;					// 1Hz conversion rate
     9b2:	83 e0       	ldi	r24, 0x03	; 3
     9b4:	8b 83       	std	Y+3, r24	; 0x03

	// send data to all VI sensors in master transmitter mode and send stop
	TWIMasterSendWait(global_viBat1.address, data, 3, 1);
     9b6:	0f 2e       	mov	r0, r31
     9b8:	f0 e5       	ldi	r31, 0x50	; 80
     9ba:	8f 2e       	mov	r8, r31
     9bc:	f1 e0       	ldi	r31, 0x01	; 1
     9be:	9f 2e       	mov	r9, r31
     9c0:	f0 2d       	mov	r31, r0
     9c2:	21 e0       	ldi	r18, 0x01	; 1
     9c4:	43 e0       	ldi	r20, 0x03	; 3
     9c6:	be 01       	movw	r22, r28
     9c8:	6f 5f       	subi	r22, 0xFF	; 255
     9ca:	7f 4f       	sbci	r23, 0xFF	; 255
     9cc:	f4 01       	movw	r30, r8
     9ce:	80 81       	ld	r24, Z
     9d0:	c4 d7       	rcall	.+3976   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_viBat2.address, data, 3, 1);
     9d2:	0f 2e       	mov	r0, r31
     9d4:	ff e3       	ldi	r31, 0x3F	; 63
     9d6:	af 2e       	mov	r10, r31
     9d8:	f1 e0       	ldi	r31, 0x01	; 1
     9da:	bf 2e       	mov	r11, r31
     9dc:	f0 2d       	mov	r31, r0
     9de:	21 e0       	ldi	r18, 0x01	; 1
     9e0:	43 e0       	ldi	r20, 0x03	; 3
     9e2:	be 01       	movw	r22, r28
     9e4:	6f 5f       	subi	r22, 0xFF	; 255
     9e6:	7f 4f       	sbci	r23, 0xFF	; 255
     9e8:	f5 01       	movw	r30, r10
     9ea:	80 81       	ld	r24, Z
     9ec:	b6 d7       	rcall	.+3948   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_3V3.address, data, 3, 1);
     9ee:	0f 2e       	mov	r0, r31
     9f0:	fe e2       	ldi	r31, 0x2E	; 46
     9f2:	cf 2e       	mov	r12, r31
     9f4:	f1 e0       	ldi	r31, 0x01	; 1
     9f6:	df 2e       	mov	r13, r31
     9f8:	f0 2d       	mov	r31, r0
     9fa:	21 e0       	ldi	r18, 0x01	; 1
     9fc:	43 e0       	ldi	r20, 0x03	; 3
     9fe:	be 01       	movw	r22, r28
     a00:	6f 5f       	subi	r22, 0xFF	; 255
     a02:	7f 4f       	sbci	r23, 0xFF	; 255
     a04:	f6 01       	movw	r30, r12
     a06:	80 81       	ld	r24, Z
     a08:	a8 d7       	rcall	.+3920   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_5V.address, data, 3, 1);
     a0a:	0f 2e       	mov	r0, r31
     a0c:	fd e1       	ldi	r31, 0x1D	; 29
     a0e:	ef 2e       	mov	r14, r31
     a10:	f1 e0       	ldi	r31, 0x01	; 1
     a12:	ff 2e       	mov	r15, r31
     a14:	f0 2d       	mov	r31, r0
     a16:	21 e0       	ldi	r18, 0x01	; 1
     a18:	43 e0       	ldi	r20, 0x03	; 3
     a1a:	be 01       	movw	r22, r28
     a1c:	6f 5f       	subi	r22, 0xFF	; 255
     a1e:	7f 4f       	sbci	r23, 0xFF	; 255
     a20:	f7 01       	movw	r30, r14
     a22:	80 81       	ld	r24, Z
     a24:	9a d7       	rcall	.+3892   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_HV.address, data, 3, 1);
     a26:	0c e0       	ldi	r16, 0x0C	; 12
     a28:	11 e0       	ldi	r17, 0x01	; 1
     a2a:	21 e0       	ldi	r18, 0x01	; 1
     a2c:	43 e0       	ldi	r20, 0x03	; 3
     a2e:	be 01       	movw	r22, r28
     a30:	6f 5f       	subi	r22, 0xFF	; 255
     a32:	7f 4f       	sbci	r23, 0xFF	; 255
     a34:	f8 01       	movw	r30, r16
     a36:	80 81       	ld	r24, Z
     a38:	90 d7       	rcall	.+3872   	; 0x195a <TWIMasterSendWait>

	data[0] = VSOURCE_SAMPLING_REG;	// write first data byte to the VSOURCE sampling register
     a3a:	8a e0       	ldi	r24, 0x0A	; 10
     a3c:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0xCC;					// 20ms sample time, no averaging
     a3e:	8c ec       	ldi	r24, 0xCC	; 204
     a40:	8a 83       	std	Y+2, r24	; 0x02
	// next -> VSENSE Ch1 sampling configuration register
	data[2] = 0x53;					// 80ms sample time, no averaging, +/-80mV full scale range
     a42:	83 e5       	ldi	r24, 0x53	; 83
     a44:	8b 83       	std	Y+3, r24	; 0x03
	// next -> VSENSE Ch2 sampling configuration register
	data[3] = 0x53;					// 80ms sample time, no averaging, +/-80mV full scale range
     a46:	8c 83       	std	Y+4, r24	; 0x04

	// send data to all VI sensors in master transmitter mode and send stop
	TWIMasterSendWait(global_viBat1.address, data, 4, 1);
     a48:	21 e0       	ldi	r18, 0x01	; 1
     a4a:	44 e0       	ldi	r20, 0x04	; 4
     a4c:	be 01       	movw	r22, r28
     a4e:	6f 5f       	subi	r22, 0xFF	; 255
     a50:	7f 4f       	sbci	r23, 0xFF	; 255
     a52:	f4 01       	movw	r30, r8
     a54:	80 81       	ld	r24, Z
     a56:	81 d7       	rcall	.+3842   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_viBat2.address, data, 4, 1);
     a58:	21 e0       	ldi	r18, 0x01	; 1
     a5a:	44 e0       	ldi	r20, 0x04	; 4
     a5c:	be 01       	movw	r22, r28
     a5e:	6f 5f       	subi	r22, 0xFF	; 255
     a60:	7f 4f       	sbci	r23, 0xFF	; 255
     a62:	f5 01       	movw	r30, r10
     a64:	80 81       	ld	r24, Z
     a66:	79 d7       	rcall	.+3826   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_3V3.address, data, 4, 1);
     a68:	21 e0       	ldi	r18, 0x01	; 1
     a6a:	44 e0       	ldi	r20, 0x04	; 4
     a6c:	be 01       	movw	r22, r28
     a6e:	6f 5f       	subi	r22, 0xFF	; 255
     a70:	7f 4f       	sbci	r23, 0xFF	; 255
     a72:	f6 01       	movw	r30, r12
     a74:	80 81       	ld	r24, Z
     a76:	71 d7       	rcall	.+3810   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_5V.address, data, 4, 1);
     a78:	21 e0       	ldi	r18, 0x01	; 1
     a7a:	44 e0       	ldi	r20, 0x04	; 4
     a7c:	be 01       	movw	r22, r28
     a7e:	6f 5f       	subi	r22, 0xFF	; 255
     a80:	7f 4f       	sbci	r23, 0xFF	; 255
     a82:	f7 01       	movw	r30, r14
     a84:	80 81       	ld	r24, Z
     a86:	69 d7       	rcall	.+3794   	; 0x195a <TWIMasterSendWait>
	TWIMasterSendWait(global_HV.address, data, 4, 1);
     a88:	21 e0       	ldi	r18, 0x01	; 1
     a8a:	44 e0       	ldi	r20, 0x04	; 4
     a8c:	be 01       	movw	r22, r28
     a8e:	6f 5f       	subi	r22, 0xFF	; 255
     a90:	7f 4f       	sbci	r23, 0xFF	; 255
     a92:	f8 01       	movw	r30, r16
     a94:	80 81       	ld	r24, Z
     a96:	61 d7       	rcall	.+3778   	; 0x195a <TWIMasterSendWait>
}
     a98:	0f 90       	pop	r0
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	df 91       	pop	r29
     aa2:	cf 91       	pop	r28
     aa4:	1f 91       	pop	r17
     aa6:	0f 91       	pop	r16
     aa8:	ff 90       	pop	r15
     aaa:	ef 90       	pop	r14
     aac:	df 90       	pop	r13
     aae:	cf 90       	pop	r12
     ab0:	bf 90       	pop	r11
     ab2:	af 90       	pop	r10
     ab4:	9f 90       	pop	r9
     ab6:	8f 90       	pop	r8
     ab8:	08 95       	ret

00000aba <ReadVI>:

// reads the measured data of the given PAC1720 sensor via TWI
// the read data is stored in sensor.vSNS1High - sensor.vSRC2Low
void ReadVI(viData_t *sensor)
{
     aba:	0f 93       	push	r16
     abc:	1f 93       	push	r17
     abe:	cf 93       	push	r28
     ac0:	df 93       	push	r29
     ac2:	cd b7       	in	r28, 0x3d	; 61
     ac4:	de b7       	in	r29, 0x3e	; 62
     ac6:	28 97       	sbiw	r28, 0x08	; 8
     ac8:	0f b6       	in	r0, 0x3f	; 63
     aca:	f8 94       	cli
     acc:	de bf       	out	0x3e, r29	; 62
     ace:	0f be       	out	0x3f, r0	; 63
     ad0:	cd bf       	out	0x3d, r28	; 61
     ad2:	8c 01       	movw	r16, r24
	uint8_t data[8];

	// first send the address of the VSENSE Ch1 register in master transmitter mode, no stop
	data[0] = VSENSE_1_REG;
     ad4:	8d e0       	ldi	r24, 0x0D	; 13
     ad6:	89 83       	std	Y+1, r24	; 0x01
	TWIMasterSendWait(sensor->address, data, 1, 1);
     ad8:	21 e0       	ldi	r18, 0x01	; 1
     ada:	41 e0       	ldi	r20, 0x01	; 1
     adc:	be 01       	movw	r22, r28
     ade:	6f 5f       	subi	r22, 0xFF	; 255
     ae0:	7f 4f       	sbci	r23, 0xFF	; 255
     ae2:	f8 01       	movw	r30, r16
     ae4:	80 81       	ld	r24, Z
     ae6:	39 d7       	rcall	.+3698   	; 0x195a <TWIMasterSendWait>

	// then get the 8 byte long data vector in master receiver mode and send stop
	TWIMasterReceiveWait(sensor->address, data, 8, 1);
     ae8:	21 e0       	ldi	r18, 0x01	; 1
     aea:	48 e0       	ldi	r20, 0x08	; 8
     aec:	be 01       	movw	r22, r28
     aee:	6f 5f       	subi	r22, 0xFF	; 255
     af0:	7f 4f       	sbci	r23, 0xFF	; 255
     af2:	f8 01       	movw	r30, r16
     af4:	80 81       	ld	r24, Z
     af6:	7e d7       	rcall	.+3836   	; 0x19f4 <TWIMasterReceiveWait>

	// save the data to the correct 16bit variables
	sensor->vSNS1 = (data[0]<<8) | data[1];
     af8:	89 81       	ldd	r24, Y+1	; 0x01
     afa:	90 e0       	ldi	r25, 0x00	; 0
     afc:	98 2f       	mov	r25, r24
     afe:	88 27       	eor	r24, r24
     b00:	2a 81       	ldd	r18, Y+2	; 0x02
     b02:	82 2b       	or	r24, r18
     b04:	f8 01       	movw	r30, r16
     b06:	96 83       	std	Z+6, r25	; 0x06
     b08:	85 83       	std	Z+5, r24	; 0x05
	sensor->vSNS2 = (data[2]<<8) | data[3];
     b0a:	8b 81       	ldd	r24, Y+3	; 0x03
     b0c:	90 e0       	ldi	r25, 0x00	; 0
     b0e:	98 2f       	mov	r25, r24
     b10:	88 27       	eor	r24, r24
     b12:	2c 81       	ldd	r18, Y+4	; 0x04
     b14:	82 2b       	or	r24, r18
     b16:	90 87       	std	Z+8, r25	; 0x08
     b18:	87 83       	std	Z+7, r24	; 0x07
	sensor->vSRC1 = (data[4]<<8) | data[5];
     b1a:	8d 81       	ldd	r24, Y+5	; 0x05
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	98 2f       	mov	r25, r24
     b20:	88 27       	eor	r24, r24
     b22:	2e 81       	ldd	r18, Y+6	; 0x06
     b24:	82 2b       	or	r24, r18
     b26:	92 83       	std	Z+2, r25	; 0x02
     b28:	81 83       	std	Z+1, r24	; 0x01
	sensor->vSRC2 = (data[6]<<8) | data[7];
     b2a:	8f 81       	ldd	r24, Y+7	; 0x07
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	98 2f       	mov	r25, r24
     b30:	88 27       	eor	r24, r24
     b32:	28 85       	ldd	r18, Y+8	; 0x08
     b34:	82 2b       	or	r24, r18
     b36:	94 83       	std	Z+4, r25	; 0x04
     b38:	83 83       	std	Z+3, r24	; 0x03

	// initiate new measurement by writing an arbitrary value to the one shot register
	data[0] = ONE_SHOT_REG;
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	89 83       	std	Y+1, r24	; 0x01
	data[1] = 0xFF;
     b3e:	8f ef       	ldi	r24, 0xFF	; 255
     b40:	8a 83       	std	Y+2, r24	; 0x02
	TWIMasterSendWait(sensor->address, data, 2, 1);	// and send stop
     b42:	21 e0       	ldi	r18, 0x01	; 1
     b44:	42 e0       	ldi	r20, 0x02	; 2
     b46:	be 01       	movw	r22, r28
     b48:	6f 5f       	subi	r22, 0xFF	; 255
     b4a:	7f 4f       	sbci	r23, 0xFF	; 255
     b4c:	80 81       	ld	r24, Z
     b4e:	05 d7       	rcall	.+3594   	; 0x195a <TWIMasterSendWait>
}
     b50:	28 96       	adiw	r28, 0x08	; 8
     b52:	0f b6       	in	r0, 0x3f	; 63
     b54:	f8 94       	cli
     b56:	de bf       	out	0x3e, r29	; 62
     b58:	0f be       	out	0x3f, r0	; 63
     b5a:	cd bf       	out	0x3d, r28	; 61
     b5c:	df 91       	pop	r29
     b5e:	cf 91       	pop	r28
     b60:	1f 91       	pop	r17
     b62:	0f 91       	pop	r16
     b64:	08 95       	ret

00000b66 <ConfigTempSensor>:

// sends configuration data to the given temperature sensor via TWI
void ConfigTempSensor(const tempData_t *sensor)
{
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	00 d0       	rcall	.+0      	; 0xb6c <ConfigTempSensor+0x6>
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[2];

	data[0] = TEMP_CONFIGURATION_REG;	// write to configuration register
     b70:	21 e0       	ldi	r18, 0x01	; 1
     b72:	29 83       	std	Y+1, r18	; 0x01
	data[1] =	(1<<OS)|				// set the sensor to one-shot mode
     b74:	27 ee       	ldi	r18, 0xE7	; 231
     b76:	2a 83       	std	Y+2, r18	; 0x02
				(1<<POL)|				// alert pin active high
				(1<<TM)|				// interrupt mode and
				(1<<SD);				// enable shutdown mode

	// send configuration data in master transmitter mode and send stop
	TWIMasterSendWait(sensor->address, data, 2, 1);
     b78:	21 e0       	ldi	r18, 0x01	; 1
     b7a:	42 e0       	ldi	r20, 0x02	; 2
     b7c:	be 01       	movw	r22, r28
     b7e:	6f 5f       	subi	r22, 0xFF	; 255
     b80:	7f 4f       	sbci	r23, 0xFF	; 255
     b82:	fc 01       	movw	r30, r24
     b84:	80 81       	ld	r24, Z
     b86:	e9 d6       	rcall	.+3538   	; 0x195a <TWIMasterSendWait>
}
     b88:	0f 90       	pop	r0
     b8a:	0f 90       	pop	r0
     b8c:	df 91       	pop	r29
     b8e:	cf 91       	pop	r28
     b90:	08 95       	ret

00000b92 <ReadTemp>:

// reads the measured temperature of the sensor with the given address via TWI
// the read data vector is 2 byte long and already in the correct Fix 7.8 format
// [0]: temperature high	[1]: temperature low
void ReadTemp(tempData_t *sensor)
{
     b92:	0f 93       	push	r16
     b94:	1f 93       	push	r17
     b96:	cf 93       	push	r28
     b98:	df 93       	push	r29
     b9a:	00 d0       	rcall	.+0      	; 0xb9c <ReadTemp+0xa>
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	8c 01       	movw	r16, r24
	uint8_t data[2];

	data[0] = TEMPERATURE_REG;						// address of the temperature register
     ba2:	19 82       	std	Y+1, r1	; 0x01
	TWIMasterSendWait(sensor->address, data, 1, 0);	// send the address in master transmitter mode
     ba4:	20 e0       	ldi	r18, 0x00	; 0
     ba6:	41 e0       	ldi	r20, 0x01	; 1
     ba8:	be 01       	movw	r22, r28
     baa:	6f 5f       	subi	r22, 0xFF	; 255
     bac:	7f 4f       	sbci	r23, 0xFF	; 255
     bae:	fc 01       	movw	r30, r24
     bb0:	80 81       	ld	r24, Z
     bb2:	d3 d6       	rcall	.+3494   	; 0x195a <TWIMasterSendWait>
													// do not send stop

	// read 2 bytes in master receiver mode, send stop and save the data to the correct variables
	TWIMasterReceiveWait(sensor->address, data, 2, 1);
     bb4:	21 e0       	ldi	r18, 0x01	; 1
     bb6:	42 e0       	ldi	r20, 0x02	; 2
     bb8:	be 01       	movw	r22, r28
     bba:	6f 5f       	subi	r22, 0xFF	; 255
     bbc:	7f 4f       	sbci	r23, 0xFF	; 255
     bbe:	f8 01       	movw	r30, r16
     bc0:	80 81       	ld	r24, Z
     bc2:	18 d7       	rcall	.+3632   	; 0x19f4 <TWIMasterReceiveWait>
	sensor->tempHigh = data[0];
     bc4:	89 81       	ldd	r24, Y+1	; 0x01
     bc6:	f8 01       	movw	r30, r16
     bc8:	82 83       	std	Z+2, r24	; 0x02
	sensor->tempLow = data[1];
     bca:	8a 81       	ldd	r24, Y+2	; 0x02
	
	ConfigTempSensor(sensor);						// send configuration data to the sensor
     bcc:	81 83       	std	Z+1, r24	; 0x01
     bce:	c8 01       	movw	r24, r16
     bd0:	ca df       	rcall	.-108    	; 0xb66 <ConfigTempSensor>
													// this will start a new conversion
}
     bd2:	0f 90       	pop	r0
     bd4:	0f 90       	pop	r0
     bd6:	df 91       	pop	r29
     bd8:	cf 91       	pop	r28
     bda:	1f 91       	pop	r17
     bdc:	0f 91       	pop	r16
     bde:	08 95       	ret

00000be0 <ReadAllSensors>:

// reads all VI and temperature sensors
void ReadAllSensors(void)
{
	ReadVI(&global_viBat1);
     be0:	80 e5       	ldi	r24, 0x50	; 80
     be2:	91 e0       	ldi	r25, 0x01	; 1
     be4:	6a df       	rcall	.-300    	; 0xaba <ReadVI>
	ReadVI(&global_viBat2);
     be6:	8f e3       	ldi	r24, 0x3F	; 63
     be8:	91 e0       	ldi	r25, 0x01	; 1
     bea:	67 df       	rcall	.-306    	; 0xaba <ReadVI>
	ReadVI(&global_3V3);
     bec:	8e e2       	ldi	r24, 0x2E	; 46
     bee:	91 e0       	ldi	r25, 0x01	; 1
     bf0:	64 df       	rcall	.-312    	; 0xaba <ReadVI>
	ReadVI(&global_5V);
     bf2:	8d e1       	ldi	r24, 0x1D	; 29
     bf4:	91 e0       	ldi	r25, 0x01	; 1
     bf6:	61 df       	rcall	.-318    	; 0xaba <ReadVI>
	ReadVI(&global_HV);
     bf8:	8c e0       	ldi	r24, 0x0C	; 12
     bfa:	91 e0       	ldi	r25, 0x01	; 1
     bfc:	5e df       	rcall	.-324    	; 0xaba <ReadVI>
	ReadTemp(&global_tCenter);
     bfe:	83 e0       	ldi	r24, 0x03	; 3
     c00:	91 e0       	ldi	r25, 0x01	; 1
     c02:	c7 df       	rcall	.-114    	; 0xb92 <ReadTemp>
	ReadTemp(&global_tEdge);
     c04:	80 e0       	ldi	r24, 0x00	; 0
     c06:	91 e0       	ldi	r25, 0x01	; 1
     c08:	c4 df       	rcall	.-120    	; 0xb92 <ReadTemp>
	ReadTemp(&global_tBat1);
     c0a:	89 e0       	ldi	r24, 0x09	; 9
     c0c:	91 e0       	ldi	r25, 0x01	; 1
     c0e:	c1 df       	rcall	.-126    	; 0xb92 <ReadTemp>
     c10:	86 e0       	ldi	r24, 0x06	; 6
	ReadTemp(&global_tBat2);
     c12:	91 e0       	ldi	r25, 0x01	; 1
     c14:	be cf       	rjmp	.-132    	; 0xb92 <ReadTemp>
     c16:	08 95       	ret

00000c18 <ConvertVIData>:
     c18:	cf 93       	push	r28
     c1a:	df 93       	push	r29
}

// converts the received VI data to the correct format and units
// according to Interface_Control_Document_MC-CC_rev0.1
void ConvertVIData(viData_t *sensor)
{
     c1c:	ec 01       	movw	r28, r24
	int16_t current;
	uint16_t voltage;

	// VSENSE is 12 bit left-aligned -> the 4 LSBs are always 0 -> use VSENSE>>4
	// format is Fix 2.13, 2^13 = 8192 -> (...) * 8192
	current = (int16_t) (FSR/R_SENSE * (sensor->vSNS1>>4) / DENOMINATOR_I * 8192.);
     c1e:	6d 81       	ldd	r22, Y+5	; 0x05
     c20:	7e 81       	ldd	r23, Y+6	; 0x06
     c22:	75 95       	asr	r23
     c24:	67 95       	ror	r22
     c26:	75 95       	asr	r23
     c28:	67 95       	ror	r22
     c2a:	75 95       	asr	r23
     c2c:	67 95       	ror	r22
     c2e:	75 95       	asr	r23
     c30:	67 95       	ror	r22
     c32:	07 2e       	mov	r0, r23
     c34:	00 0c       	add	r0, r0
     c36:	88 0b       	sbc	r24, r24
     c38:	99 0b       	sbc	r25, r25
     c3a:	0e 94 5a 0f 	call	0x1eb4	; 0x1eb4 <__floatsisf>
     c3e:	20 e0       	ldi	r18, 0x00	; 0
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	40 e0       	ldi	r20, 0x00	; 0
     c44:	51 e4       	ldi	r21, 0x41	; 65
     c46:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     c4a:	20 e0       	ldi	r18, 0x00	; 0
     c4c:	30 ee       	ldi	r19, 0xE0	; 224
     c4e:	4f ef       	ldi	r20, 0xFF	; 255
     c50:	54 e4       	ldi	r21, 0x44	; 68
     c52:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__divsf3>
     c56:	20 e0       	ldi	r18, 0x00	; 0
     c58:	30 e0       	ldi	r19, 0x00	; 0
     c5a:	40 e0       	ldi	r20, 0x00	; 0
     c5c:	56 e4       	ldi	r21, 0x46	; 70
     c5e:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     c62:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <__fixsfsi>
	sensor->i1High = current>>8;
     c66:	7e 87       	std	Y+14, r23	; 0x0e
	sensor->i1Low = 0xFF & current;
     c68:	6d 87       	std	Y+13, r22	; 0x0d

	current = (int16_t) (FSR/R_SENSE * (sensor->vSNS2>>4) / DENOMINATOR_I * 8192.);
     c6a:	6f 81       	ldd	r22, Y+7	; 0x07
     c6c:	78 85       	ldd	r23, Y+8	; 0x08
     c6e:	75 95       	asr	r23
     c70:	67 95       	ror	r22
     c72:	75 95       	asr	r23
     c74:	67 95       	ror	r22
     c76:	75 95       	asr	r23
     c78:	67 95       	ror	r22
     c7a:	75 95       	asr	r23
     c7c:	67 95       	ror	r22
     c7e:	07 2e       	mov	r0, r23
     c80:	00 0c       	add	r0, r0
     c82:	88 0b       	sbc	r24, r24
     c84:	99 0b       	sbc	r25, r25
     c86:	0e 94 5a 0f 	call	0x1eb4	; 0x1eb4 <__floatsisf>
     c8a:	20 e0       	ldi	r18, 0x00	; 0
     c8c:	30 e0       	ldi	r19, 0x00	; 0
     c8e:	40 e0       	ldi	r20, 0x00	; 0
     c90:	51 e4       	ldi	r21, 0x41	; 65
     c92:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     c96:	20 e0       	ldi	r18, 0x00	; 0
     c98:	30 ee       	ldi	r19, 0xE0	; 224
     c9a:	4f ef       	ldi	r20, 0xFF	; 255
     c9c:	54 e4       	ldi	r21, 0x44	; 68
     c9e:	0e 94 bf 0e 	call	0x1d7e	; 0x1d7e <__divsf3>
     ca2:	20 e0       	ldi	r18, 0x00	; 0
     ca4:	30 e0       	ldi	r19, 0x00	; 0
     ca6:	40 e0       	ldi	r20, 0x00	; 0
     ca8:	56 e4       	ldi	r21, 0x46	; 70
     caa:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     cae:	0e 94 27 0f 	call	0x1e4e	; 0x1e4e <__fixsfsi>
	sensor->i2High = current>>8;
     cb2:	78 8b       	std	Y+16, r23	; 0x10
	sensor->i2Low = 0xFF & current;
     cb4:	6f 87       	std	Y+15, r22	; 0x0f

	// VSOURCE is 11 bit left-aligned -> the 5 LSBs are always 0 -> use VSOURCE>>5
	// format is UFix 3.13, 2^13 = 8192 -> (...) * 8192
	voltage = (uint16_t) (40. * (sensor->vSRC1>>5) / (DENOMINATOR_V+1) * 8192.);
     cb6:	69 81       	ldd	r22, Y+1	; 0x01
     cb8:	7a 81       	ldd	r23, Y+2	; 0x02
     cba:	76 95       	lsr	r23
     cbc:	67 95       	ror	r22
     cbe:	72 95       	swap	r23
     cc0:	62 95       	swap	r22
     cc2:	6f 70       	andi	r22, 0x0F	; 15
     cc4:	67 27       	eor	r22, r23
     cc6:	7f 70       	andi	r23, 0x0F	; 15
     cc8:	67 27       	eor	r22, r23
     cca:	80 e0       	ldi	r24, 0x00	; 0
     ccc:	90 e0       	ldi	r25, 0x00	; 0
     cce:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__floatunsisf>
     cd2:	20 e0       	ldi	r18, 0x00	; 0
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	40 e2       	ldi	r20, 0x20	; 32
     cd8:	52 e4       	ldi	r21, 0x42	; 66
     cda:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     cde:	20 e0       	ldi	r18, 0x00	; 0
     ce0:	30 e0       	ldi	r19, 0x00	; 0
     ce2:	40 e0       	ldi	r20, 0x00	; 0
     ce4:	5a e3       	ldi	r21, 0x3A	; 58
     ce6:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     cea:	20 e0       	ldi	r18, 0x00	; 0
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	40 e0       	ldi	r20, 0x00	; 0
     cf0:	56 e4       	ldi	r21, 0x46	; 70
     cf2:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     cf6:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__fixunssfsi>
	sensor->v1High = voltage>>8;
     cfa:	7a 87       	std	Y+10, r23	; 0x0a
	sensor->v1Low = 0xFF & voltage;
     cfc:	69 87       	std	Y+9, r22	; 0x09
	
	voltage = (uint16_t) (40. * (sensor->vSRC2>>5) / (DENOMINATOR_V+1) * 8192.);
     cfe:	6b 81       	ldd	r22, Y+3	; 0x03
     d00:	7c 81       	ldd	r23, Y+4	; 0x04
     d02:	76 95       	lsr	r23
     d04:	67 95       	ror	r22
     d06:	72 95       	swap	r23
     d08:	62 95       	swap	r22
     d0a:	6f 70       	andi	r22, 0x0F	; 15
     d0c:	67 27       	eor	r22, r23
     d0e:	7f 70       	andi	r23, 0x0F	; 15
     d10:	67 27       	eor	r22, r23
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	0e 94 58 0f 	call	0x1eb0	; 0x1eb0 <__floatunsisf>
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	30 e0       	ldi	r19, 0x00	; 0
     d1e:	40 e2       	ldi	r20, 0x20	; 32
     d20:	52 e4       	ldi	r21, 0x42	; 66
     d22:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     d26:	20 e0       	ldi	r18, 0x00	; 0
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	40 e0       	ldi	r20, 0x00	; 0
     d2c:	5a e3       	ldi	r21, 0x3A	; 58
     d2e:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	40 e0       	ldi	r20, 0x00	; 0
     d38:	56 e4       	ldi	r21, 0x46	; 70
     d3a:	0e 94 e6 0f 	call	0x1fcc	; 0x1fcc <__mulsf3>
     d3e:	0e 94 2c 0f 	call	0x1e58	; 0x1e58 <__fixunssfsi>
	sensor->v2High = voltage>>8;
     d42:	7c 87       	std	Y+12, r23	; 0x0c
	sensor->v2Low = 0xFF & voltage;
     d44:	6b 87       	std	Y+11, r22	; 0x0b
}
     d46:	df 91       	pop	r29
     d48:	cf 91       	pop	r28
     d4a:	08 95       	ret

00000d4c <ConvertAllSensorData>:

// converts all received sensor data to the correct format and units
// according to Interface_Control_Document_MC-CC_rev0.1
void ConvertAllSensorData(void)
{
	ConvertVIData(&global_viBat1);
     d4c:	80 e5       	ldi	r24, 0x50	; 80
     d4e:	91 e0       	ldi	r25, 0x01	; 1
     d50:	63 df       	rcall	.-314    	; 0xc18 <ConvertVIData>
	ConvertVIData(&global_viBat2);
     d52:	8f e3       	ldi	r24, 0x3F	; 63
     d54:	91 e0       	ldi	r25, 0x01	; 1
     d56:	60 df       	rcall	.-320    	; 0xc18 <ConvertVIData>
	ConvertVIData(&global_3V3);
     d58:	8e e2       	ldi	r24, 0x2E	; 46
     d5a:	91 e0       	ldi	r25, 0x01	; 1
     d5c:	5d df       	rcall	.-326    	; 0xc18 <ConvertVIData>
	ConvertVIData(&global_5V);
     d5e:	8d e1       	ldi	r24, 0x1D	; 29
     d60:	91 e0       	ldi	r25, 0x01	; 1
     d62:	5a df       	rcall	.-332    	; 0xc18 <ConvertVIData>
	ConvertVIData(&global_HV);
     d64:	8c e0       	ldi	r24, 0x0C	; 12
     d66:	91 e0       	ldi	r25, 0x01	; 1
     d68:	57 cf       	rjmp	.-338    	; 0xc18 <ConvertVIData>
     d6a:	08 95       	ret

00000d6c <InitEEPROMRingBuffer>:
     d6c:	af 92       	push	r10
}

uint8_t GetBMode5V(void)
{
	return((PIN_BMODE_5V & (1<<BMODE_5V))>>BMODE_5V);
}
     d6e:	bf 92       	push	r11
     d70:	cf 92       	push	r12
     d72:	df 92       	push	r13
     d74:	ef 92       	push	r14
     d76:	ff 92       	push	r15
     d78:	0f 93       	push	r16
     d7a:	1f 93       	push	r17
     d7c:	cf 93       	push	r28
     d7e:	df 93       	push	r29
     d80:	0f 2e       	mov	r0, r31
     d82:	fb e7       	ldi	r31, 0x7B	; 123
     d84:	af 2e       	mov	r10, r31
     d86:	f1 e0       	ldi	r31, 0x01	; 1
     d88:	bf 2e       	mov	r11, r31
     d8a:	f0 2d       	mov	r31, r0
     d8c:	f5 01       	movw	r30, r10
     d8e:	11 82       	std	Z+1, r1	; 0x01
     d90:	10 82       	st	Z, r1
     d92:	0f 2e       	mov	r0, r31
     d94:	f7 e7       	ldi	r31, 0x77	; 119
     d96:	cf 2e       	mov	r12, r31
     d98:	f1 e0       	ldi	r31, 0x01	; 1
     d9a:	df 2e       	mov	r13, r31
     d9c:	f0 2d       	mov	r31, r0
     d9e:	84 ef       	ldi	r24, 0xF4	; 244
     da0:	91 e0       	ldi	r25, 0x01	; 1
     da2:	f6 01       	movw	r30, r12
     da4:	91 83       	std	Z+1, r25	; 0x01
     da6:	80 83       	st	Z, r24
     da8:	0f 2e       	mov	r0, r31
     daa:	fb e8       	ldi	r31, 0x8B	; 139
     dac:	ef 2e       	mov	r14, r31
     dae:	f1 e0       	ldi	r31, 0x01	; 1
     db0:	ff 2e       	mov	r15, r31
     db2:	f0 2d       	mov	r31, r0
     db4:	88 ee       	ldi	r24, 0xE8	; 232
     db6:	93 e0       	ldi	r25, 0x03	; 3
     db8:	f7 01       	movw	r30, r14
     dba:	91 83       	std	Z+1, r25	; 0x01
     dbc:	80 83       	st	Z, r24
     dbe:	02 e8       	ldi	r16, 0x82	; 130
     dc0:	11 e0       	ldi	r17, 0x01	; 1
     dc2:	8c ed       	ldi	r24, 0xDC	; 220
     dc4:	95 e0       	ldi	r25, 0x05	; 5
     dc6:	f8 01       	movw	r30, r16
     dc8:	91 83       	std	Z+1, r25	; 0x01
     dca:	80 83       	st	Z, r24
     dcc:	c2 e7       	ldi	r28, 0x72	; 114
     dce:	d1 e0       	ldi	r29, 0x01	; 1
     dd0:	80 ed       	ldi	r24, 0xD0	; 208
     dd2:	97 e0       	ldi	r25, 0x07	; 7
     dd4:	99 83       	std	Y+1, r25	; 0x01
     dd6:	88 83       	st	Y, r24
     dd8:	80 e0       	ldi	r24, 0x00	; 0
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	b3 da       	rcall	.-2714   	; 0x344 <FindCurrentEEPROMAddress>
     dde:	f5 01       	movw	r30, r10
     de0:	93 83       	std	Z+3, r25	; 0x03
     de2:	82 83       	std	Z+2, r24	; 0x02
     de4:	f6 01       	movw	r30, r12
     de6:	80 81       	ld	r24, Z
     de8:	91 81       	ldd	r25, Z+1	; 0x01
     dea:	ac da       	rcall	.-2728   	; 0x344 <FindCurrentEEPROMAddress>
     dec:	f6 01       	movw	r30, r12
     dee:	93 83       	std	Z+3, r25	; 0x03
     df0:	82 83       	std	Z+2, r24	; 0x02
     df2:	f7 01       	movw	r30, r14
     df4:	80 81       	ld	r24, Z
     df6:	91 81       	ldd	r25, Z+1	; 0x01
     df8:	a5 da       	rcall	.-2742   	; 0x344 <FindCurrentEEPROMAddress>
     dfa:	f7 01       	movw	r30, r14
     dfc:	93 83       	std	Z+3, r25	; 0x03
     dfe:	82 83       	std	Z+2, r24	; 0x02
     e00:	f8 01       	movw	r30, r16
     e02:	80 81       	ld	r24, Z
     e04:	91 81       	ldd	r25, Z+1	; 0x01
     e06:	9e da       	rcall	.-2756   	; 0x344 <FindCurrentEEPROMAddress>
     e08:	f8 01       	movw	r30, r16
     e0a:	93 83       	std	Z+3, r25	; 0x03
     e0c:	82 83       	std	Z+2, r24	; 0x02
     e0e:	88 81       	ld	r24, Y
     e10:	99 81       	ldd	r25, Y+1	; 0x01
     e12:	98 da       	rcall	.-2768   	; 0x344 <FindCurrentEEPROMAddress>
     e14:	9b 83       	std	Y+3, r25	; 0x03
     e16:	8a 83       	std	Y+2, r24	; 0x02
     e18:	df 91       	pop	r29
     e1a:	cf 91       	pop	r28
     e1c:	1f 91       	pop	r17
     e1e:	0f 91       	pop	r16
     e20:	ff 90       	pop	r15
     e22:	ef 90       	pop	r14
     e24:	df 90       	pop	r13
     e26:	cf 90       	pop	r12
     e28:	bf 90       	pop	r11
     e2a:	af 90       	pop	r10
     e2c:	08 95       	ret

00000e2e <GetEEStatus1>:
     e2e:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <eeStatus1+0x2>
     e32:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <eeStatus1+0x3>
     e36:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <eeprom_read_byte>
     e3a:	08 95       	ret

00000e3c <GetEEStatus2>:
     e3c:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <eeStatus2+0x2>
     e40:	90 91 7a 01 	lds	r25, 0x017A	; 0x80017a <eeStatus2+0x3>
     e44:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <eeprom_read_byte>
     e48:	08 95       	ret

00000e4a <GetEEStatus3>:
     e4a:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <eeStatus3+0x2>
     e4e:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <eeStatus3+0x3>
     e52:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <eeprom_read_byte>
     e56:	08 95       	ret

00000e58 <GetEEFlags>:
     e58:	80 91 84 01 	lds	r24, 0x0184	; 0x800184 <eeFlags+0x2>
     e5c:	90 91 85 01 	lds	r25, 0x0185	; 0x800185 <eeFlags+0x3>
     e60:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <eeprom_read_byte>
     e64:	08 95       	ret

00000e66 <GetEERebootCount>:
     e66:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <eeRebootCount+0x2>
     e6a:	90 91 75 01 	lds	r25, 0x0175	; 0x800175 <eeRebootCount+0x3>
     e6e:	0c 94 52 10 	jmp	0x20a4	; 0x20a4 <eeprom_read_byte>
     e72:	08 95       	ret

00000e74 <SetEERebootCount>:
     e74:	48 2f       	mov	r20, r24
     e76:	64 e7       	ldi	r22, 0x74	; 116
     e78:	71 e0       	ldi	r23, 0x01	; 1
     e7a:	80 91 72 01 	lds	r24, 0x0172	; 0x800172 <eeRebootCount>
     e7e:	90 91 73 01 	lds	r25, 0x0173	; 0x800173 <eeRebootCount+0x1>
     e82:	92 ca       	rjmp	.-2780   	; 0x3a8 <WriteEEPROMBuffer>
     e84:	08 95       	ret

00000e86 <SetCC1CLFlag>:
     e86:	81 11       	cpse	r24, r1
     e88:	06 c0       	rjmp	.+12     	; 0xe96 <SetCC1CLFlag+0x10>
     e8a:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     e8e:	8f 77       	andi	r24, 0x7F	; 127
     e90:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     e94:	08 95       	ret
     e96:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     e9a:	80 68       	ori	r24, 0x80	; 128
     e9c:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     ea0:	08 95       	ret

00000ea2 <GetCC1CLFlag>:
     ea2:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     ea6:	88 1f       	adc	r24, r24
     ea8:	88 27       	eor	r24, r24
     eaa:	88 1f       	adc	r24, r24
     eac:	08 95       	ret

00000eae <GetCC2CLFlag>:
     eae:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     eb2:	86 fb       	bst	r24, 6
     eb4:	88 27       	eor	r24, r24
     eb6:	80 f9       	bld	r24, 0
     eb8:	08 95       	ret

00000eba <SetTempLowFlag>:
     eba:	81 11       	cpse	r24, r1
     ebc:	06 c0       	rjmp	.+12     	; 0xeca <SetTempLowFlag+0x10>
     ebe:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     ec2:	8f 7e       	andi	r24, 0xEF	; 239
     ec4:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     ec8:	08 95       	ret
     eca:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     ece:	80 61       	ori	r24, 0x10	; 16
     ed0:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     ed4:	08 95       	ret

00000ed6 <SetPowerLowFlag>:
     ed6:	81 11       	cpse	r24, r1
     ed8:	06 c0       	rjmp	.+12     	; 0xee6 <SetPowerLowFlag+0x10>
     eda:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     ede:	8f 7d       	andi	r24, 0xDF	; 223
     ee0:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     ee4:	08 95       	ret
     ee6:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     eea:	80 62       	ori	r24, 0x20	; 32
     eec:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     ef0:	08 95       	ret

00000ef2 <SetMode>:
     ef2:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <FlagRegister>
     ef6:	98 7f       	andi	r25, 0xF8	; 248
     ef8:	89 2b       	or	r24, r25
     efa:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
     efe:	08 95       	ret

00000f00 <GetMode>:
     f00:	80 91 8a 01 	lds	r24, 0x018A	; 0x80018a <FlagRegister>
     f04:	87 70       	andi	r24, 0x07	; 7
     f06:	08 95       	ret

00000f08 <Set3V3A>:
     f08:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
     f0c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
     f10:	48 2f       	mov	r20, r24
     f12:	50 e0       	ldi	r21, 0x00	; 0
     f14:	83 2f       	mov	r24, r19
     f16:	90 e0       	ldi	r25, 0x00	; 0
     f18:	80 95       	com	r24
     f1a:	90 95       	com	r25
     f1c:	84 23       	and	r24, r20
     f1e:	95 23       	and	r25, r21
     f20:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
     f24:	23 23       	and	r18, r19
     f26:	82 2b       	or	r24, r18
     f28:	87 fd       	sbrc	r24, 7
     f2a:	02 c0       	rjmp	.+4      	; 0xf30 <Set3V3A+0x28>
     f2c:	97 98       	cbi	0x12, 7	; 18
     f2e:	08 95       	ret
     f30:	97 9a       	sbi	0x12, 7	; 18
     f32:	08 95       	ret

00000f34 <Set3V3B>:
     f34:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
     f38:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
     f3c:	48 2f       	mov	r20, r24
     f3e:	50 e0       	ldi	r21, 0x00	; 0
     f40:	83 2f       	mov	r24, r19
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	80 95       	com	r24
     f46:	90 95       	com	r25
     f48:	84 23       	and	r24, r20
     f4a:	95 23       	and	r25, r21
     f4c:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
     f50:	23 23       	and	r18, r19
     f52:	82 2b       	or	r24, r18
     f54:	86 fd       	sbrc	r24, 6
     f56:	06 c0       	rjmp	.+12     	; 0xf64 <Set3V3B+0x30>
     f58:	e5 e6       	ldi	r30, 0x65	; 101
     f5a:	f0 e0       	ldi	r31, 0x00	; 0
     f5c:	80 81       	ld	r24, Z
     f5e:	8e 7f       	andi	r24, 0xFE	; 254
     f60:	80 83       	st	Z, r24
     f62:	08 95       	ret
     f64:	e5 e6       	ldi	r30, 0x65	; 101
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	81 60       	ori	r24, 0x01	; 1
     f6c:	80 83       	st	Z, r24
     f6e:	08 95       	ret

00000f70 <Set3V3D>:
     f70:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
     f74:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
     f78:	48 2f       	mov	r20, r24
     f7a:	50 e0       	ldi	r21, 0x00	; 0
     f7c:	83 2f       	mov	r24, r19
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	80 95       	com	r24
     f82:	90 95       	com	r25
     f84:	84 23       	and	r24, r20
     f86:	95 23       	and	r25, r21
     f88:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
     f8c:	23 23       	and	r18, r19
     f8e:	82 2b       	or	r24, r18
     f90:	85 fd       	sbrc	r24, 5
     f92:	06 c0       	rjmp	.+12     	; 0xfa0 <Set3V3D+0x30>
     f94:	e2 e6       	ldi	r30, 0x62	; 98
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	8e 7f       	andi	r24, 0xFE	; 254
     f9c:	80 83       	st	Z, r24
     f9e:	08 95       	ret
     fa0:	e2 e6       	ldi	r30, 0x62	; 98
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	81 60       	ori	r24, 0x01	; 1
     fa8:	80 83       	st	Z, r24
     faa:	08 95       	ret

00000fac <Set3V3Backup>:
     fac:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
     fb0:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
     fb4:	48 2f       	mov	r20, r24
     fb6:	50 e0       	ldi	r21, 0x00	; 0
     fb8:	83 2f       	mov	r24, r19
     fba:	90 e0       	ldi	r25, 0x00	; 0
     fbc:	80 95       	com	r24
     fbe:	90 95       	com	r25
     fc0:	84 23       	and	r24, r20
     fc2:	95 23       	and	r25, r21
     fc4:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
     fc8:	23 23       	and	r18, r19
     fca:	82 2b       	or	r24, r18
     fcc:	84 fd       	sbrc	r24, 4
     fce:	02 c0       	rjmp	.+4      	; 0xfd4 <Set3V3Backup+0x28>
     fd0:	1a 98       	cbi	0x03, 2	; 3
     fd2:	08 95       	ret
     fd4:	1a 9a       	sbi	0x03, 2	; 3
     fd6:	08 95       	ret

00000fd8 <Set5VA>:
     fd8:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
     fdc:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
     fe0:	48 2f       	mov	r20, r24
     fe2:	50 e0       	ldi	r21, 0x00	; 0
     fe4:	83 2f       	mov	r24, r19
     fe6:	90 e0       	ldi	r25, 0x00	; 0
     fe8:	80 95       	com	r24
     fea:	90 95       	com	r25
     fec:	84 23       	and	r24, r20
     fee:	95 23       	and	r25, r21
     ff0:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
     ff4:	23 23       	and	r18, r19
     ff6:	82 2b       	or	r24, r18
     ff8:	83 fd       	sbrc	r24, 3
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <Set5VA+0x28>
     ffc:	c3 98       	cbi	0x18, 3	; 24
     ffe:	08 95       	ret
    1000:	c3 9a       	sbi	0x18, 3	; 24
    1002:	08 95       	ret

00001004 <Set5VB>:
    1004:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
    1008:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    100c:	48 2f       	mov	r20, r24
    100e:	50 e0       	ldi	r21, 0x00	; 0
    1010:	83 2f       	mov	r24, r19
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	80 95       	com	r24
    1016:	90 95       	com	r25
    1018:	84 23       	and	r24, r20
    101a:	95 23       	and	r25, r21
    101c:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
    1020:	23 23       	and	r18, r19
    1022:	82 2b       	or	r24, r18
    1024:	82 fd       	sbrc	r24, 2
    1026:	02 c0       	rjmp	.+4      	; 0x102c <Set5VB+0x28>
    1028:	c2 98       	cbi	0x18, 2	; 24
    102a:	08 95       	ret
    102c:	c2 9a       	sbi	0x18, 2	; 24
    102e:	08 95       	ret

00001030 <Set5VC>:
    1030:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
    1034:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1038:	48 2f       	mov	r20, r24
    103a:	50 e0       	ldi	r21, 0x00	; 0
    103c:	83 2f       	mov	r24, r19
    103e:	90 e0       	ldi	r25, 0x00	; 0
    1040:	80 95       	com	r24
    1042:	90 95       	com	r25
    1044:	84 23       	and	r24, r20
    1046:	95 23       	and	r25, r21
    1048:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
    104c:	23 23       	and	r18, r19
    104e:	82 2b       	or	r24, r18
    1050:	81 fd       	sbrc	r24, 1
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <Set5VC+0x28>
    1054:	da 98       	cbi	0x1b, 2	; 27
    1056:	08 95       	ret
    1058:	da 9a       	sbi	0x1b, 2	; 27
    105a:	08 95       	ret

0000105c <Set5VD>:
    105c:	30 91 87 01 	lds	r19, 0x0187	; 0x800187 <FOVR1>
    1060:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1064:	48 2f       	mov	r20, r24
    1066:	50 e0       	ldi	r21, 0x00	; 0
    1068:	83 2f       	mov	r24, r19
    106a:	90 e0       	ldi	r25, 0x00	; 0
    106c:	80 95       	com	r24
    106e:	90 95       	com	r25
    1070:	84 23       	and	r24, r20
    1072:	95 23       	and	r25, r21
    1074:	20 91 86 01 	lds	r18, 0x0186	; 0x800186 <OVR1>
    1078:	23 23       	and	r18, r19
    107a:	82 2b       	or	r24, r18
    107c:	80 fd       	sbrc	r24, 0
    107e:	02 c0       	rjmp	.+4      	; 0x1084 <Set5VD+0x28>
    1080:	c4 98       	cbi	0x18, 4	; 24
    1082:	08 95       	ret
    1084:	c4 9a       	sbi	0x18, 4	; 24
    1086:	08 95       	ret

00001088 <Get3V3Backup>:
    1088:	81 b1       	in	r24, 0x01	; 1
    108a:	82 fb       	bst	r24, 2
    108c:	88 27       	eor	r24, r24
    108e:	80 f9       	bld	r24, 0
    1090:	08 95       	ret

00001092 <Get5VA>:
    1092:	86 b3       	in	r24, 0x16	; 22
    1094:	83 fb       	bst	r24, 3
    1096:	88 27       	eor	r24, r24
    1098:	80 f9       	bld	r24, 0
    109a:	08 95       	ret

0000109c <Get5VB>:
    109c:	86 b3       	in	r24, 0x16	; 22
    109e:	82 fb       	bst	r24, 2
    10a0:	88 27       	eor	r24, r24
    10a2:	80 f9       	bld	r24, 0
    10a4:	08 95       	ret

000010a6 <Get5VC>:
    10a6:	89 b3       	in	r24, 0x19	; 25
    10a8:	82 fb       	bst	r24, 2
    10aa:	88 27       	eor	r24, r24
    10ac:	80 f9       	bld	r24, 0
    10ae:	08 95       	ret

000010b0 <Get5VD>:
    10b0:	86 b3       	in	r24, 0x16	; 22
    10b2:	82 95       	swap	r24
    10b4:	81 70       	andi	r24, 0x01	; 1
    10b6:	08 95       	ret

000010b8 <SetFET11>:
    10b8:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    10bc:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    10c0:	48 2f       	mov	r20, r24
    10c2:	50 e0       	ldi	r21, 0x00	; 0
    10c4:	83 2f       	mov	r24, r19
    10c6:	90 e0       	ldi	r25, 0x00	; 0
    10c8:	80 95       	com	r24
    10ca:	90 95       	com	r25
    10cc:	84 23       	and	r24, r20
    10ce:	95 23       	and	r25, r21
    10d0:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    10d4:	23 23       	and	r18, r19
    10d6:	82 2b       	or	r24, r18
    10d8:	87 fd       	sbrc	r24, 7
    10da:	02 c0       	rjmp	.+4      	; 0x10e0 <SetFET11+0x28>
    10dc:	af 98       	cbi	0x15, 7	; 21
    10de:	08 95       	ret
    10e0:	af 9a       	sbi	0x15, 7	; 21
    10e2:	08 95       	ret

000010e4 <SetFET12>:
    10e4:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    10e8:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    10ec:	48 2f       	mov	r20, r24
    10ee:	50 e0       	ldi	r21, 0x00	; 0
    10f0:	83 2f       	mov	r24, r19
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	80 95       	com	r24
    10f6:	90 95       	com	r25
    10f8:	84 23       	and	r24, r20
    10fa:	95 23       	and	r25, r21
    10fc:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    1100:	23 23       	and	r18, r19
    1102:	82 2b       	or	r24, r18
    1104:	86 fd       	sbrc	r24, 6
    1106:	06 c0       	rjmp	.+12     	; 0x1114 <__stack+0x15>
    1108:	e5 e6       	ldi	r30, 0x65	; 101
    110a:	f0 e0       	ldi	r31, 0x00	; 0
    110c:	80 81       	ld	r24, Z
    110e:	8b 7f       	andi	r24, 0xFB	; 251
    1110:	80 83       	st	Z, r24
    1112:	08 95       	ret
    1114:	e5 e6       	ldi	r30, 0x65	; 101
    1116:	f0 e0       	ldi	r31, 0x00	; 0
    1118:	80 81       	ld	r24, Z
    111a:	84 60       	ori	r24, 0x04	; 4
    111c:	80 83       	st	Z, r24
    111e:	08 95       	ret

00001120 <ConnectBat1>:
    1120:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1124:	80 6c       	ori	r24, 0xC0	; 192
    1126:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    112a:	c6 df       	rcall	.-116    	; 0x10b8 <SetFET11>
    112c:	db cf       	rjmp	.-74     	; 0x10e4 <SetFET12>
    112e:	08 95       	ret

00001130 <DisconnectBat1>:
    1130:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1134:	8f 73       	andi	r24, 0x3F	; 63
    1136:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    113a:	be df       	rcall	.-132    	; 0x10b8 <SetFET11>
    113c:	d3 cf       	rjmp	.-90     	; 0x10e4 <SetFET12>
    113e:	08 95       	ret

00001140 <SetFET21>:
    1140:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    1144:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1148:	48 2f       	mov	r20, r24
    114a:	50 e0       	ldi	r21, 0x00	; 0
    114c:	83 2f       	mov	r24, r19
    114e:	90 e0       	ldi	r25, 0x00	; 0
    1150:	80 95       	com	r24
    1152:	90 95       	com	r25
    1154:	84 23       	and	r24, r20
    1156:	95 23       	and	r25, r21
    1158:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    115c:	23 23       	and	r18, r19
    115e:	82 2b       	or	r24, r18
    1160:	85 fd       	sbrc	r24, 5
    1162:	02 c0       	rjmp	.+4      	; 0x1168 <SetFET21+0x28>
    1164:	df 98       	cbi	0x1b, 7	; 27
    1166:	08 95       	ret
    1168:	df 9a       	sbi	0x1b, 7	; 27
    116a:	08 95       	ret

0000116c <SetFET22>:
    116c:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    1170:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1174:	48 2f       	mov	r20, r24
    1176:	50 e0       	ldi	r21, 0x00	; 0
    1178:	83 2f       	mov	r24, r19
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	80 95       	com	r24
    117e:	90 95       	com	r25
    1180:	84 23       	and	r24, r20
    1182:	95 23       	and	r25, r21
    1184:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    1188:	23 23       	and	r18, r19
    118a:	82 2b       	or	r24, r18
    118c:	84 fd       	sbrc	r24, 4
    118e:	02 c0       	rjmp	.+4      	; 0x1194 <SetFET22+0x28>
    1190:	de 98       	cbi	0x1b, 6	; 27
    1192:	08 95       	ret
    1194:	de 9a       	sbi	0x1b, 6	; 27
    1196:	08 95       	ret

00001198 <ConnectBat2>:
    1198:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    119c:	80 63       	ori	r24, 0x30	; 48
    119e:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    11a2:	ce df       	rcall	.-100    	; 0x1140 <SetFET21>
    11a4:	e3 cf       	rjmp	.-58     	; 0x116c <SetFET22>
    11a6:	08 95       	ret

000011a8 <DisconnectBat2>:
    11a8:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    11ac:	8f 7c       	andi	r24, 0xCF	; 207
    11ae:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    11b2:	c6 df       	rcall	.-116    	; 0x1140 <SetFET21>
    11b4:	db cf       	rjmp	.-74     	; 0x116c <SetFET22>
    11b6:	08 95       	ret

000011b8 <SetFET31>:
    11b8:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    11bc:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    11c0:	48 2f       	mov	r20, r24
    11c2:	50 e0       	ldi	r21, 0x00	; 0
    11c4:	83 2f       	mov	r24, r19
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	80 95       	com	r24
    11ca:	90 95       	com	r25
    11cc:	84 23       	and	r24, r20
    11ce:	95 23       	and	r25, r21
    11d0:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    11d4:	23 23       	and	r18, r19
    11d6:	82 2b       	or	r24, r18
    11d8:	83 fd       	sbrc	r24, 3
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <SetFET31+0x28>
    11dc:	a8 98       	cbi	0x15, 0	; 21
    11de:	08 95       	ret
    11e0:	a8 9a       	sbi	0x15, 0	; 21
    11e2:	08 95       	ret

000011e4 <SetFET32>:
    11e4:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    11e8:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    11ec:	48 2f       	mov	r20, r24
    11ee:	50 e0       	ldi	r21, 0x00	; 0
    11f0:	83 2f       	mov	r24, r19
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	80 95       	com	r24
    11f6:	90 95       	com	r25
    11f8:	84 23       	and	r24, r20
    11fa:	95 23       	and	r25, r21
    11fc:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    1200:	23 23       	and	r18, r19
    1202:	82 2b       	or	r24, r18
    1204:	82 fd       	sbrc	r24, 2
    1206:	06 c0       	rjmp	.+12     	; 0x1214 <SetFET32+0x30>
    1208:	e5 e6       	ldi	r30, 0x65	; 101
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	8d 7f       	andi	r24, 0xFD	; 253
    1210:	80 83       	st	Z, r24
    1212:	08 95       	ret
    1214:	e5 e6       	ldi	r30, 0x65	; 101
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	82 60       	ori	r24, 0x02	; 2
    121c:	80 83       	st	Z, r24
    121e:	08 95       	ret

00001220 <SetFET41>:
    1220:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    1224:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1228:	48 2f       	mov	r20, r24
    122a:	50 e0       	ldi	r21, 0x00	; 0
    122c:	83 2f       	mov	r24, r19
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	80 95       	com	r24
    1232:	90 95       	com	r25
    1234:	84 23       	and	r24, r20
    1236:	95 23       	and	r25, r21
    1238:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    123c:	23 23       	and	r18, r19
    123e:	82 2b       	or	r24, r18
    1240:	81 fd       	sbrc	r24, 1
    1242:	06 c0       	rjmp	.+12     	; 0x1250 <SetFET41+0x30>
    1244:	e5 e6       	ldi	r30, 0x65	; 101
    1246:	f0 e0       	ldi	r31, 0x00	; 0
    1248:	80 81       	ld	r24, Z
    124a:	87 7f       	andi	r24, 0xF7	; 247
    124c:	80 83       	st	Z, r24
    124e:	08 95       	ret
    1250:	e5 e6       	ldi	r30, 0x65	; 101
    1252:	f0 e0       	ldi	r31, 0x00	; 0
    1254:	80 81       	ld	r24, Z
    1256:	88 60       	ori	r24, 0x08	; 8
    1258:	80 83       	st	Z, r24
    125a:	08 95       	ret

0000125c <SetFET42>:
    125c:	30 91 76 01 	lds	r19, 0x0176	; 0x800176 <FOVR2>
    1260:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1264:	48 2f       	mov	r20, r24
    1266:	50 e0       	ldi	r21, 0x00	; 0
    1268:	83 2f       	mov	r24, r19
    126a:	90 e0       	ldi	r25, 0x00	; 0
    126c:	80 95       	com	r24
    126e:	90 95       	com	r25
    1270:	84 23       	and	r24, r20
    1272:	95 23       	and	r25, r21
    1274:	20 91 80 01 	lds	r18, 0x0180	; 0x800180 <OVR2>
    1278:	23 23       	and	r18, r19
    127a:	82 2b       	or	r24, r18
    127c:	80 fd       	sbrc	r24, 0
    127e:	02 c0       	rjmp	.+4      	; 0x1284 <SetFET42+0x28>
    1280:	c7 98       	cbi	0x18, 7	; 24
    1282:	08 95       	ret
    1284:	c7 9a       	sbi	0x18, 7	; 24
    1286:	08 95       	ret

00001288 <SwitchHV>:
    1288:	81 11       	cpse	r24, r1
    128a:	06 c0       	rjmp	.+12     	; 0x1298 <SwitchHV+0x10>
    128c:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1290:	8c 7f       	andi	r24, 0xFC	; 252
    1292:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    1296:	05 c0       	rjmp	.+10     	; 0x12a2 <SwitchHV+0x1a>
    1298:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    129c:	83 60       	ori	r24, 0x03	; 3
    129e:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    12a2:	be df       	rcall	.-132    	; 0x1220 <SetFET41>
    12a4:	db cf       	rjmp	.-74     	; 0x125c <SetFET42>
    12a6:	08 95       	ret

000012a8 <GetFET12>:
    12a8:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7e0063>
    12ac:	82 fb       	bst	r24, 2
    12ae:	88 27       	eor	r24, r24
    12b0:	80 f9       	bld	r24, 0
    12b2:	08 95       	ret

000012b4 <GetFET22>:
    12b4:	89 b3       	in	r24, 0x19	; 25
    12b6:	86 fb       	bst	r24, 6
    12b8:	88 27       	eor	r24, r24
    12ba:	80 f9       	bld	r24, 0
    12bc:	08 95       	ret

000012be <GetFET32>:
    12be:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7e0063>
    12c2:	86 95       	lsr	r24
    12c4:	81 70       	andi	r24, 0x01	; 1
    12c6:	08 95       	ret

000012c8 <GetFET41>:
    12c8:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7e0063>
    12cc:	83 fb       	bst	r24, 3
    12ce:	88 27       	eor	r24, r24
    12d0:	80 f9       	bld	r24, 0
    12d2:	08 95       	ret

000012d4 <SetFET51>:
    12d4:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    12d8:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    12dc:	48 2f       	mov	r20, r24
    12de:	50 e0       	ldi	r21, 0x00	; 0
    12e0:	83 2f       	mov	r24, r19
    12e2:	90 e0       	ldi	r25, 0x00	; 0
    12e4:	80 95       	com	r24
    12e6:	90 95       	com	r25
    12e8:	84 23       	and	r24, r20
    12ea:	95 23       	and	r25, r21
    12ec:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    12f0:	23 23       	and	r18, r19
    12f2:	82 2b       	or	r24, r18
    12f4:	87 fd       	sbrc	r24, 7
    12f6:	02 c0       	rjmp	.+4      	; 0x12fc <SetFET51+0x28>
    12f8:	94 98       	cbi	0x12, 4	; 18
    12fa:	08 95       	ret
    12fc:	94 9a       	sbi	0x12, 4	; 18
    12fe:	08 95       	ret

00001300 <SetFET52>:
    1300:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    1304:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1308:	48 2f       	mov	r20, r24
    130a:	50 e0       	ldi	r21, 0x00	; 0
    130c:	83 2f       	mov	r24, r19
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	80 95       	com	r24
    1312:	90 95       	com	r25
    1314:	84 23       	and	r24, r20
    1316:	95 23       	and	r25, r21
    1318:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    131c:	23 23       	and	r18, r19
    131e:	82 2b       	or	r24, r18
    1320:	86 fd       	sbrc	r24, 6
    1322:	02 c0       	rjmp	.+4      	; 0x1328 <SetFET52+0x28>
    1324:	95 98       	cbi	0x12, 5	; 18
    1326:	08 95       	ret
    1328:	95 9a       	sbi	0x12, 5	; 18
    132a:	08 95       	ret

0000132c <SetHeater1>:
    132c:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    1330:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1334:	48 2f       	mov	r20, r24
    1336:	50 e0       	ldi	r21, 0x00	; 0
    1338:	83 2f       	mov	r24, r19
    133a:	90 e0       	ldi	r25, 0x00	; 0
    133c:	80 95       	com	r24
    133e:	90 95       	com	r25
    1340:	84 23       	and	r24, r20
    1342:	95 23       	and	r25, r21
    1344:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    1348:	23 23       	and	r18, r19
    134a:	82 2b       	or	r24, r18
    134c:	85 fd       	sbrc	r24, 5
    134e:	02 c0       	rjmp	.+4      	; 0x1354 <SetHeater1+0x28>
    1350:	c5 98       	cbi	0x18, 5	; 24
    1352:	08 95       	ret
    1354:	c5 9a       	sbi	0x18, 5	; 24
    1356:	08 95       	ret

00001358 <SetHeater2>:
    1358:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    135c:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1360:	48 2f       	mov	r20, r24
    1362:	50 e0       	ldi	r21, 0x00	; 0
    1364:	83 2f       	mov	r24, r19
    1366:	90 e0       	ldi	r25, 0x00	; 0
    1368:	80 95       	com	r24
    136a:	90 95       	com	r25
    136c:	84 23       	and	r24, r20
    136e:	95 23       	and	r25, r21
    1370:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    1374:	23 23       	and	r18, r19
    1376:	82 2b       	or	r24, r18
    1378:	84 fd       	sbrc	r24, 4
    137a:	06 c0       	rjmp	.+12     	; 0x1388 <SetHeater2+0x30>
    137c:	e2 e6       	ldi	r30, 0x62	; 98
    137e:	f0 e0       	ldi	r31, 0x00	; 0
    1380:	80 81       	ld	r24, Z
    1382:	87 7f       	andi	r24, 0xF7	; 247
    1384:	80 83       	st	Z, r24
    1386:	08 95       	ret
    1388:	e2 e6       	ldi	r30, 0x62	; 98
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	88 60       	ori	r24, 0x08	; 8
    1390:	80 83       	st	Z, r24
    1392:	08 95       	ret

00001394 <Set3V3>:
    1394:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    1398:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    139c:	48 2f       	mov	r20, r24
    139e:	50 e0       	ldi	r21, 0x00	; 0
    13a0:	83 2f       	mov	r24, r19
    13a2:	90 e0       	ldi	r25, 0x00	; 0
    13a4:	80 95       	com	r24
    13a6:	90 95       	com	r25
    13a8:	84 23       	and	r24, r20
    13aa:	95 23       	and	r25, r21
    13ac:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    13b0:	23 23       	and	r18, r19
    13b2:	82 2b       	or	r24, r18
    13b4:	83 fd       	sbrc	r24, 3
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <Set3V3+0x28>
    13b8:	a9 98       	cbi	0x15, 1	; 21
    13ba:	08 95       	ret
    13bc:	a9 9a       	sbi	0x15, 1	; 21
    13be:	08 95       	ret

000013c0 <Switch3V3>:
    13c0:	cf 93       	push	r28
    13c2:	c8 2f       	mov	r28, r24
    13c4:	87 7f       	andi	r24, 0xF7	; 247
    13c6:	89 f4       	brne	.+34     	; 0x13ea <Switch3V3+0x2a>
    13c8:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    13cc:	8f 71       	andi	r24, 0x1F	; 31
    13ce:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    13d2:	9a dd       	rcall	.-1228   	; 0xf08 <Set3V3A>
    13d4:	af dd       	rcall	.-1186   	; 0xf34 <Set3V3B>
    13d6:	cc dd       	rcall	.-1128   	; 0xf70 <Set3V3D>
    13d8:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    13dc:	87 73       	andi	r24, 0x37	; 55
    13de:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
    13e2:	d8 df       	rcall	.-80     	; 0x1394 <Set3V3>
    13e4:	77 df       	rcall	.-274    	; 0x12d4 <SetFET51>
    13e6:	8c df       	rcall	.-232    	; 0x1300 <SetFET52>
    13e8:	43 c0       	rjmp	.+134    	; 0x1470 <Switch3V3+0xb0>
    13ea:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    13ee:	80 6c       	ori	r24, 0xC0	; 192
    13f0:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
    13f4:	6f df       	rcall	.-290    	; 0x12d4 <SetFET51>
    13f6:	84 df       	rcall	.-248    	; 0x1300 <SetFET52>
    13f8:	83 ec       	ldi	r24, 0xC3	; 195
    13fa:	99 e0       	ldi	r25, 0x09	; 9
    13fc:	01 97       	sbiw	r24, 0x01	; 1
    13fe:	f1 f7       	brne	.-4      	; 0x13fc <Switch3V3+0x3c>
    1400:	00 c0       	rjmp	.+0      	; 0x1402 <Switch3V3+0x42>
    1402:	00 00       	nop
    1404:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1408:	88 60       	ori	r24, 0x08	; 8
    140a:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
    140e:	c2 df       	rcall	.-124    	; 0x1394 <Set3V3>
    1410:	83 ec       	ldi	r24, 0xC3	; 195
    1412:	99 e0       	ldi	r25, 0x09	; 9
    1414:	01 97       	sbiw	r24, 0x01	; 1
    1416:	f1 f7       	brne	.-4      	; 0x1414 <Switch3V3+0x54>
    1418:	00 c0       	rjmp	.+0      	; 0x141a <Switch3V3+0x5a>
    141a:	00 00       	nop
    141c:	c1 fd       	sbrc	r28, 1
    141e:	06 c0       	rjmp	.+12     	; 0x142c <Switch3V3+0x6c>
    1420:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1424:	8f 77       	andi	r24, 0x7F	; 127
    1426:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    142a:	05 c0       	rjmp	.+10     	; 0x1436 <Switch3V3+0x76>
    142c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1430:	80 68       	ori	r24, 0x80	; 128
    1432:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1436:	68 dd       	rcall	.-1328   	; 0xf08 <Set3V3A>
    1438:	c2 fd       	sbrc	r28, 2
    143a:	06 c0       	rjmp	.+12     	; 0x1448 <Switch3V3+0x88>
    143c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1440:	8f 7b       	andi	r24, 0xBF	; 191
    1442:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1446:	05 c0       	rjmp	.+10     	; 0x1452 <Switch3V3+0x92>
    1448:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    144c:	80 64       	ori	r24, 0x40	; 64
    144e:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1452:	70 dd       	rcall	.-1312   	; 0xf34 <Set3V3B>
    1454:	c4 fd       	sbrc	r28, 4
    1456:	06 c0       	rjmp	.+12     	; 0x1464 <Switch3V3+0xa4>
    1458:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    145c:	8f 7d       	andi	r24, 0xDF	; 223
    145e:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1462:	05 c0       	rjmp	.+10     	; 0x146e <Switch3V3+0xae>
    1464:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1468:	80 62       	ori	r24, 0x20	; 32
    146a:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    146e:	80 dd       	rcall	.-1280   	; 0xf70 <Set3V3D>
    1470:	c3 fd       	sbrc	r28, 3
    1472:	06 c0       	rjmp	.+12     	; 0x1480 <Switch3V3+0xc0>
    1474:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1478:	8f 7e       	andi	r24, 0xEF	; 239
    147a:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    147e:	05 c0       	rjmp	.+10     	; 0x148a <Switch3V3+0xca>
    1480:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1484:	80 61       	ori	r24, 0x10	; 16
    1486:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    148a:	90 dd       	rcall	.-1248   	; 0xfac <Set3V3Backup>
    148c:	cf 91       	pop	r28
    148e:	08 95       	ret

00001490 <SetBMode3V3>:
    1490:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    1494:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1498:	48 2f       	mov	r20, r24
    149a:	50 e0       	ldi	r21, 0x00	; 0
    149c:	83 2f       	mov	r24, r19
    149e:	90 e0       	ldi	r25, 0x00	; 0
    14a0:	80 95       	com	r24
    14a2:	90 95       	com	r25
    14a4:	84 23       	and	r24, r20
    14a6:	95 23       	and	r25, r21
    14a8:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    14ac:	23 23       	and	r18, r19
    14ae:	82 2b       	or	r24, r18
    14b0:	82 fd       	sbrc	r24, 2
    14b2:	02 c0       	rjmp	.+4      	; 0x14b8 <SetBMode3V3+0x28>
    14b4:	aa 98       	cbi	0x15, 2	; 21
    14b6:	08 95       	ret
    14b8:	aa 9a       	sbi	0x15, 2	; 21
    14ba:	08 95       	ret

000014bc <Set5V>:
    14bc:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    14c0:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    14c4:	48 2f       	mov	r20, r24
    14c6:	50 e0       	ldi	r21, 0x00	; 0
    14c8:	83 2f       	mov	r24, r19
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	80 95       	com	r24
    14ce:	90 95       	com	r25
    14d0:	84 23       	and	r24, r20
    14d2:	95 23       	and	r25, r21
    14d4:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    14d8:	23 23       	and	r18, r19
    14da:	82 2b       	or	r24, r18
    14dc:	81 fd       	sbrc	r24, 1
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <Set5V+0x28>
    14e0:	96 98       	cbi	0x12, 6	; 18
    14e2:	08 95       	ret
    14e4:	96 9a       	sbi	0x12, 6	; 18
    14e6:	08 95       	ret

000014e8 <Switch5V>:
    14e8:	cf 93       	push	r28
    14ea:	c8 2f       	mov	r28, r24
    14ec:	81 11       	cpse	r24, r1
    14ee:	17 c0       	rjmp	.+46     	; 0x151e <Switch5V+0x36>
    14f0:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    14f4:	80 7f       	andi	r24, 0xF0	; 240
    14f6:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    14fa:	6e dd       	rcall	.-1316   	; 0xfd8 <Set5VA>
    14fc:	83 dd       	rcall	.-1274   	; 0x1004 <Set5VB>
    14fe:	98 dd       	rcall	.-1232   	; 0x1030 <Set5VC>
    1500:	ad dd       	rcall	.-1190   	; 0x105c <Set5VD>
    1502:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    1506:	8d 7f       	andi	r24, 0xFD	; 253
    1508:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
    150c:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1510:	83 7f       	andi	r24, 0xF3	; 243
    1512:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    1516:	d2 df       	rcall	.-92     	; 0x14bc <Set5V>
    1518:	4f de       	rcall	.-866    	; 0x11b8 <SetFET31>
    151a:	64 de       	rcall	.-824    	; 0x11e4 <SetFET32>
    151c:	51 c0       	rjmp	.+162    	; 0x15c0 <Switch5V+0xd8>
    151e:	80 91 88 01 	lds	r24, 0x0188	; 0x800188 <OSR2>
    1522:	8c 60       	ori	r24, 0x0C	; 12
    1524:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
    1528:	47 de       	rcall	.-882    	; 0x11b8 <SetFET31>
    152a:	5c de       	rcall	.-840    	; 0x11e4 <SetFET32>
    152c:	83 ec       	ldi	r24, 0xC3	; 195
    152e:	99 e0       	ldi	r25, 0x09	; 9
    1530:	01 97       	sbiw	r24, 0x01	; 1
    1532:	f1 f7       	brne	.-4      	; 0x1530 <Switch5V+0x48>
    1534:	00 c0       	rjmp	.+0      	; 0x1536 <Switch5V+0x4e>
    1536:	00 00       	nop
    1538:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    153c:	82 60       	ori	r24, 0x02	; 2
    153e:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
    1542:	bc df       	rcall	.-136    	; 0x14bc <Set5V>
    1544:	83 ec       	ldi	r24, 0xC3	; 195
    1546:	99 e0       	ldi	r25, 0x09	; 9
    1548:	01 97       	sbiw	r24, 0x01	; 1
    154a:	f1 f7       	brne	.-4      	; 0x1548 <Switch5V+0x60>
    154c:	00 c0       	rjmp	.+0      	; 0x154e <Switch5V+0x66>
    154e:	00 00       	nop
    1550:	c1 fd       	sbrc	r28, 1
    1552:	06 c0       	rjmp	.+12     	; 0x1560 <Switch5V+0x78>
    1554:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1558:	87 7f       	andi	r24, 0xF7	; 247
    155a:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    155e:	05 c0       	rjmp	.+10     	; 0x156a <Switch5V+0x82>
    1560:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1564:	88 60       	ori	r24, 0x08	; 8
    1566:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    156a:	36 dd       	rcall	.-1428   	; 0xfd8 <Set5VA>
    156c:	c2 fd       	sbrc	r28, 2
    156e:	06 c0       	rjmp	.+12     	; 0x157c <Switch5V+0x94>
    1570:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1574:	8b 7f       	andi	r24, 0xFB	; 251
    1576:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    157a:	05 c0       	rjmp	.+10     	; 0x1586 <Switch5V+0x9e>
    157c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1580:	84 60       	ori	r24, 0x04	; 4
    1582:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1586:	3e dd       	rcall	.-1412   	; 0x1004 <Set5VB>
    1588:	c3 fd       	sbrc	r28, 3
    158a:	06 c0       	rjmp	.+12     	; 0x1598 <Switch5V+0xb0>
    158c:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    1590:	8d 7f       	andi	r24, 0xFD	; 253
    1592:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    1596:	05 c0       	rjmp	.+10     	; 0x15a2 <Switch5V+0xba>
    1598:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    159c:	82 60       	ori	r24, 0x02	; 2
    159e:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    15a2:	46 dd       	rcall	.-1396   	; 0x1030 <Set5VC>
    15a4:	c4 fd       	sbrc	r28, 4
    15a6:	06 c0       	rjmp	.+12     	; 0x15b4 <Switch5V+0xcc>
    15a8:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    15ac:	8e 7f       	andi	r24, 0xFE	; 254
    15ae:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    15b2:	05 c0       	rjmp	.+10     	; 0x15be <Switch5V+0xd6>
    15b4:	80 91 7f 01 	lds	r24, 0x017F	; 0x80017f <OSR1>
    15b8:	81 60       	ori	r24, 0x01	; 1
    15ba:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
    15be:	4e dd       	rcall	.-1380   	; 0x105c <Set5VD>
    15c0:	cf 91       	pop	r28
    15c2:	08 95       	ret

000015c4 <SetBMode5V>:
    15c4:	30 91 81 01 	lds	r19, 0x0181	; 0x800181 <FOVR3>
    15c8:	80 91 8f 01 	lds	r24, 0x018F	; 0x80018f <OSR3>
    15cc:	48 2f       	mov	r20, r24
    15ce:	50 e0       	ldi	r21, 0x00	; 0
    15d0:	83 2f       	mov	r24, r19
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	80 95       	com	r24
    15d6:	90 95       	com	r25
    15d8:	84 23       	and	r24, r20
    15da:	95 23       	and	r25, r21
    15dc:	20 91 89 01 	lds	r18, 0x0189	; 0x800189 <OVR3>
    15e0:	23 23       	and	r18, r19
    15e2:	82 2b       	or	r24, r18
    15e4:	80 fd       	sbrc	r24, 0
    15e6:	02 c0       	rjmp	.+4      	; 0x15ec <SetBMode5V+0x28>
    15e8:	c0 98       	cbi	0x18, 0	; 24
    15ea:	08 95       	ret
    15ec:	c0 9a       	sbi	0x18, 0	; 24
    15ee:	08 95       	ret

000015f0 <GetFET51>:
    15f0:	80 b3       	in	r24, 0x10	; 16
    15f2:	82 95       	swap	r24
    15f4:	81 70       	andi	r24, 0x01	; 1
    15f6:	08 95       	ret

000015f8 <GetFET52>:
    15f8:	80 b3       	in	r24, 0x10	; 16
    15fa:	85 fb       	bst	r24, 5
    15fc:	88 27       	eor	r24, r24
    15fe:	80 f9       	bld	r24, 0
    1600:	08 95       	ret

00001602 <GetHeater1>:
    1602:	86 b3       	in	r24, 0x16	; 22
    1604:	85 fb       	bst	r24, 5
    1606:	88 27       	eor	r24, r24
    1608:	80 f9       	bld	r24, 0
    160a:	08 95       	ret

0000160c <GetHeater2>:
    160c:	80 b1       	in	r24, 0x00	; 0
    160e:	83 fb       	bst	r24, 3
    1610:	88 27       	eor	r24, r24
    1612:	80 f9       	bld	r24, 0
    1614:	08 95       	ret

00001616 <Get3V3>:
    1616:	83 b3       	in	r24, 0x13	; 19
    1618:	86 95       	lsr	r24
    161a:	81 70       	andi	r24, 0x01	; 1
    161c:	08 95       	ret

0000161e <GetBMode3V3>:
    161e:	83 b3       	in	r24, 0x13	; 19
    1620:	82 fb       	bst	r24, 2
    1622:	88 27       	eor	r24, r24
    1624:	80 f9       	bld	r24, 0
    1626:	08 95       	ret

00001628 <Get5V>:
    1628:	80 b3       	in	r24, 0x10	; 16
    162a:	86 fb       	bst	r24, 6
    162c:	88 27       	eor	r24, r24
    162e:	80 f9       	bld	r24, 0
    1630:	08 95       	ret

00001632 <UpdateEEPROM>:
    1632:	df 92       	push	r13
    1634:	ef 92       	push	r14
    1636:	ff 92       	push	r15
    1638:	0f 93       	push	r16
    163a:	1f 93       	push	r17
    163c:	cf 93       	push	r28
    163e:	df 93       	push	r29
    1640:	d0 b3       	in	r29, 0x10	; 16
    1642:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <__TEXT_REGION_LENGTH__+0x7e0063>
    1646:	80 b1       	in	r24, 0x00	; 0
    1648:	d0 78       	andi	r29, 0x80	; 128
    164a:	e9 2f       	mov	r30, r25
    164c:	e1 70       	andi	r30, 0x01	; 1
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	00 24       	eor	r0, r0
    1652:	f6 95       	lsr	r31
    1654:	e7 95       	ror	r30
    1656:	07 94       	ror	r0
    1658:	f6 95       	lsr	r31
    165a:	e7 95       	ror	r30
    165c:	07 94       	ror	r0
    165e:	fe 2f       	mov	r31, r30
    1660:	e0 2d       	mov	r30, r0
    1662:	ed 2b       	or	r30, r29
    1664:	68 2f       	mov	r22, r24
    1666:	61 70       	andi	r22, 0x01	; 1
    1668:	70 e0       	ldi	r23, 0x00	; 0
    166a:	66 0f       	add	r22, r22
    166c:	77 1f       	adc	r23, r23
    166e:	62 95       	swap	r22
    1670:	72 95       	swap	r23
    1672:	70 7f       	andi	r23, 0xF0	; 240
    1674:	76 27       	eor	r23, r22
    1676:	60 7f       	andi	r22, 0xF0	; 240
    1678:	76 27       	eor	r23, r22
    167a:	de 2f       	mov	r29, r30
    167c:	d6 2b       	or	r29, r22
    167e:	04 dd       	rcall	.-1528   	; 0x1088 <Get3V3Backup>
    1680:	c8 2f       	mov	r28, r24
    1682:	07 dd       	rcall	.-1522   	; 0x1092 <Get5VA>
    1684:	d8 2e       	mov	r13, r24
    1686:	0a dd       	rcall	.-1516   	; 0x109c <Get5VB>
    1688:	e8 2e       	mov	r14, r24
    168a:	0d dd       	rcall	.-1510   	; 0x10a6 <Get5VC>
    168c:	f8 2e       	mov	r15, r24
    168e:	10 dd       	rcall	.-1504   	; 0x10b0 <Get5VD>
    1690:	90 e1       	ldi	r25, 0x10	; 16
    1692:	c9 9f       	mul	r28, r25
    1694:	90 01       	movw	r18, r0
    1696:	11 24       	eor	r1, r1
    1698:	8d 2b       	or	r24, r29
    169a:	28 2b       	or	r18, r24
    169c:	dd 0c       	add	r13, r13
    169e:	dd 0c       	add	r13, r13
    16a0:	dd 0c       	add	r13, r13
    16a2:	2d 29       	or	r18, r13
    16a4:	4e 2d       	mov	r20, r14
    16a6:	44 0f       	add	r20, r20
    16a8:	44 0f       	add	r20, r20
    16aa:	24 2b       	or	r18, r20
    16ac:	4f 2d       	mov	r20, r15
    16ae:	44 0f       	add	r20, r20
    16b0:	42 2b       	or	r20, r18
    16b2:	6d e7       	ldi	r22, 0x7D	; 125
    16b4:	71 e0       	ldi	r23, 0x01	; 1
    16b6:	80 91 7b 01 	lds	r24, 0x017B	; 0x80017b <eeStatus1>
    16ba:	90 91 7c 01 	lds	r25, 0x017C	; 0x80017c <eeStatus1+0x1>
    16be:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <WriteEEPROMBuffer>
    16c2:	d3 b3       	in	r29, 0x13	; 19
    16c4:	f1 dd       	rcall	.-1054   	; 0x12a8 <GetFET12>
    16c6:	f8 2e       	mov	r15, r24
    16c8:	29 b3       	in	r18, 0x19	; 25
    16ca:	d0 78       	andi	r29, 0x80	; 128
    16cc:	22 1f       	adc	r18, r18
    16ce:	22 27       	eor	r18, r18
    16d0:	22 1f       	adc	r18, r18
    16d2:	22 95       	swap	r18
    16d4:	22 0f       	add	r18, r18
    16d6:	20 7e       	andi	r18, 0xE0	; 224
    16d8:	d2 2b       	or	r29, r18
    16da:	ec dd       	rcall	.-1064   	; 0x12b4 <GetFET22>
    16dc:	c8 2f       	mov	r28, r24
    16de:	d3 b2       	in	r13, 0x13	; 19
    16e0:	ee dd       	rcall	.-1060   	; 0x12be <GetFET32>
    16e2:	e8 2e       	mov	r14, r24
    16e4:	f1 dd       	rcall	.-1054   	; 0x12c8 <GetFET41>
    16e6:	26 b3       	in	r18, 0x16	; 22
    16e8:	0d 2d       	mov	r16, r13
    16ea:	01 70       	andi	r16, 0x01	; 1
    16ec:	10 e0       	ldi	r17, 0x00	; 0
    16ee:	00 0f       	add	r16, r16
    16f0:	11 1f       	adc	r17, r17
    16f2:	00 0f       	add	r16, r16
    16f4:	11 1f       	adc	r17, r17
    16f6:	00 0f       	add	r16, r16
    16f8:	11 1f       	adc	r17, r17
    16fa:	22 1f       	adc	r18, r18
    16fc:	22 27       	eor	r18, r18
    16fe:	22 1f       	adc	r18, r18
    1700:	d2 2b       	or	r29, r18
    1702:	d0 2b       	or	r29, r16
    1704:	90 e4       	ldi	r25, 0x40	; 64
    1706:	f9 9e       	mul	r15, r25
    1708:	90 01       	movw	r18, r0
    170a:	11 24       	eor	r1, r1
    170c:	d2 2b       	or	r29, r18
    170e:	90 e1       	ldi	r25, 0x10	; 16
    1710:	c9 9f       	mul	r28, r25
    1712:	90 01       	movw	r18, r0
    1714:	11 24       	eor	r1, r1
    1716:	2d 2b       	or	r18, r29
    1718:	ee 0c       	add	r14, r14
    171a:	ee 0c       	add	r14, r14
    171c:	2e 29       	or	r18, r14
    171e:	88 0f       	add	r24, r24
    1720:	48 2f       	mov	r20, r24
    1722:	42 2b       	or	r20, r18
    1724:	69 e7       	ldi	r22, 0x79	; 121
    1726:	71 e0       	ldi	r23, 0x01	; 1
    1728:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <eeStatus2>
    172c:	90 91 78 01 	lds	r25, 0x0178	; 0x800178 <eeStatus2+0x1>
    1730:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <WriteEEPROMBuffer>
    1734:	5d df       	rcall	.-326    	; 0x15f0 <GetFET51>
    1736:	18 2f       	mov	r17, r24
    1738:	5f df       	rcall	.-322    	; 0x15f8 <GetFET52>
    173a:	20 e8       	ldi	r18, 0x80	; 128
    173c:	12 9f       	mul	r17, r18
    173e:	b0 01       	movw	r22, r0
    1740:	11 24       	eor	r1, r1
    1742:	20 e4       	ldi	r18, 0x40	; 64
    1744:	82 9f       	mul	r24, r18
    1746:	c0 01       	movw	r24, r0
    1748:	11 24       	eor	r1, r1
    174a:	16 2f       	mov	r17, r22
    174c:	18 2b       	or	r17, r24
    174e:	59 df       	rcall	.-334    	; 0x1602 <GetHeater1>
    1750:	d8 2f       	mov	r29, r24
    1752:	5c df       	rcall	.-328    	; 0x160c <GetHeater2>
    1754:	c8 2f       	mov	r28, r24
    1756:	5f df       	rcall	.-322    	; 0x1616 <Get3V3>
    1758:	f8 2e       	mov	r15, r24
    175a:	61 df       	rcall	.-318    	; 0x161e <GetBMode3V3>
    175c:	08 2f       	mov	r16, r24
    175e:	64 df       	rcall	.-312    	; 0x1628 <Get5V>
    1760:	66 b3       	in	r22, 0x16	; 22
    1762:	61 70       	andi	r22, 0x01	; 1
    1764:	26 2f       	mov	r18, r22
    1766:	21 2b       	or	r18, r17
    1768:	90 e2       	ldi	r25, 0x20	; 32
    176a:	d9 9f       	mul	r29, r25
    176c:	b0 01       	movw	r22, r0
    176e:	11 24       	eor	r1, r1
    1770:	62 2b       	or	r22, r18
    1772:	90 e1       	ldi	r25, 0x10	; 16
    1774:	c9 9f       	mul	r28, r25
    1776:	90 01       	movw	r18, r0
    1778:	11 24       	eor	r1, r1
    177a:	26 2b       	or	r18, r22
    177c:	ff 0c       	add	r15, r15
    177e:	ff 0c       	add	r15, r15
    1780:	ff 0c       	add	r15, r15
    1782:	2f 29       	or	r18, r15
    1784:	00 0f       	add	r16, r16
    1786:	00 0f       	add	r16, r16
    1788:	20 2b       	or	r18, r16
    178a:	88 0f       	add	r24, r24
    178c:	48 2f       	mov	r20, r24
    178e:	42 2b       	or	r20, r18
    1790:	6d e8       	ldi	r22, 0x8D	; 141
    1792:	71 e0       	ldi	r23, 0x01	; 1
    1794:	80 91 8b 01 	lds	r24, 0x018B	; 0x80018b <eeStatus3>
    1798:	90 91 8c 01 	lds	r25, 0x018C	; 0x80018c <eeStatus3+0x1>
    179c:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <WriteEEPROMBuffer>
    17a0:	40 91 8a 01 	lds	r20, 0x018A	; 0x80018a <FlagRegister>
    17a4:	64 e8       	ldi	r22, 0x84	; 132
    17a6:	71 e0       	ldi	r23, 0x01	; 1
    17a8:	80 91 82 01 	lds	r24, 0x0182	; 0x800182 <eeFlags>
    17ac:	90 91 83 01 	lds	r25, 0x0183	; 0x800183 <eeFlags+0x1>
    17b0:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <WriteEEPROMBuffer>
    17b4:	df 91       	pop	r29
    17b6:	cf 91       	pop	r28
    17b8:	1f 91       	pop	r17
    17ba:	0f 91       	pop	r16
    17bc:	ff 90       	pop	r15
    17be:	ef 90       	pop	r14
    17c0:	df 90       	pop	r13
    17c2:	08 95       	ret

000017c4 <SetAllOutputs>:
// ------------------------------------------------------------------------------------------------

void SetAllOutputs(void)
{
	// output register 1
	Set3V3A();
    17c4:	a1 db       	rcall	.-2238   	; 0xf08 <Set3V3A>
	Set3V3B();
    17c6:	b6 db       	rcall	.-2196   	; 0xf34 <Set3V3B>
	Set3V3D();
    17c8:	d3 db       	rcall	.-2138   	; 0xf70 <Set3V3D>
	Set3V3Backup();
    17ca:	f0 db       	rcall	.-2080   	; 0xfac <Set3V3Backup>
	Set5VA();
    17cc:	05 dc       	rcall	.-2038   	; 0xfd8 <Set5VA>
	Set5VB();
    17ce:	1a dc       	rcall	.-1996   	; 0x1004 <Set5VB>
	Set5VC();
    17d0:	2f dc       	rcall	.-1954   	; 0x1030 <Set5VC>
	Set5VD();
    17d2:	44 dc       	rcall	.-1912   	; 0x105c <Set5VD>
	// output register 2
	SetFET11();
    17d4:	71 dc       	rcall	.-1822   	; 0x10b8 <SetFET11>
	SetFET12();
    17d6:	86 dc       	rcall	.-1780   	; 0x10e4 <SetFET12>
	SetFET21();
    17d8:	b3 dc       	rcall	.-1690   	; 0x1140 <SetFET21>
	SetFET22();
    17da:	c8 dc       	rcall	.-1648   	; 0x116c <SetFET22>
	SetFET31();
    17dc:	ed dc       	rcall	.-1574   	; 0x11b8 <SetFET31>
    17de:	02 dd       	rcall	.-1532   	; 0x11e4 <SetFET32>
	SetFET32();
    17e0:	1f dd       	rcall	.-1474   	; 0x1220 <SetFET41>
    17e2:	3c dd       	rcall	.-1416   	; 0x125c <SetFET42>
	SetFET41();
    17e4:	77 dd       	rcall	.-1298   	; 0x12d4 <SetFET51>
    17e6:	8c dd       	rcall	.-1256   	; 0x1300 <SetFET52>
	SetFET42();
    17e8:	a1 dd       	rcall	.-1214   	; 0x132c <SetHeater1>
    17ea:	b6 dd       	rcall	.-1172   	; 0x1358 <SetHeater2>
	// output register 3
	SetFET51();
    17ec:	d3 dd       	rcall	.-1114   	; 0x1394 <Set3V3>
    17ee:	50 de       	rcall	.-864    	; 0x1490 <SetBMode3V3>
	SetFET52();
    17f0:	65 de       	rcall	.-822    	; 0x14bc <Set5V>
    17f2:	e8 ce       	rjmp	.-560    	; 0x15c4 <SetBMode5V>
	SetHeater1();
    17f4:	08 95       	ret

000017f6 <LoadEEStatus>:
    17f6:	1b db       	rcall	.-2506   	; 0xe2e <GetEEStatus1>
	SetHeater2();
    17f8:	80 93 7f 01 	sts	0x017F, r24	; 0x80017f <OSR1>
	Set3V3();
    17fc:	1f db       	rcall	.-2498   	; 0xe3c <GetEEStatus2>
    17fe:	80 93 88 01 	sts	0x0188, r24	; 0x800188 <OSR2>
	SetBMode3V3();
    1802:	23 db       	rcall	.-2490   	; 0xe4a <GetEEStatus3>
	Set5V();
    1804:	80 93 8f 01 	sts	0x018F, r24	; 0x80018f <OSR3>
	SetBMode5V();
    1808:	27 db       	rcall	.-2482   	; 0xe58 <GetEEFlags>
    180a:	80 93 8a 01 	sts	0x018A, r24	; 0x80018a <FlagRegister>
{
	OSR1 = GetEEStatus1();				// get the status bytes from the EEPROM
	OSR2 = GetEEStatus2();
	OSR3 = GetEEStatus3();
	FlagRegister = GetEEFlags();		// get the flags from the EEPROM
	SetAllOutputs();					// set all outputs accordingly
    180e:	da cf       	rjmp	.-76     	; 0x17c4 <SetAllOutputs>
    1810:	08 95       	ret

00001812 <StopTimeout1>:
    1812:	1e bc       	out	0x2e, r1	; 46

// stops timer1 by setting clock select to 0 and disabling the overflow interrupt
void StopTimeout1(void)
{
	TCCR1B = 0x00;							// stop timer1
	TIMSK &= ~(1<<TOIE1);					// disable timer1 overflow interrupt
    1814:	87 b7       	in	r24, 0x37	; 55
    1816:	8b 7f       	andi	r24, 0xFB	; 251
    1818:	87 bf       	out	0x37, r24	; 55
    181a:	08 95       	ret

0000181c <EnterIdle>:
// max sleep time = 65535ms since timer1 is an 16bit timer
// global interrupt enable flag must be set for this to work
// if ms=0 timer1 overflow interrupt is not enabled and the CPU sleeps indefinitely long
void EnterIdle(uint16_t ms)
{
	global_timeout = 0;						// clear timeout
    181c:	10 92 90 01 	sts	0x0190, r1	; 0x800190 <global_timeout>
	if(ms != 0)
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	51 f0       	breq	.+20     	; 0x1838 <EnterIdle+0x1c>
	{
		TCNT1 = OVF_1MS * ms;				// load timer counter register with the right value
    1824:	91 95       	neg	r25
    1826:	81 95       	neg	r24
    1828:	91 09       	sbc	r25, r1
    182a:	9d bd       	out	0x2d, r25	; 45
    182c:	8c bd       	out	0x2c, r24	; 44
		TIMSK |= 1<<TOIE1;					// enable the timer1 overflow interrupt
    182e:	87 b7       	in	r24, 0x37	; 55
    1830:	84 60       	ori	r24, 0x04	; 4
    1832:	87 bf       	out	0x37, r24	; 55
		TCCR1B = (1<<CS12)|(1<<CS10);		// start timer1 in normal mode with prescaler 1024
    1834:	85 e0       	ldi	r24, 0x05	; 5
    1836:	8e bd       	out	0x2e, r24	; 46
	}

	set_sleep_mode(SLEEP_MODE_IDLE);		// set sleep mode to idle mode
    1838:	85 b7       	in	r24, 0x35	; 53
    183a:	83 7e       	andi	r24, 0xE3	; 227
    183c:	85 bf       	out	0x35, r24	; 53
	sleep_mode();							// go to sleep in the previously set mode
    183e:	85 b7       	in	r24, 0x35	; 53
    1840:	80 62       	ori	r24, 0x20	; 32
    1842:	85 bf       	out	0x35, r24	; 53
    1844:	88 95       	sleep
    1846:	85 b7       	in	r24, 0x35	; 53
    1848:	8f 7d       	andi	r24, 0xDF	; 223
    184a:	85 bf       	out	0x35, r24	; 53
    184c:	08 95       	ret

0000184e <EnterADCNoiseReduction>:
// max sleep time = 255ms since timer0 is an 8-bit timer
// global interrupt enable flag must be set for this to work
// if ms=0 timer0 overflow interrupt is not enabled and the CPU sleeps indefinitely long
void EnterADCNoiseReduction(uint8_t ms)
{
	if(ms != 0)
    184e:	88 23       	and	r24, r24
    1850:	41 f0       	breq	.+16     	; 0x1862 <EnterADCNoiseReduction+0x14>
	{
		TCCR0 = 0x00;							// stop timer0
    1852:	13 be       	out	0x33, r1	; 51
		TCNT0 = OVF_1MS * ms;					// load timer counter register with the right value
    1854:	81 95       	neg	r24
    1856:	82 bf       	out	0x32, r24	; 50
		TIMSK |= 1<<TOIE0;						// enable timer0 overflow interrupt
    1858:	87 b7       	in	r24, 0x37	; 55
    185a:	81 60       	ori	r24, 0x01	; 1
    185c:	87 bf       	out	0x37, r24	; 55
		TCCR0 = (1<<CS02)|(1<<CS01)|(1<<CS00);	// start timer0 in normal mode with prescaler 1024
    185e:	87 e0       	ldi	r24, 0x07	; 7
    1860:	83 bf       	out	0x33, r24	; 51
	}

	set_sleep_mode(SLEEP_MODE_ADC);				// set sleep mode to ADC noise reduction mode
    1862:	85 b7       	in	r24, 0x35	; 53
    1864:	83 7e       	andi	r24, 0xE3	; 227
    1866:	88 60       	ori	r24, 0x08	; 8
    1868:	85 bf       	out	0x35, r24	; 53
	sleep_mode();								// go to sleep in the previously set mode
    186a:	85 b7       	in	r24, 0x35	; 53
    186c:	80 62       	ori	r24, 0x20	; 32
    186e:	85 bf       	out	0x35, r24	; 53
    1870:	88 95       	sleep
    1872:	85 b7       	in	r24, 0x35	; 53
    1874:	8f 7d       	andi	r24, 0xDF	; 223
    1876:	85 bf       	out	0x35, r24	; 53
    1878:	08 95       	ret

0000187a <__vector_16>:
}

// ISR timer 0 overflow interrupt
ISR(TIMER0_OVF_vect)
{
    187a:	1f 92       	push	r1
    187c:	0f 92       	push	r0
    187e:	0f b6       	in	r0, 0x3f	; 63
    1880:	0f 92       	push	r0
    1882:	11 24       	eor	r1, r1
    1884:	8f 93       	push	r24
	TCCR0 = 0x00;							// stop timer0
    1886:	13 be       	out	0x33, r1	; 51
	TIMSK &= ~(1<<TOIE0);					// disable timer0 overflow interrupt
    1888:	87 b7       	in	r24, 0x37	; 55
    188a:	8e 7f       	andi	r24, 0xFE	; 254
    188c:	87 bf       	out	0x37, r24	; 55
}
    188e:	8f 91       	pop	r24
    1890:	0f 90       	pop	r0
    1892:	0f be       	out	0x3f, r0	; 63
    1894:	0f 90       	pop	r0
    1896:	1f 90       	pop	r1
    1898:	18 95       	reti

0000189a <__vector_14>:

// ISR timer 1 overflow interrupt
ISR(TIMER1_OVF_vect)
{
    189a:	1f 92       	push	r1
    189c:	0f 92       	push	r0
    189e:	0f b6       	in	r0, 0x3f	; 63
    18a0:	0f 92       	push	r0
    18a2:	11 24       	eor	r1, r1
    18a4:	0b b6       	in	r0, 0x3b	; 59
    18a6:	0f 92       	push	r0
    18a8:	2f 93       	push	r18
    18aa:	3f 93       	push	r19
    18ac:	4f 93       	push	r20
    18ae:	5f 93       	push	r21
    18b0:	6f 93       	push	r22
    18b2:	7f 93       	push	r23
    18b4:	8f 93       	push	r24
    18b6:	9f 93       	push	r25
    18b8:	af 93       	push	r26
    18ba:	bf 93       	push	r27
    18bc:	ef 93       	push	r30
    18be:	ff 93       	push	r31
	global_timeout = 1;						// indicate that a timeout has occurred
    18c0:	81 e0       	ldi	r24, 0x01	; 1
    18c2:	80 93 90 01 	sts	0x0190, r24	; 0x800190 <global_timeout>
	StopTimeout1();							// stop timer1
    18c6:	a5 df       	rcall	.-182    	; 0x1812 <StopTimeout1>
    18c8:	ff 91       	pop	r31
    18ca:	ef 91       	pop	r30
    18cc:	bf 91       	pop	r27
    18ce:	af 91       	pop	r26
    18d0:	9f 91       	pop	r25
    18d2:	8f 91       	pop	r24
    18d4:	7f 91       	pop	r23
    18d6:	6f 91       	pop	r22
    18d8:	5f 91       	pop	r21
    18da:	4f 91       	pop	r20
    18dc:	3f 91       	pop	r19
    18de:	2f 91       	pop	r18
    18e0:	0f 90       	pop	r0
    18e2:	0b be       	out	0x3b, r0	; 59
    18e4:	0f 90       	pop	r0
    18e6:	0f be       	out	0x3f, r0	; 63
    18e8:	0f 90       	pop	r0
    18ea:	1f 90       	pop	r1
    18ec:	18 95       	reti

000018ee <TWIInit>:

// returns the TWI status register
uint8_t TWIGetStatus(void)
{
	return(TWSR);
}
    18ee:	e1 e7       	ldi	r30, 0x71	; 113
    18f0:	f0 e0       	ldi	r31, 0x00	; 0
    18f2:	80 81       	ld	r24, Z
    18f4:	8c 7f       	andi	r24, 0xFC	; 252
    18f6:	80 83       	st	Z, r24
    18f8:	8a e2       	ldi	r24, 0x2A	; 42
    18fa:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    18fe:	e4 e7       	ldi	r30, 0x74	; 116
    1900:	f0 e0       	ldi	r31, 0x00	; 0
    1902:	80 81       	ld	r24, Z
    1904:	84 60       	ori	r24, 0x04	; 4
    1906:	80 83       	st	Z, r24
    1908:	08 95       	ret

0000190a <TWIDeInit>:
    190a:	10 92 74 00 	sts	0x0074, r1	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    190e:	08 95       	ret

00001910 <TWIReInit>:
    1910:	e4 e7       	ldi	r30, 0x74	; 116
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	80 81       	ld	r24, Z
    1916:	84 60       	ori	r24, 0x04	; 4
    1918:	80 83       	st	Z, r24
    191a:	08 95       	ret

0000191c <TWISendStop>:
    191c:	84 e9       	ldi	r24, 0x94	; 148
    191e:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
    1922:	e4 e7       	ldi	r30, 0x74	; 116
    1924:	f0 e0       	ldi	r31, 0x00	; 0
    1926:	80 81       	ld	r24, Z
    1928:	84 fd       	sbrc	r24, 4
    192a:	fd cf       	rjmp	.-6      	; 0x1926 <TWISendStop+0xa>
    192c:	08 95       	ret

0000192e <TWIWaitForComplete>:
    192e:	e4 e7       	ldi	r30, 0x74	; 116
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	80 81       	ld	r24, Z
    1934:	88 23       	and	r24, r24
    1936:	ec f7       	brge	.-6      	; 0x1932 <TWIWaitForComplete+0x4>
    1938:	08 95       	ret

0000193a <TWIReceiveByte>:
    193a:	88 23       	and	r24, r24
    193c:	39 f0       	breq	.+14     	; 0x194c <TWIReceiveByte+0x12>
    193e:	e4 e7       	ldi	r30, 0x74	; 116
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	8f 70       	andi	r24, 0x0F	; 15
    1946:	80 6c       	ori	r24, 0xC0	; 192
    1948:	80 83       	st	Z, r24
    194a:	08 95       	ret
    194c:	e4 e7       	ldi	r30, 0x74	; 116
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	8f 70       	andi	r24, 0x0F	; 15
    1954:	80 68       	ori	r24, 0x80	; 128
    1956:	80 83       	st	Z, r24
    1958:	08 95       	ret

0000195a <TWIMasterSendWait>:
// sends a data vector with given length in master transmitter mode to a slave with given address
// if sendStop = 0 no stop condition is sent after the data transmission, otherwise stop is sent
// this function is not interrupt based but uses waiting loops
// return error cases not implemented yet
uint8_t TWIMasterSendWait(const uint8_t address, const uint8_t *data, const uint8_t length, const uint8_t sendStop)
{
    195a:	af 92       	push	r10
    195c:	bf 92       	push	r11
    195e:	cf 92       	push	r12
    1960:	df 92       	push	r13
    1962:	ef 92       	push	r14
    1964:	ff 92       	push	r15
    1966:	0f 93       	push	r16
    1968:	1f 93       	push	r17
    196a:	cf 93       	push	r28
    196c:	df 93       	push	r29
    196e:	c8 2f       	mov	r28, r24
    1970:	6b 01       	movw	r12, r22
    1972:	14 2f       	mov	r17, r20
    1974:	e2 2e       	mov	r14, r18
}

// send a start condition to enter master receiver or master transmitter mode
void TWISendStart(void)
{
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);		// send start condition
    1976:	0f 2e       	mov	r0, r31
    1978:	f4 e7       	ldi	r31, 0x74	; 116
    197a:	af 2e       	mov	r10, r31
    197c:	b1 2c       	mov	r11, r1
    197e:	f0 2d       	mov	r31, r0
    1980:	84 ea       	ldi	r24, 0xA4	; 164
    1982:	f5 01       	movw	r30, r10
    1984:	80 83       	st	Z, r24
uint8_t TWIMasterSendWait(const uint8_t address, const uint8_t *data, const uint8_t length, const uint8_t sendStop)
{
	uint8_t i;

	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
    1986:	d3 df       	rcall	.-90     	; 0x192e <TWIWaitForComplete>
	TWISendByte((address<<1)|TWIM_WRITE);		// send the address of the slave + write
    1988:	cc 0f       	add	r28, r28
}

// send a byte in master transmitter mode
void TWISendByte(uint8_t data)
{
	TWDR = data;								// save data to the TWI data register
    198a:	c0 93 73 00 	sts	0x0073, r28	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
	TWCR = (1<<TWINT)|(1<<TWEN);				// begin to send
    198e:	84 e8       	ldi	r24, 0x84	; 132
    1990:	f5 01       	movw	r30, r10
	uint8_t i;

	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
	TWISendByte((address<<1)|TWIM_WRITE);		// send the address of the slave + write
	TWIWaitForComplete();
    1992:	80 83       	st	Z, r24
    1994:	cc df       	rcall	.-104    	; 0x192e <TWIWaitForComplete>

	for(i = 0; i < length; i++)
    1996:	11 23       	and	r17, r17
    1998:	f9 f0       	breq	.+62     	; 0x19d8 <TWIMasterSendWait+0x7e>
    199a:	e6 01       	movw	r28, r12
    199c:	11 50       	subi	r17, 0x01	; 1
    199e:	01 2f       	mov	r16, r17
    19a0:	10 e0       	ldi	r17, 0x00	; 0
    19a2:	0f 5f       	subi	r16, 0xFF	; 255
    19a4:	1f 4f       	sbci	r17, 0xFF	; 255
    19a6:	0c 0d       	add	r16, r12
    19a8:	1d 1d       	adc	r17, r13
}

// send a byte in master transmitter mode
void TWISendByte(uint8_t data)
{
	TWDR = data;								// save data to the TWI data register
    19aa:	0f 2e       	mov	r0, r31
    19ac:	f3 e7       	ldi	r31, 0x73	; 115
    19ae:	af 2e       	mov	r10, r31
    19b0:	b1 2c       	mov	r11, r1
    19b2:	f0 2d       	mov	r31, r0
	TWCR = (1<<TWINT)|(1<<TWEN);				// begin to send
    19b4:	0f 2e       	mov	r0, r31
    19b6:	f4 e7       	ldi	r31, 0x74	; 116
    19b8:	cf 2e       	mov	r12, r31
    19ba:	d1 2c       	mov	r13, r1
    19bc:	f0 2d       	mov	r31, r0
    19be:	0f 2e       	mov	r0, r31
    19c0:	f4 e8       	ldi	r31, 0x84	; 132
    19c2:	ff 2e       	mov	r15, r31
    19c4:	f0 2d       	mov	r31, r0
	TWISendByte((address<<1)|TWIM_WRITE);		// send the address of the slave + write
	TWIWaitForComplete();

	for(i = 0; i < length; i++)
	{
		TWISendByte(data[i]);					// send all bytes in the data vector
    19c6:	89 91       	ld	r24, Y+
}

// send a byte in master transmitter mode
void TWISendByte(uint8_t data)
{
	TWDR = data;								// save data to the TWI data register
    19c8:	f5 01       	movw	r30, r10
    19ca:	80 83       	st	Z, r24
	TWCR = (1<<TWINT)|(1<<TWEN);				// begin to send
    19cc:	f6 01       	movw	r30, r12
	TWIWaitForComplete();

	for(i = 0; i < length; i++)
	{
		TWISendByte(data[i]);					// send all bytes in the data vector
		TWIWaitForComplete();
    19ce:	f0 82       	st	Z, r15
    19d0:	ae df       	rcall	.-164    	; 0x192e <TWIWaitForComplete>
	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
	TWISendByte((address<<1)|TWIM_WRITE);		// send the address of the slave + write
	TWIWaitForComplete();

	for(i = 0; i < length; i++)
    19d2:	c0 17       	cp	r28, r16
    19d4:	d1 07       	cpc	r29, r17
	{
		TWISendByte(data[i]);					// send all bytes in the data vector
		TWIWaitForComplete();
	}

	if(sendStop != 0) TWISendStop();			// send stop after transmission if necessary
    19d6:	b9 f7       	brne	.-18     	; 0x19c6 <TWIMasterSendWait+0x6c>
    19d8:	e1 10       	cpse	r14, r1
    19da:	a0 df       	rcall	.-192    	; 0x191c <TWISendStop>

	return(0);									// return error code (not implemented yet)
}
    19dc:	80 e0       	ldi	r24, 0x00	; 0
    19de:	df 91       	pop	r29
    19e0:	cf 91       	pop	r28
    19e2:	1f 91       	pop	r17
    19e4:	0f 91       	pop	r16
    19e6:	ff 90       	pop	r15
    19e8:	ef 90       	pop	r14
    19ea:	df 90       	pop	r13
    19ec:	cf 90       	pop	r12
    19ee:	bf 90       	pop	r11
    19f0:	af 90       	pop	r10
    19f2:	08 95       	ret

000019f4 <TWIMasterReceiveWait>:
// receives a data vector with given length in master receiver mode from a slave with given address
// if sendStop = 0 no stop condition is sent after the data reception, otherwise stop is sent
// this function is not interrupt based but uses waiting loops
// return error cases not implemented yet
uint8_t TWIMasterReceiveWait(const uint8_t address, uint8_t *data, const uint8_t length, const uint8_t sendStop)
{
    19f4:	cf 92       	push	r12
    19f6:	df 92       	push	r13
    19f8:	ef 92       	push	r14
    19fa:	ff 92       	push	r15
    19fc:	0f 93       	push	r16
    19fe:	1f 93       	push	r17
    1a00:	cf 93       	push	r28
    1a02:	df 93       	push	r29
    1a04:	c8 2f       	mov	r28, r24
    1a06:	7b 01       	movw	r14, r22
    1a08:	04 2f       	mov	r16, r20
    1a0a:	d2 2f       	mov	r29, r18
}

// send a start condition to enter master receiver or master transmitter mode
void TWISendStart(void)
{
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);		// send start condition
    1a0c:	0f 2e       	mov	r0, r31
    1a0e:	f4 e7       	ldi	r31, 0x74	; 116
    1a10:	cf 2e       	mov	r12, r31
    1a12:	d1 2c       	mov	r13, r1
    1a14:	f0 2d       	mov	r31, r0
    1a16:	84 ea       	ldi	r24, 0xA4	; 164
    1a18:	f6 01       	movw	r30, r12
    1a1a:	80 83       	st	Z, r24
uint8_t TWIMasterReceiveWait(const uint8_t address, uint8_t *data, const uint8_t length, const uint8_t sendStop)
{
	uint8_t i;

	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
    1a1c:	88 df       	rcall	.-240    	; 0x192e <TWIWaitForComplete>
	TWISendByte((address<<1)+TWIM_READ);		// send the address of the slave + read
    1a1e:	cc 0f       	add	r28, r28
    1a20:	cf 5f       	subi	r28, 0xFF	; 255
}

// send a byte in master transmitter mode
void TWISendByte(uint8_t data)
{
	TWDR = data;								// save data to the TWI data register
    1a22:	c0 93 73 00 	sts	0x0073, r28	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
	TWCR = (1<<TWINT)|(1<<TWEN);				// begin to send
    1a26:	84 e8       	ldi	r24, 0x84	; 132
    1a28:	f6 01       	movw	r30, r12
	uint8_t i;

	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
	TWISendByte((address<<1)+TWIM_READ);		// send the address of the slave + read
	TWIWaitForComplete();
    1a2a:	80 83       	st	Z, r24
    1a2c:	80 df       	rcall	.-256    	; 0x192e <TWIWaitForComplete>

	for(i = 0; i < length-1; i++)				// for all bytes except the last one
    1a2e:	10 e0       	ldi	r17, 0x00	; 0
    1a30:	01 50       	subi	r16, 0x01	; 1
    1a32:	11 09       	sbc	r17, r1
    1a34:	10 16       	cp	r1, r16
    1a36:	11 06       	cpc	r1, r17
    1a38:	b4 f4       	brge	.+44     	; 0x1a66 <TWIMasterReceiveWait+0x72>
    1a3a:	c0 e0       	ldi	r28, 0x00	; 0

// returns the TWI data register which contains the last byte transfered on the bus
// call this after TWIReceiveByte() and TWIWaitForComplete() to get the received byte
uint8_t TWIGetReceivedByte(void)
{
	return(TWDR);
    1a3c:	0f 2e       	mov	r0, r31
    1a3e:	f3 e7       	ldi	r31, 0x73	; 115
    1a40:	cf 2e       	mov	r12, r31
    1a42:	d1 2c       	mov	r13, r1
	TWISendByte((address<<1)+TWIM_READ);		// send the address of the slave + read
	TWIWaitForComplete();

	for(i = 0; i < length-1; i++)				// for all bytes except the last one
	{
		TWIReceiveByte(1);						// send ACK after the received byte
    1a44:	f0 2d       	mov	r31, r0
    1a46:	81 e0       	ldi	r24, 0x01	; 1
		TWIWaitForComplete();
    1a48:	78 df       	rcall	.-272    	; 0x193a <TWIReceiveByte>
    1a4a:	71 df       	rcall	.-286    	; 0x192e <TWIWaitForComplete>

// returns the TWI data register which contains the last byte transfered on the bus
// call this after TWIReceiveByte() and TWIWaitForComplete() to get the received byte
uint8_t TWIGetReceivedByte(void)
{
	return(TWDR);
    1a4c:	f6 01       	movw	r30, r12
    1a4e:	80 81       	ld	r24, Z

	for(i = 0; i < length-1; i++)				// for all bytes except the last one
	{
		TWIReceiveByte(1);						// send ACK after the received byte
		TWIWaitForComplete();
		data[i] = TWIGetReceivedByte();			// add the byte to the data vector
    1a50:	f7 01       	movw	r30, r14
    1a52:	ec 0f       	add	r30, r28
    1a54:	f1 1d       	adc	r31, r1
    1a56:	80 83       	st	Z, r24
	TWISendStart();								// enter master transmitter mode by sending start
	TWIWaitForComplete();
	TWISendByte((address<<1)+TWIM_READ);		// send the address of the slave + read
	TWIWaitForComplete();

	for(i = 0; i < length-1; i++)				// for all bytes except the last one
    1a58:	cf 5f       	subi	r28, 0xFF	; 255
    1a5a:	8c 2f       	mov	r24, r28
    1a5c:	90 e0       	ldi	r25, 0x00	; 0
    1a5e:	80 17       	cp	r24, r16
    1a60:	91 07       	cpc	r25, r17
    1a62:	8c f3       	brlt	.-30     	; 0x1a46 <TWIMasterReceiveWait+0x52>
    1a64:	01 c0       	rjmp	.+2      	; 0x1a68 <TWIMasterReceiveWait+0x74>
		TWIReceiveByte(1);						// send ACK after the received byte
		TWIWaitForComplete();
		data[i] = TWIGetReceivedByte();			// add the byte to the data vector
	}

	TWIReceiveByte(0);							// send NACK after the last received byte
    1a66:	c0 e0       	ldi	r28, 0x00	; 0
    1a68:	80 e0       	ldi	r24, 0x00	; 0
    1a6a:	67 df       	rcall	.-306    	; 0x193a <TWIReceiveByte>
	TWIWaitForComplete();
    1a6c:	60 df       	rcall	.-320    	; 0x192e <TWIWaitForComplete>
    1a6e:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
	data[i] = TWIGetReceivedByte();				// add the last byte to the data vector
    1a72:	f7 01       	movw	r30, r14
    1a74:	ec 0f       	add	r30, r28
    1a76:	f1 1d       	adc	r31, r1
    1a78:	80 83       	st	Z, r24

	if(sendStop != 0) TWISendStop();			// send stop after reception if necessary
    1a7a:	d1 11       	cpse	r29, r1
    1a7c:	4f df       	rcall	.-354    	; 0x191c <TWISendStop>
    1a7e:	80 e0       	ldi	r24, 0x00	; 0

	return(0);									// return error code (not implemented yet)
    1a80:	df 91       	pop	r29
    1a82:	cf 91       	pop	r28
    1a84:	1f 91       	pop	r17
    1a86:	0f 91       	pop	r16
    1a88:	ff 90       	pop	r15
    1a8a:	ef 90       	pop	r14
    1a8c:	df 90       	pop	r13
    1a8e:	cf 90       	pop	r12
    1a90:	08 95       	ret

00001a92 <UARTInit>:
    1a92:	28 e9       	ldi	r18, 0x98	; 152
	TXSend1 = 1;									// reset send position
	TXLength1 = length;								// set string length
	global_TX1Complete = 0;							// 1 = string completely transmitted

	UDR1 = TXBuff1[0];								// send first character
	UCSR1B |= (1<<UDRIE1);							// data register empty interrupt enable
    1a94:	2a b9       	out	0x0a, r18	; 10
    1a96:	96 e0       	ldi	r25, 0x06	; 6
    1a98:	90 93 95 00 	sts	0x0095, r25	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
    1a9c:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
    1aa0:	85 e0       	ldi	r24, 0x05	; 5
    1aa2:	89 b9       	out	0x09, r24	; 9
    1aa4:	20 93 9a 00 	sts	0x009A, r18	; 0x80009a <__TEXT_REGION_LENGTH__+0x7e009a>
    1aa8:	90 93 9d 00 	sts	0x009D, r25	; 0x80009d <__TEXT_REGION_LENGTH__+0x7e009d>
    1aac:	10 92 98 00 	sts	0x0098, r1	; 0x800098 <__TEXT_REGION_LENGTH__+0x7e0098>
    1ab0:	80 93 99 00 	sts	0x0099, r24	; 0x800099 <__TEXT_REGION_LENGTH__+0x7e0099>
    1ab4:	10 92 91 01 	sts	0x0191, r1	; 0x800191 <TXSend0>
    1ab8:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <TXLength0>
    1abc:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <TXSend1>
    1ac0:	10 92 da 01 	sts	0x01DA, r1	; 0x8001da <TXLength1>
    1ac4:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <UART0StrCount>
    1ac8:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <global_RX0Complete>
    1acc:	10 92 92 01 	sts	0x0192, r1	; 0x800192 <global_TX0Complete>
    1ad0:	10 92 b0 01 	sts	0x01B0, r1	; 0x8001b0 <global_UART0String+0x1d>
    1ad4:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <UART1StrCount>
    1ad8:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <global_RX1Complete>
    1adc:	10 92 d3 01 	sts	0x01D3, r1	; 0x8001d3 <global_TX1Complete>
    1ae0:	10 92 d1 01 	sts	0x01D1, r1	; 0x8001d1 <global_UART1String+0x1d>
    1ae4:	08 95       	ret

00001ae6 <UART0DeInit>:
    1ae6:	8a b1       	in	r24, 0x0a	; 10
    1ae8:	87 74       	andi	r24, 0x47	; 71
    1aea:	8a b9       	out	0x0a, r24	; 10
    1aec:	08 95       	ret

00001aee <UART0ReInit>:
    1aee:	10 92 91 01 	sts	0x0191, r1	; 0x800191 <TXSend0>
    1af2:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <UART0StrCount>
    1af6:	10 92 b3 01 	sts	0x01B3, r1	; 0x8001b3 <global_RX0Complete>
    1afa:	10 92 92 01 	sts	0x0192, r1	; 0x800192 <global_TX0Complete>
    1afe:	10 92 b0 01 	sts	0x01B0, r1	; 0x8001b0 <global_UART0String+0x1d>
    1b02:	8a b1       	in	r24, 0x0a	; 10
    1b04:	88 69       	ori	r24, 0x98	; 152
    1b06:	8a b9       	out	0x0a, r24	; 10
    1b08:	08 95       	ret

00001b0a <UART1DeInit>:
    1b0a:	ea e9       	ldi	r30, 0x9A	; 154
    1b0c:	f0 e0       	ldi	r31, 0x00	; 0
    1b0e:	80 81       	ld	r24, Z
    1b10:	87 74       	andi	r24, 0x47	; 71
    1b12:	80 83       	st	Z, r24
    1b14:	08 95       	ret

00001b16 <UART0PutS>:
    1b16:	90 93 d7 01 	sts	0x01D7, r25	; 0x8001d7 <TXBuff0+0x1>
    1b1a:	80 93 d6 01 	sts	0x01D6, r24	; 0x8001d6 <TXBuff0>
    1b1e:	21 e0       	ldi	r18, 0x01	; 1
    1b20:	20 93 91 01 	sts	0x0191, r18	; 0x800191 <TXSend0>
    1b24:	60 93 db 01 	sts	0x01DB, r22	; 0x8001db <TXLength0>
    1b28:	10 92 92 01 	sts	0x0192, r1	; 0x800192 <global_TX0Complete>
    1b2c:	fc 01       	movw	r30, r24
    1b2e:	80 81       	ld	r24, Z
    1b30:	8c b9       	out	0x0c, r24	; 12
    1b32:	55 9a       	sbi	0x0a, 5	; 10
    1b34:	08 95       	ret

00001b36 <__vector_18>:
}

// ISR USART0 receive interrupt
ISR(USART0_RX_vect)
{
    1b36:	1f 92       	push	r1
    1b38:	0f 92       	push	r0
    1b3a:	0f b6       	in	r0, 0x3f	; 63
    1b3c:	0f 92       	push	r0
    1b3e:	11 24       	eor	r1, r1
    1b40:	0b b6       	in	r0, 0x3b	; 59
    1b42:	0f 92       	push	r0
    1b44:	8f 93       	push	r24
    1b46:	9f 93       	push	r25
    1b48:	ef 93       	push	r30
    1b4a:	ff 93       	push	r31
	uint8_t nextChar;

	nextChar = UDR0;										// get received char from buffer
    1b4c:	9c b1       	in	r25, 0x0c	; 12
	
	// if the string is completely received global_RX0Complete = 1 -> reject char
	if(global_RX0Complete == 0)
    1b4e:	80 91 b3 01 	lds	r24, 0x01B3	; 0x8001b3 <global_RX0Complete>
    1b52:	81 11       	cpse	r24, r1
    1b54:	40 c0       	rjmp	.+128    	; 0x1bd6 <__vector_18+0xa0>
	{
		if (UART0StrCount == 0) 
    1b56:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1b5a:	81 11       	cpse	r24, r1
    1b5c:	12 c0       	rjmp	.+36     	; 0x1b82 <__vector_18+0x4c>
		{
			if(nextChar == '$') 
    1b5e:	94 32       	cpi	r25, 0x24	; 36
    1b60:	69 f4       	brne	.+26     	; 0x1b7c <__vector_18+0x46>
			{
				global_UART0String[UART0StrCount] = nextChar;
    1b62:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <UART0StrCount>
    1b66:	f0 e0       	ldi	r31, 0x00	; 0
    1b68:	ed 56       	subi	r30, 0x6D	; 109
    1b6a:	fe 4f       	sbci	r31, 0xFE	; 254
    1b6c:	84 e2       	ldi	r24, 0x24	; 36
    1b6e:	80 83       	st	Z, r24
				UART0StrCount++;
    1b70:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1b74:	8f 5f       	subi	r24, 0xFF	; 255
    1b76:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <UART0StrCount>
    1b7a:	2d c0       	rjmp	.+90     	; 0x1bd6 <__vector_18+0xa0>
			}
			else
			{
				UART0StrCount = 0;
    1b7c:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <UART0StrCount>
    1b80:	2a c0       	rjmp	.+84     	; 0x1bd6 <__vector_18+0xa0>
			}
		}
		else if (UART0StrCount == 1)
    1b82:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1b86:	81 30       	cpi	r24, 0x01	; 1
    1b88:	91 f4       	brne	.+36     	; 0x1bae <__vector_18+0x78>
		{
			if(nextChar == 'A')
    1b8a:	91 34       	cpi	r25, 0x41	; 65
    1b8c:	69 f4       	brne	.+26     	; 0x1ba8 <__vector_18+0x72>
			{
				global_UART0String[UART0StrCount] = nextChar;
    1b8e:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <UART0StrCount>
    1b92:	f0 e0       	ldi	r31, 0x00	; 0
    1b94:	ed 56       	subi	r30, 0x6D	; 109
    1b96:	fe 4f       	sbci	r31, 0xFE	; 254
    1b98:	81 e4       	ldi	r24, 0x41	; 65
    1b9a:	80 83       	st	Z, r24
				UART0StrCount++;
    1b9c:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1ba0:	8f 5f       	subi	r24, 0xFF	; 255
    1ba2:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <UART0StrCount>
    1ba6:	17 c0       	rjmp	.+46     	; 0x1bd6 <__vector_18+0xa0>
			}
			else
			{
				UART0StrCount = 0;
    1ba8:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <UART0StrCount>
    1bac:	14 c0       	rjmp	.+40     	; 0x1bd6 <__vector_18+0xa0>
			}			
		}
		else 
		{
			global_UART0String[UART0StrCount] = nextChar;		// add the received char to the string
    1bae:	e0 91 d8 01 	lds	r30, 0x01D8	; 0x8001d8 <UART0StrCount>
    1bb2:	f0 e0       	ldi	r31, 0x00	; 0
    1bb4:	ed 56       	subi	r30, 0x6D	; 109
    1bb6:	fe 4f       	sbci	r31, 0xFE	; 254
    1bb8:	90 83       	st	Z, r25
			UART0StrCount++;									// and increment the array index
    1bba:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1bbe:	8f 5f       	subi	r24, 0xFF	; 255
    1bc0:	80 93 d8 01 	sts	0x01D8, r24	; 0x8001d8 <UART0StrCount>
			if(UART0StrCount >= DATA_REC_LEN+2)
    1bc4:	80 91 d8 01 	lds	r24, 0x01D8	; 0x8001d8 <UART0StrCount>
    1bc8:	8f 31       	cpi	r24, 0x1F	; 31
    1bca:	28 f0       	brcs	.+10     	; 0x1bd6 <__vector_18+0xa0>
			{
				global_RX0Complete = 1;
    1bcc:	81 e0       	ldi	r24, 0x01	; 1
    1bce:	80 93 b3 01 	sts	0x01B3, r24	; 0x8001b3 <global_RX0Complete>
				UART0StrCount = 0;
    1bd2:	10 92 d8 01 	sts	0x01D8, r1	; 0x8001d8 <UART0StrCount>
			}
		}
	}
}
    1bd6:	ff 91       	pop	r31
    1bd8:	ef 91       	pop	r30
    1bda:	9f 91       	pop	r25
    1bdc:	8f 91       	pop	r24
    1bde:	0f 90       	pop	r0
    1be0:	0b be       	out	0x3b, r0	; 59
    1be2:	0f 90       	pop	r0
    1be4:	0f be       	out	0x3f, r0	; 63
    1be6:	0f 90       	pop	r0
    1be8:	1f 90       	pop	r1
    1bea:	18 95       	reti

00001bec <__vector_30>:

// ISR USART1 receive interrupt
ISR(USART1_RX_vect)
{
    1bec:	1f 92       	push	r1
    1bee:	0f 92       	push	r0
    1bf0:	0f b6       	in	r0, 0x3f	; 63
    1bf2:	0f 92       	push	r0
    1bf4:	11 24       	eor	r1, r1
    1bf6:	0b b6       	in	r0, 0x3b	; 59
    1bf8:	0f 92       	push	r0
    1bfa:	8f 93       	push	r24
    1bfc:	9f 93       	push	r25
    1bfe:	ef 93       	push	r30
    1c00:	ff 93       	push	r31
	uint8_t nextChar;

	nextChar = UDR1;										// get received char from buffer
    1c02:	90 91 9c 00 	lds	r25, 0x009C	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
	
	// if the string is completely received global_RX1Complete = 1 -> reject char
	if(global_RX1Complete == 0)
    1c06:	80 91 b2 01 	lds	r24, 0x01B2	; 0x8001b2 <global_RX1Complete>
    1c0a:	81 11       	cpse	r24, r1
    1c0c:	40 c0       	rjmp	.+128    	; 0x1c8e <__vector_30+0xa2>
	{
		if (UART1StrCount == 0)
    1c0e:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c12:	81 11       	cpse	r24, r1
    1c14:	12 c0       	rjmp	.+36     	; 0x1c3a <__vector_30+0x4e>
		{
			if(nextChar == '$')
    1c16:	94 32       	cpi	r25, 0x24	; 36
    1c18:	69 f4       	brne	.+26     	; 0x1c34 <__vector_30+0x48>
			{
				global_UART1String[UART1StrCount] = nextChar;
    1c1a:	e0 91 d9 01 	lds	r30, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	ec 54       	subi	r30, 0x4C	; 76
    1c22:	fe 4f       	sbci	r31, 0xFE	; 254
    1c24:	84 e2       	ldi	r24, 0x24	; 36
    1c26:	80 83       	st	Z, r24
				UART1StrCount++;
    1c28:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c2c:	8f 5f       	subi	r24, 0xFF	; 255
    1c2e:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <UART1StrCount>
    1c32:	2d c0       	rjmp	.+90     	; 0x1c8e <__vector_30+0xa2>
			}
			else
			{
				UART1StrCount = 0;
    1c34:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <UART1StrCount>
    1c38:	2a c0       	rjmp	.+84     	; 0x1c8e <__vector_30+0xa2>
			}
		}
		else if (UART1StrCount == 1)
    1c3a:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c3e:	81 30       	cpi	r24, 0x01	; 1
    1c40:	91 f4       	brne	.+36     	; 0x1c66 <__vector_30+0x7a>
		{
			if(nextChar == 'A')
    1c42:	91 34       	cpi	r25, 0x41	; 65
    1c44:	69 f4       	brne	.+26     	; 0x1c60 <__vector_30+0x74>
			{
				global_UART1String[UART1StrCount] = nextChar;
    1c46:	e0 91 d9 01 	lds	r30, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	ec 54       	subi	r30, 0x4C	; 76
    1c4e:	fe 4f       	sbci	r31, 0xFE	; 254
    1c50:	81 e4       	ldi	r24, 0x41	; 65
    1c52:	80 83       	st	Z, r24
				UART1StrCount++;
    1c54:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c58:	8f 5f       	subi	r24, 0xFF	; 255
    1c5a:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <UART1StrCount>
    1c5e:	17 c0       	rjmp	.+46     	; 0x1c8e <__vector_30+0xa2>
			}
			else
			{
				UART1StrCount = 0;
    1c60:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <UART1StrCount>
    1c64:	14 c0       	rjmp	.+40     	; 0x1c8e <__vector_30+0xa2>
			}
		}
		else
		{
			global_UART1String[UART1StrCount] = nextChar;		// add the received char to the string
    1c66:	e0 91 d9 01 	lds	r30, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c6a:	f0 e0       	ldi	r31, 0x00	; 0
    1c6c:	ec 54       	subi	r30, 0x4C	; 76
    1c6e:	fe 4f       	sbci	r31, 0xFE	; 254
    1c70:	90 83       	st	Z, r25
			UART1StrCount++;									// and increment the array index
    1c72:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c76:	8f 5f       	subi	r24, 0xFF	; 255
    1c78:	80 93 d9 01 	sts	0x01D9, r24	; 0x8001d9 <UART1StrCount>
			if(UART1StrCount >= DATA_REC_LEN+2)
    1c7c:	80 91 d9 01 	lds	r24, 0x01D9	; 0x8001d9 <UART1StrCount>
    1c80:	8f 31       	cpi	r24, 0x1F	; 31
    1c82:	28 f0       	brcs	.+10     	; 0x1c8e <__vector_30+0xa2>
			{
				global_RX1Complete = 1;
    1c84:	81 e0       	ldi	r24, 0x01	; 1
    1c86:	80 93 b2 01 	sts	0x01B2, r24	; 0x8001b2 <global_RX1Complete>
				UART1StrCount = 0;
    1c8a:	10 92 d9 01 	sts	0x01D9, r1	; 0x8001d9 <UART1StrCount>
			global_RX1Complete = 1;
			UART1StrCount = 0;
		}
	}
*/
}
    1c8e:	ff 91       	pop	r31
    1c90:	ef 91       	pop	r30
    1c92:	9f 91       	pop	r25
    1c94:	8f 91       	pop	r24
    1c96:	0f 90       	pop	r0
    1c98:	0b be       	out	0x3b, r0	; 59
    1c9a:	0f 90       	pop	r0
    1c9c:	0f be       	out	0x3f, r0	; 63
    1c9e:	0f 90       	pop	r0
    1ca0:	1f 90       	pop	r1
    1ca2:	18 95       	reti

00001ca4 <__vector_19>:

// ISR USART0 data register empty interrupt
ISR(USART0_UDRE_vect)
{
    1ca4:	1f 92       	push	r1
    1ca6:	0f 92       	push	r0
    1ca8:	0f b6       	in	r0, 0x3f	; 63
    1caa:	0f 92       	push	r0
    1cac:	11 24       	eor	r1, r1
    1cae:	0b b6       	in	r0, 0x3b	; 59
    1cb0:	0f 92       	push	r0
    1cb2:	8f 93       	push	r24
    1cb4:	9f 93       	push	r25
    1cb6:	ef 93       	push	r30
    1cb8:	ff 93       	push	r31
	// if the end of the string is not reached
    if(TXSend0 < TXLength0)
    1cba:	90 91 91 01 	lds	r25, 0x0191	; 0x800191 <TXSend0>
    1cbe:	80 91 db 01 	lds	r24, 0x01DB	; 0x8001db <TXLength0>
    1cc2:	98 17       	cp	r25, r24
    1cc4:	80 f4       	brcc	.+32     	; 0x1ce6 <__vector_19+0x42>
    {
		UDR0 = TXBuff0[TXSend0];					// send next char
    1cc6:	80 91 91 01 	lds	r24, 0x0191	; 0x800191 <TXSend0>
    1cca:	e0 91 d6 01 	lds	r30, 0x01D6	; 0x8001d6 <TXBuff0>
    1cce:	f0 91 d7 01 	lds	r31, 0x01D7	; 0x8001d7 <TXBuff0+0x1>
    1cd2:	e8 0f       	add	r30, r24
    1cd4:	f1 1d       	adc	r31, r1
    1cd6:	80 81       	ld	r24, Z
    1cd8:	8c b9       	out	0x0c, r24	; 12
		TXSend0++;									// increment send position
    1cda:	80 91 91 01 	lds	r24, 0x0191	; 0x800191 <TXSend0>
    1cde:	8f 5f       	subi	r24, 0xFF	; 255
    1ce0:	80 93 91 01 	sts	0x0191, r24	; 0x800191 <TXSend0>
    1ce4:	08 c0       	rjmp	.+16     	; 0x1cf6 <__vector_19+0x52>
	}
	else
	{
		TXSend0 = 0;								// reset send position
    1ce6:	10 92 91 01 	sts	0x0191, r1	; 0x800191 <TXSend0>
		TXLength0 = 0;								// reset length
    1cea:	10 92 db 01 	sts	0x01DB, r1	; 0x8001db <TXLength0>
		global_TX0Complete = 1;						// indicate that the transmission is complete
    1cee:	81 e0       	ldi	r24, 0x01	; 1
    1cf0:	80 93 92 01 	sts	0x0192, r24	; 0x800192 <global_TX0Complete>
		UCSR0B &= ~(1<<UDRIE0);						// disable data register empty interrupt
    1cf4:	55 98       	cbi	0x0a, 5	; 10
	}
}
    1cf6:	ff 91       	pop	r31
    1cf8:	ef 91       	pop	r30
    1cfa:	9f 91       	pop	r25
    1cfc:	8f 91       	pop	r24
    1cfe:	0f 90       	pop	r0
    1d00:	0b be       	out	0x3b, r0	; 59
    1d02:	0f 90       	pop	r0
    1d04:	0f be       	out	0x3f, r0	; 63
    1d06:	0f 90       	pop	r0
    1d08:	1f 90       	pop	r1
    1d0a:	18 95       	reti

00001d0c <__vector_31>:

// ISR USART1 data register empty interrupt
ISR(USART1_UDRE_vect)
{
    1d0c:	1f 92       	push	r1
    1d0e:	0f 92       	push	r0
    1d10:	0f b6       	in	r0, 0x3f	; 63
    1d12:	0f 92       	push	r0
    1d14:	11 24       	eor	r1, r1
    1d16:	0b b6       	in	r0, 0x3b	; 59
    1d18:	0f 92       	push	r0
    1d1a:	8f 93       	push	r24
    1d1c:	9f 93       	push	r25
    1d1e:	ef 93       	push	r30
    1d20:	ff 93       	push	r31
    // if the end of the string is not reached
	if(TXSend1 < TXLength1)
    1d22:	90 91 dc 01 	lds	r25, 0x01DC	; 0x8001dc <TXSend1>
    1d26:	80 91 da 01 	lds	r24, 0x01DA	; 0x8001da <TXLength1>
    1d2a:	98 17       	cp	r25, r24
    1d2c:	88 f4       	brcc	.+34     	; 0x1d50 <__vector_31+0x44>
    {
		UDR1 = TXBuff1[TXSend1];					// send next char
    1d2e:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <TXSend1>
    1d32:	e0 91 d4 01 	lds	r30, 0x01D4	; 0x8001d4 <TXBuff1>
    1d36:	f0 91 d5 01 	lds	r31, 0x01D5	; 0x8001d5 <TXBuff1+0x1>
    1d3a:	e8 0f       	add	r30, r24
    1d3c:	f1 1d       	adc	r31, r1
    1d3e:	80 81       	ld	r24, Z
    1d40:	80 93 9c 00 	sts	0x009C, r24	; 0x80009c <__TEXT_REGION_LENGTH__+0x7e009c>
		TXSend1++;									// increment send position
    1d44:	80 91 dc 01 	lds	r24, 0x01DC	; 0x8001dc <TXSend1>
    1d48:	8f 5f       	subi	r24, 0xFF	; 255
    1d4a:	80 93 dc 01 	sts	0x01DC, r24	; 0x8001dc <TXSend1>
    1d4e:	0c c0       	rjmp	.+24     	; 0x1d68 <__vector_31+0x5c>
	}
	else
	{
		TXSend1 = 0;								// reset send position
    1d50:	10 92 dc 01 	sts	0x01DC, r1	; 0x8001dc <TXSend1>
		TXLength1 = 0;								// reset length
    1d54:	10 92 da 01 	sts	0x01DA, r1	; 0x8001da <TXLength1>
		global_TX1Complete = 1;						// indicate that the transmission is complete
    1d58:	81 e0       	ldi	r24, 0x01	; 1
    1d5a:	80 93 d3 01 	sts	0x01D3, r24	; 0x8001d3 <global_TX1Complete>
		UCSR1B &= ~(1<<UDRIE1);						// disable data register empty interrupt
    1d5e:	ea e9       	ldi	r30, 0x9A	; 154
    1d60:	f0 e0       	ldi	r31, 0x00	; 0
    1d62:	80 81       	ld	r24, Z
    1d64:	8f 7d       	andi	r24, 0xDF	; 223
    1d66:	80 83       	st	Z, r24
	}
}
    1d68:	ff 91       	pop	r31
    1d6a:	ef 91       	pop	r30
    1d6c:	9f 91       	pop	r25
    1d6e:	8f 91       	pop	r24
    1d70:	0f 90       	pop	r0
    1d72:	0b be       	out	0x3b, r0	; 59
    1d74:	0f 90       	pop	r0
    1d76:	0f be       	out	0x3f, r0	; 63
    1d78:	0f 90       	pop	r0
    1d7a:	1f 90       	pop	r1
    1d7c:	18 95       	reti

00001d7e <__divsf3>:
    1d7e:	0c d0       	rcall	.+24     	; 0x1d98 <__divsf3x>
    1d80:	eb c0       	rjmp	.+470    	; 0x1f58 <__fp_round>
    1d82:	e3 d0       	rcall	.+454    	; 0x1f4a <__fp_pscB>
    1d84:	40 f0       	brcs	.+16     	; 0x1d96 <__divsf3+0x18>
    1d86:	da d0       	rcall	.+436    	; 0x1f3c <__fp_pscA>
    1d88:	30 f0       	brcs	.+12     	; 0x1d96 <__divsf3+0x18>
    1d8a:	21 f4       	brne	.+8      	; 0x1d94 <__divsf3+0x16>
    1d8c:	5f 3f       	cpi	r21, 0xFF	; 255
    1d8e:	19 f0       	breq	.+6      	; 0x1d96 <__divsf3+0x18>
    1d90:	cc c0       	rjmp	.+408    	; 0x1f2a <__fp_inf>
    1d92:	51 11       	cpse	r21, r1
    1d94:	15 c1       	rjmp	.+554    	; 0x1fc0 <__fp_szero>
    1d96:	cf c0       	rjmp	.+414    	; 0x1f36 <__fp_nan>

00001d98 <__divsf3x>:
    1d98:	f0 d0       	rcall	.+480    	; 0x1f7a <__fp_split3>
    1d9a:	98 f3       	brcs	.-26     	; 0x1d82 <__divsf3+0x4>

00001d9c <__divsf3_pse>:
    1d9c:	99 23       	and	r25, r25
    1d9e:	c9 f3       	breq	.-14     	; 0x1d92 <__divsf3+0x14>
    1da0:	55 23       	and	r21, r21
    1da2:	b1 f3       	breq	.-20     	; 0x1d90 <__divsf3+0x12>
    1da4:	95 1b       	sub	r25, r21
    1da6:	55 0b       	sbc	r21, r21
    1da8:	bb 27       	eor	r27, r27
    1daa:	aa 27       	eor	r26, r26
    1dac:	62 17       	cp	r22, r18
    1dae:	73 07       	cpc	r23, r19
    1db0:	84 07       	cpc	r24, r20
    1db2:	38 f0       	brcs	.+14     	; 0x1dc2 <__divsf3_pse+0x26>
    1db4:	9f 5f       	subi	r25, 0xFF	; 255
    1db6:	5f 4f       	sbci	r21, 0xFF	; 255
    1db8:	22 0f       	add	r18, r18
    1dba:	33 1f       	adc	r19, r19
    1dbc:	44 1f       	adc	r20, r20
    1dbe:	aa 1f       	adc	r26, r26
    1dc0:	a9 f3       	breq	.-22     	; 0x1dac <__divsf3_pse+0x10>
    1dc2:	33 d0       	rcall	.+102    	; 0x1e2a <__divsf3_pse+0x8e>
    1dc4:	0e 2e       	mov	r0, r30
    1dc6:	3a f0       	brmi	.+14     	; 0x1dd6 <__divsf3_pse+0x3a>
    1dc8:	e0 e8       	ldi	r30, 0x80	; 128
    1dca:	30 d0       	rcall	.+96     	; 0x1e2c <__divsf3_pse+0x90>
    1dcc:	91 50       	subi	r25, 0x01	; 1
    1dce:	50 40       	sbci	r21, 0x00	; 0
    1dd0:	e6 95       	lsr	r30
    1dd2:	00 1c       	adc	r0, r0
    1dd4:	ca f7       	brpl	.-14     	; 0x1dc8 <__divsf3_pse+0x2c>
    1dd6:	29 d0       	rcall	.+82     	; 0x1e2a <__divsf3_pse+0x8e>
    1dd8:	fe 2f       	mov	r31, r30
    1dda:	27 d0       	rcall	.+78     	; 0x1e2a <__divsf3_pse+0x8e>
    1ddc:	66 0f       	add	r22, r22
    1dde:	77 1f       	adc	r23, r23
    1de0:	88 1f       	adc	r24, r24
    1de2:	bb 1f       	adc	r27, r27
    1de4:	26 17       	cp	r18, r22
    1de6:	37 07       	cpc	r19, r23
    1de8:	48 07       	cpc	r20, r24
    1dea:	ab 07       	cpc	r26, r27
    1dec:	b0 e8       	ldi	r27, 0x80	; 128
    1dee:	09 f0       	breq	.+2      	; 0x1df2 <__divsf3_pse+0x56>
    1df0:	bb 0b       	sbc	r27, r27
    1df2:	80 2d       	mov	r24, r0
    1df4:	bf 01       	movw	r22, r30
    1df6:	ff 27       	eor	r31, r31
    1df8:	93 58       	subi	r25, 0x83	; 131
    1dfa:	5f 4f       	sbci	r21, 0xFF	; 255
    1dfc:	2a f0       	brmi	.+10     	; 0x1e08 <__divsf3_pse+0x6c>
    1dfe:	9e 3f       	cpi	r25, 0xFE	; 254
    1e00:	51 05       	cpc	r21, r1
    1e02:	68 f0       	brcs	.+26     	; 0x1e1e <__divsf3_pse+0x82>
    1e04:	92 c0       	rjmp	.+292    	; 0x1f2a <__fp_inf>
    1e06:	dc c0       	rjmp	.+440    	; 0x1fc0 <__fp_szero>
    1e08:	5f 3f       	cpi	r21, 0xFF	; 255
    1e0a:	ec f3       	brlt	.-6      	; 0x1e06 <__divsf3_pse+0x6a>
    1e0c:	98 3e       	cpi	r25, 0xE8	; 232
    1e0e:	dc f3       	brlt	.-10     	; 0x1e06 <__divsf3_pse+0x6a>
    1e10:	86 95       	lsr	r24
    1e12:	77 95       	ror	r23
    1e14:	67 95       	ror	r22
    1e16:	b7 95       	ror	r27
    1e18:	f7 95       	ror	r31
    1e1a:	9f 5f       	subi	r25, 0xFF	; 255
    1e1c:	c9 f7       	brne	.-14     	; 0x1e10 <__divsf3_pse+0x74>
    1e1e:	88 0f       	add	r24, r24
    1e20:	91 1d       	adc	r25, r1
    1e22:	96 95       	lsr	r25
    1e24:	87 95       	ror	r24
    1e26:	97 f9       	bld	r25, 7
    1e28:	08 95       	ret
    1e2a:	e1 e0       	ldi	r30, 0x01	; 1
    1e2c:	66 0f       	add	r22, r22
    1e2e:	77 1f       	adc	r23, r23
    1e30:	88 1f       	adc	r24, r24
    1e32:	bb 1f       	adc	r27, r27
    1e34:	62 17       	cp	r22, r18
    1e36:	73 07       	cpc	r23, r19
    1e38:	84 07       	cpc	r24, r20
    1e3a:	ba 07       	cpc	r27, r26
    1e3c:	20 f0       	brcs	.+8      	; 0x1e46 <__divsf3_pse+0xaa>
    1e3e:	62 1b       	sub	r22, r18
    1e40:	73 0b       	sbc	r23, r19
    1e42:	84 0b       	sbc	r24, r20
    1e44:	ba 0b       	sbc	r27, r26
    1e46:	ee 1f       	adc	r30, r30
    1e48:	88 f7       	brcc	.-30     	; 0x1e2c <__divsf3_pse+0x90>
    1e4a:	e0 95       	com	r30
    1e4c:	08 95       	ret

00001e4e <__fixsfsi>:
    1e4e:	04 d0       	rcall	.+8      	; 0x1e58 <__fixunssfsi>
    1e50:	68 94       	set
    1e52:	b1 11       	cpse	r27, r1
    1e54:	b5 c0       	rjmp	.+362    	; 0x1fc0 <__fp_szero>
    1e56:	08 95       	ret

00001e58 <__fixunssfsi>:
    1e58:	98 d0       	rcall	.+304    	; 0x1f8a <__fp_splitA>
    1e5a:	88 f0       	brcs	.+34     	; 0x1e7e <__fixunssfsi+0x26>
    1e5c:	9f 57       	subi	r25, 0x7F	; 127
    1e5e:	90 f0       	brcs	.+36     	; 0x1e84 <__fixunssfsi+0x2c>
    1e60:	b9 2f       	mov	r27, r25
    1e62:	99 27       	eor	r25, r25
    1e64:	b7 51       	subi	r27, 0x17	; 23
    1e66:	a0 f0       	brcs	.+40     	; 0x1e90 <__fixunssfsi+0x38>
    1e68:	d1 f0       	breq	.+52     	; 0x1e9e <__fixunssfsi+0x46>
    1e6a:	66 0f       	add	r22, r22
    1e6c:	77 1f       	adc	r23, r23
    1e6e:	88 1f       	adc	r24, r24
    1e70:	99 1f       	adc	r25, r25
    1e72:	1a f0       	brmi	.+6      	; 0x1e7a <__fixunssfsi+0x22>
    1e74:	ba 95       	dec	r27
    1e76:	c9 f7       	brne	.-14     	; 0x1e6a <__fixunssfsi+0x12>
    1e78:	12 c0       	rjmp	.+36     	; 0x1e9e <__fixunssfsi+0x46>
    1e7a:	b1 30       	cpi	r27, 0x01	; 1
    1e7c:	81 f0       	breq	.+32     	; 0x1e9e <__fixunssfsi+0x46>
    1e7e:	9f d0       	rcall	.+318    	; 0x1fbe <__fp_zero>
    1e80:	b1 e0       	ldi	r27, 0x01	; 1
    1e82:	08 95       	ret
    1e84:	9c c0       	rjmp	.+312    	; 0x1fbe <__fp_zero>
    1e86:	67 2f       	mov	r22, r23
    1e88:	78 2f       	mov	r23, r24
    1e8a:	88 27       	eor	r24, r24
    1e8c:	b8 5f       	subi	r27, 0xF8	; 248
    1e8e:	39 f0       	breq	.+14     	; 0x1e9e <__fixunssfsi+0x46>
    1e90:	b9 3f       	cpi	r27, 0xF9	; 249
    1e92:	cc f3       	brlt	.-14     	; 0x1e86 <__fixunssfsi+0x2e>
    1e94:	86 95       	lsr	r24
    1e96:	77 95       	ror	r23
    1e98:	67 95       	ror	r22
    1e9a:	b3 95       	inc	r27
    1e9c:	d9 f7       	brne	.-10     	; 0x1e94 <__fixunssfsi+0x3c>
    1e9e:	3e f4       	brtc	.+14     	; 0x1eae <__fixunssfsi+0x56>
    1ea0:	90 95       	com	r25
    1ea2:	80 95       	com	r24
    1ea4:	70 95       	com	r23
    1ea6:	61 95       	neg	r22
    1ea8:	7f 4f       	sbci	r23, 0xFF	; 255
    1eaa:	8f 4f       	sbci	r24, 0xFF	; 255
    1eac:	9f 4f       	sbci	r25, 0xFF	; 255
    1eae:	08 95       	ret

00001eb0 <__floatunsisf>:
    1eb0:	e8 94       	clt
    1eb2:	09 c0       	rjmp	.+18     	; 0x1ec6 <__floatsisf+0x12>

00001eb4 <__floatsisf>:
    1eb4:	97 fb       	bst	r25, 7
    1eb6:	3e f4       	brtc	.+14     	; 0x1ec6 <__floatsisf+0x12>
    1eb8:	90 95       	com	r25
    1eba:	80 95       	com	r24
    1ebc:	70 95       	com	r23
    1ebe:	61 95       	neg	r22
    1ec0:	7f 4f       	sbci	r23, 0xFF	; 255
    1ec2:	8f 4f       	sbci	r24, 0xFF	; 255
    1ec4:	9f 4f       	sbci	r25, 0xFF	; 255
    1ec6:	99 23       	and	r25, r25
    1ec8:	a9 f0       	breq	.+42     	; 0x1ef4 <__floatsisf+0x40>
    1eca:	f9 2f       	mov	r31, r25
    1ecc:	96 e9       	ldi	r25, 0x96	; 150
    1ece:	bb 27       	eor	r27, r27
    1ed0:	93 95       	inc	r25
    1ed2:	f6 95       	lsr	r31
    1ed4:	87 95       	ror	r24
    1ed6:	77 95       	ror	r23
    1ed8:	67 95       	ror	r22
    1eda:	b7 95       	ror	r27
    1edc:	f1 11       	cpse	r31, r1
    1ede:	f8 cf       	rjmp	.-16     	; 0x1ed0 <__floatsisf+0x1c>
    1ee0:	fa f4       	brpl	.+62     	; 0x1f20 <__floatsisf+0x6c>
    1ee2:	bb 0f       	add	r27, r27
    1ee4:	11 f4       	brne	.+4      	; 0x1eea <__floatsisf+0x36>
    1ee6:	60 ff       	sbrs	r22, 0
    1ee8:	1b c0       	rjmp	.+54     	; 0x1f20 <__floatsisf+0x6c>
    1eea:	6f 5f       	subi	r22, 0xFF	; 255
    1eec:	7f 4f       	sbci	r23, 0xFF	; 255
    1eee:	8f 4f       	sbci	r24, 0xFF	; 255
    1ef0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ef2:	16 c0       	rjmp	.+44     	; 0x1f20 <__floatsisf+0x6c>
    1ef4:	88 23       	and	r24, r24
    1ef6:	11 f0       	breq	.+4      	; 0x1efc <__floatsisf+0x48>
    1ef8:	96 e9       	ldi	r25, 0x96	; 150
    1efa:	11 c0       	rjmp	.+34     	; 0x1f1e <__floatsisf+0x6a>
    1efc:	77 23       	and	r23, r23
    1efe:	21 f0       	breq	.+8      	; 0x1f08 <__floatsisf+0x54>
    1f00:	9e e8       	ldi	r25, 0x8E	; 142
    1f02:	87 2f       	mov	r24, r23
    1f04:	76 2f       	mov	r23, r22
    1f06:	05 c0       	rjmp	.+10     	; 0x1f12 <__floatsisf+0x5e>
    1f08:	66 23       	and	r22, r22
    1f0a:	71 f0       	breq	.+28     	; 0x1f28 <__floatsisf+0x74>
    1f0c:	96 e8       	ldi	r25, 0x86	; 134
    1f0e:	86 2f       	mov	r24, r22
    1f10:	70 e0       	ldi	r23, 0x00	; 0
    1f12:	60 e0       	ldi	r22, 0x00	; 0
    1f14:	2a f0       	brmi	.+10     	; 0x1f20 <__floatsisf+0x6c>
    1f16:	9a 95       	dec	r25
    1f18:	66 0f       	add	r22, r22
    1f1a:	77 1f       	adc	r23, r23
    1f1c:	88 1f       	adc	r24, r24
    1f1e:	da f7       	brpl	.-10     	; 0x1f16 <__floatsisf+0x62>
    1f20:	88 0f       	add	r24, r24
    1f22:	96 95       	lsr	r25
    1f24:	87 95       	ror	r24
    1f26:	97 f9       	bld	r25, 7
    1f28:	08 95       	ret

00001f2a <__fp_inf>:
    1f2a:	97 f9       	bld	r25, 7
    1f2c:	9f 67       	ori	r25, 0x7F	; 127
    1f2e:	80 e8       	ldi	r24, 0x80	; 128
    1f30:	70 e0       	ldi	r23, 0x00	; 0
    1f32:	60 e0       	ldi	r22, 0x00	; 0
    1f34:	08 95       	ret

00001f36 <__fp_nan>:
    1f36:	9f ef       	ldi	r25, 0xFF	; 255
    1f38:	80 ec       	ldi	r24, 0xC0	; 192
    1f3a:	08 95       	ret

00001f3c <__fp_pscA>:
    1f3c:	00 24       	eor	r0, r0
    1f3e:	0a 94       	dec	r0
    1f40:	16 16       	cp	r1, r22
    1f42:	17 06       	cpc	r1, r23
    1f44:	18 06       	cpc	r1, r24
    1f46:	09 06       	cpc	r0, r25
    1f48:	08 95       	ret

00001f4a <__fp_pscB>:
    1f4a:	00 24       	eor	r0, r0
    1f4c:	0a 94       	dec	r0
    1f4e:	12 16       	cp	r1, r18
    1f50:	13 06       	cpc	r1, r19
    1f52:	14 06       	cpc	r1, r20
    1f54:	05 06       	cpc	r0, r21
    1f56:	08 95       	ret

00001f58 <__fp_round>:
    1f58:	09 2e       	mov	r0, r25
    1f5a:	03 94       	inc	r0
    1f5c:	00 0c       	add	r0, r0
    1f5e:	11 f4       	brne	.+4      	; 0x1f64 <__fp_round+0xc>
    1f60:	88 23       	and	r24, r24
    1f62:	52 f0       	brmi	.+20     	; 0x1f78 <__fp_round+0x20>
    1f64:	bb 0f       	add	r27, r27
    1f66:	40 f4       	brcc	.+16     	; 0x1f78 <__fp_round+0x20>
    1f68:	bf 2b       	or	r27, r31
    1f6a:	11 f4       	brne	.+4      	; 0x1f70 <__fp_round+0x18>
    1f6c:	60 ff       	sbrs	r22, 0
    1f6e:	04 c0       	rjmp	.+8      	; 0x1f78 <__fp_round+0x20>
    1f70:	6f 5f       	subi	r22, 0xFF	; 255
    1f72:	7f 4f       	sbci	r23, 0xFF	; 255
    1f74:	8f 4f       	sbci	r24, 0xFF	; 255
    1f76:	9f 4f       	sbci	r25, 0xFF	; 255
    1f78:	08 95       	ret

00001f7a <__fp_split3>:
    1f7a:	57 fd       	sbrc	r21, 7
    1f7c:	90 58       	subi	r25, 0x80	; 128
    1f7e:	44 0f       	add	r20, r20
    1f80:	55 1f       	adc	r21, r21
    1f82:	59 f0       	breq	.+22     	; 0x1f9a <__fp_splitA+0x10>
    1f84:	5f 3f       	cpi	r21, 0xFF	; 255
    1f86:	71 f0       	breq	.+28     	; 0x1fa4 <__fp_splitA+0x1a>
    1f88:	47 95       	ror	r20

00001f8a <__fp_splitA>:
    1f8a:	88 0f       	add	r24, r24
    1f8c:	97 fb       	bst	r25, 7
    1f8e:	99 1f       	adc	r25, r25
    1f90:	61 f0       	breq	.+24     	; 0x1faa <__fp_splitA+0x20>
    1f92:	9f 3f       	cpi	r25, 0xFF	; 255
    1f94:	79 f0       	breq	.+30     	; 0x1fb4 <__fp_splitA+0x2a>
    1f96:	87 95       	ror	r24
    1f98:	08 95       	ret
    1f9a:	12 16       	cp	r1, r18
    1f9c:	13 06       	cpc	r1, r19
    1f9e:	14 06       	cpc	r1, r20
    1fa0:	55 1f       	adc	r21, r21
    1fa2:	f2 cf       	rjmp	.-28     	; 0x1f88 <__fp_split3+0xe>
    1fa4:	46 95       	lsr	r20
    1fa6:	f1 df       	rcall	.-30     	; 0x1f8a <__fp_splitA>
    1fa8:	08 c0       	rjmp	.+16     	; 0x1fba <__fp_splitA+0x30>
    1faa:	16 16       	cp	r1, r22
    1fac:	17 06       	cpc	r1, r23
    1fae:	18 06       	cpc	r1, r24
    1fb0:	99 1f       	adc	r25, r25
    1fb2:	f1 cf       	rjmp	.-30     	; 0x1f96 <__fp_splitA+0xc>
    1fb4:	86 95       	lsr	r24
    1fb6:	71 05       	cpc	r23, r1
    1fb8:	61 05       	cpc	r22, r1
    1fba:	08 94       	sec
    1fbc:	08 95       	ret

00001fbe <__fp_zero>:
    1fbe:	e8 94       	clt

00001fc0 <__fp_szero>:
    1fc0:	bb 27       	eor	r27, r27
    1fc2:	66 27       	eor	r22, r22
    1fc4:	77 27       	eor	r23, r23
    1fc6:	cb 01       	movw	r24, r22
    1fc8:	97 f9       	bld	r25, 7
    1fca:	08 95       	ret

00001fcc <__mulsf3>:
    1fcc:	0b d0       	rcall	.+22     	; 0x1fe4 <__mulsf3x>
    1fce:	c4 cf       	rjmp	.-120    	; 0x1f58 <__fp_round>
    1fd0:	b5 df       	rcall	.-150    	; 0x1f3c <__fp_pscA>
    1fd2:	28 f0       	brcs	.+10     	; 0x1fde <__mulsf3+0x12>
    1fd4:	ba df       	rcall	.-140    	; 0x1f4a <__fp_pscB>
    1fd6:	18 f0       	brcs	.+6      	; 0x1fde <__mulsf3+0x12>
    1fd8:	95 23       	and	r25, r21
    1fda:	09 f0       	breq	.+2      	; 0x1fde <__mulsf3+0x12>
    1fdc:	a6 cf       	rjmp	.-180    	; 0x1f2a <__fp_inf>
    1fde:	ab cf       	rjmp	.-170    	; 0x1f36 <__fp_nan>
    1fe0:	11 24       	eor	r1, r1
    1fe2:	ee cf       	rjmp	.-36     	; 0x1fc0 <__fp_szero>

00001fe4 <__mulsf3x>:
    1fe4:	ca df       	rcall	.-108    	; 0x1f7a <__fp_split3>
    1fe6:	a0 f3       	brcs	.-24     	; 0x1fd0 <__mulsf3+0x4>

00001fe8 <__mulsf3_pse>:
    1fe8:	95 9f       	mul	r25, r21
    1fea:	d1 f3       	breq	.-12     	; 0x1fe0 <__mulsf3+0x14>
    1fec:	95 0f       	add	r25, r21
    1fee:	50 e0       	ldi	r21, 0x00	; 0
    1ff0:	55 1f       	adc	r21, r21
    1ff2:	62 9f       	mul	r22, r18
    1ff4:	f0 01       	movw	r30, r0
    1ff6:	72 9f       	mul	r23, r18
    1ff8:	bb 27       	eor	r27, r27
    1ffa:	f0 0d       	add	r31, r0
    1ffc:	b1 1d       	adc	r27, r1
    1ffe:	63 9f       	mul	r22, r19
    2000:	aa 27       	eor	r26, r26
    2002:	f0 0d       	add	r31, r0
    2004:	b1 1d       	adc	r27, r1
    2006:	aa 1f       	adc	r26, r26
    2008:	64 9f       	mul	r22, r20
    200a:	66 27       	eor	r22, r22
    200c:	b0 0d       	add	r27, r0
    200e:	a1 1d       	adc	r26, r1
    2010:	66 1f       	adc	r22, r22
    2012:	82 9f       	mul	r24, r18
    2014:	22 27       	eor	r18, r18
    2016:	b0 0d       	add	r27, r0
    2018:	a1 1d       	adc	r26, r1
    201a:	62 1f       	adc	r22, r18
    201c:	73 9f       	mul	r23, r19
    201e:	b0 0d       	add	r27, r0
    2020:	a1 1d       	adc	r26, r1
    2022:	62 1f       	adc	r22, r18
    2024:	83 9f       	mul	r24, r19
    2026:	a0 0d       	add	r26, r0
    2028:	61 1d       	adc	r22, r1
    202a:	22 1f       	adc	r18, r18
    202c:	74 9f       	mul	r23, r20
    202e:	33 27       	eor	r19, r19
    2030:	a0 0d       	add	r26, r0
    2032:	61 1d       	adc	r22, r1
    2034:	23 1f       	adc	r18, r19
    2036:	84 9f       	mul	r24, r20
    2038:	60 0d       	add	r22, r0
    203a:	21 1d       	adc	r18, r1
    203c:	82 2f       	mov	r24, r18
    203e:	76 2f       	mov	r23, r22
    2040:	6a 2f       	mov	r22, r26
    2042:	11 24       	eor	r1, r1
    2044:	9f 57       	subi	r25, 0x7F	; 127
    2046:	50 40       	sbci	r21, 0x00	; 0
    2048:	8a f0       	brmi	.+34     	; 0x206c <__mulsf3_pse+0x84>
    204a:	e1 f0       	breq	.+56     	; 0x2084 <__mulsf3_pse+0x9c>
    204c:	88 23       	and	r24, r24
    204e:	4a f0       	brmi	.+18     	; 0x2062 <__mulsf3_pse+0x7a>
    2050:	ee 0f       	add	r30, r30
    2052:	ff 1f       	adc	r31, r31
    2054:	bb 1f       	adc	r27, r27
    2056:	66 1f       	adc	r22, r22
    2058:	77 1f       	adc	r23, r23
    205a:	88 1f       	adc	r24, r24
    205c:	91 50       	subi	r25, 0x01	; 1
    205e:	50 40       	sbci	r21, 0x00	; 0
    2060:	a9 f7       	brne	.-22     	; 0x204c <__mulsf3_pse+0x64>
    2062:	9e 3f       	cpi	r25, 0xFE	; 254
    2064:	51 05       	cpc	r21, r1
    2066:	70 f0       	brcs	.+28     	; 0x2084 <__mulsf3_pse+0x9c>
    2068:	60 cf       	rjmp	.-320    	; 0x1f2a <__fp_inf>
    206a:	aa cf       	rjmp	.-172    	; 0x1fc0 <__fp_szero>
    206c:	5f 3f       	cpi	r21, 0xFF	; 255
    206e:	ec f3       	brlt	.-6      	; 0x206a <__mulsf3_pse+0x82>
    2070:	98 3e       	cpi	r25, 0xE8	; 232
    2072:	dc f3       	brlt	.-10     	; 0x206a <__mulsf3_pse+0x82>
    2074:	86 95       	lsr	r24
    2076:	77 95       	ror	r23
    2078:	67 95       	ror	r22
    207a:	b7 95       	ror	r27
    207c:	f7 95       	ror	r31
    207e:	e7 95       	ror	r30
    2080:	9f 5f       	subi	r25, 0xFF	; 255
    2082:	c1 f7       	brne	.-16     	; 0x2074 <__mulsf3_pse+0x8c>
    2084:	fe 2b       	or	r31, r30
    2086:	88 0f       	add	r24, r24
    2088:	91 1d       	adc	r25, r1
    208a:	96 95       	lsr	r25
    208c:	87 95       	ror	r24
    208e:	97 f9       	bld	r25, 7
    2090:	08 95       	ret

00002092 <strcmp>:
    2092:	fb 01       	movw	r30, r22
    2094:	dc 01       	movw	r26, r24
    2096:	8d 91       	ld	r24, X+
    2098:	01 90       	ld	r0, Z+
    209a:	80 19       	sub	r24, r0
    209c:	01 10       	cpse	r0, r1
    209e:	d9 f3       	breq	.-10     	; 0x2096 <strcmp+0x4>
    20a0:	99 0b       	sbc	r25, r25
    20a2:	08 95       	ret

000020a4 <eeprom_read_byte>:
    20a4:	e1 99       	sbic	0x1c, 1	; 28
    20a6:	fe cf       	rjmp	.-4      	; 0x20a4 <eeprom_read_byte>
    20a8:	9f bb       	out	0x1f, r25	; 31
    20aa:	8e bb       	out	0x1e, r24	; 30
    20ac:	e0 9a       	sbi	0x1c, 0	; 28
    20ae:	99 27       	eor	r25, r25
    20b0:	8d b3       	in	r24, 0x1d	; 29
    20b2:	08 95       	ret

000020b4 <eeprom_update_byte>:
    20b4:	26 2f       	mov	r18, r22

000020b6 <eeprom_update_r18>:
    20b6:	e1 99       	sbic	0x1c, 1	; 28
    20b8:	fe cf       	rjmp	.-4      	; 0x20b6 <eeprom_update_r18>
    20ba:	9f bb       	out	0x1f, r25	; 31
    20bc:	8e bb       	out	0x1e, r24	; 30
    20be:	e0 9a       	sbi	0x1c, 0	; 28
    20c0:	01 97       	sbiw	r24, 0x01	; 1
    20c2:	0d b2       	in	r0, 0x1d	; 29
    20c4:	02 16       	cp	r0, r18
    20c6:	31 f0       	breq	.+12     	; 0x20d4 <eeprom_update_r18+0x1e>
    20c8:	2d bb       	out	0x1d, r18	; 29
    20ca:	0f b6       	in	r0, 0x3f	; 63
    20cc:	f8 94       	cli
    20ce:	e2 9a       	sbi	0x1c, 2	; 28
    20d0:	e1 9a       	sbi	0x1c, 1	; 28
    20d2:	0f be       	out	0x3f, r0	; 63
    20d4:	08 95       	ret

000020d6 <_exit>:
    20d6:	f8 94       	cli

000020d8 <__stop_program>:
    20d8:	ff cf       	rjmp	.-2      	; 0x20d8 <__stop_program>
