[INFO ODB-0227] LEF file: Nangate45/Nangate45.lef, created 22 layers, 27 vias, 135 library cells
[INFO ODB-0128] Design: long_wire
[INFO ODB-0130]     Created 3 pins.
[INFO ODB-0131]     Created 4 components and 16 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 8 connections.
[INFO ODB-0133]     Created 5 nets and 8 connections.
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 227.404    0.214    0.219    0.235 ^ u2/Z (BUF_X1)
            1.028    0.785    1.021 ^ u3/A (BUF_X1)
   0.000    0.034    0.004    1.025 ^ u3/Z (BUF_X1)
            0.034    0.000    1.025 ^ out1 (out)
                              1.025   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.008    0.006    0.016    0.016 ^ u1/Z (BUF_X1)
            0.006    0.000    0.016 ^ u2/A (BUF_X1)
 227.404    0.214    0.219    0.235 ^ u2/Z (BUF_X1)
            1.296    1.031    1.267 ^ u4/A (BUF_X1)
   0.000    0.041   -0.003    1.264 ^ u4/Z (BUF_X1)
            0.041    0.000    1.264 ^ out2 (out)
                              1.264   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Driver    length delay
u2/Z manhtn 2999.6 steiner 2999.6 1.21
u3/Z manhtn 1.1 steiner 1.1 0.00
u4/Z manhtn 1.1 steiner 1.1 0.00
in1 manhtn 0.7 steiner 0.7 0.00
u1/Z manhtn 0.4 steiner 0.4 0.00
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |         5
    final |   +216.7% |       1 |       5 |             1 |         0
---------------------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0037] Found 1 long wires.
[INFO RSZ-0039] Resized 1 instances.
[INFO RSZ-0038] Inserted 5 buffers in 1 nets.
Driver    length delay
wire3/Z manhtn 595.3 steiner 595.3 0.05
wire1/Z manhtn 590.0 steiner 590.0 0.05
wire2/Z manhtn 587.2 steiner 587.2 0.05
wire5/Z manhtn 586.2 steiner 586.2 0.05
wire4/Z manhtn 582.3 steiner 582.3 0.05
u2/Z manhtn 58.2 steiner 58.2 0.00
u3/Z manhtn 1.1 steiner 1.1 0.00
Startpoint: in1 (input port)
Endpoint: out1 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.811    0.007    0.019    0.019 ^ u1/Z (BUF_X1)
            0.007    0.000    0.019 ^ u2/A (BUF_X2)
   5.796    0.010    0.024    0.042 ^ u2/Z (BUF_X2)
            0.010    0.001    0.043 ^ wire5/A (CLKBUF_X3)
  45.480    0.028    0.053    0.095 ^ wire5/Z (CLKBUF_X3)
            0.057    0.041    0.137 ^ wire4/A (CLKBUF_X3)
  45.188    0.028    0.068    0.205 ^ wire4/Z (CLKBUF_X3)
            0.056    0.041    0.246 ^ wire3/A (CLKBUF_X3)
  47.192    0.025    0.063    0.309 ^ wire3/Z (CLKBUF_X3)
            0.049    0.032    0.341 ^ u3/A (BUF_X1)
   0.000    0.005    0.025    0.367 ^ u3/Z (BUF_X1)
            0.005    0.000    0.367 ^ out1 (out)
                              0.367   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


Startpoint: in1 (input port)
Endpoint: out2 (output port)
Path Group: unconstrained
Path Type: max

     Cap     Slew    Delay     Time   Description
---------------------------------------------------------------------------
                     0.000    0.000 ^ input external delay
   1.024    0.000    0.000    0.000 ^ in1 (in)
            0.000    0.000    0.000 ^ u1/A (BUF_X1)
   1.811    0.007    0.019    0.019 ^ u1/Z (BUF_X1)
            0.007    0.000    0.019 ^ u2/A (BUF_X2)
   5.796    0.010    0.024    0.042 ^ u2/Z (BUF_X2)
            0.010    0.001    0.043 ^ wire5/A (CLKBUF_X3)
  45.480    0.028    0.053    0.095 ^ wire5/Z (CLKBUF_X3)
            0.057    0.041    0.137 ^ wire4/A (CLKBUF_X3)
  45.188    0.028    0.068    0.205 ^ wire4/Z (CLKBUF_X3)
            0.056    0.041    0.246 ^ wire3/A (CLKBUF_X3)
  47.192    0.025    0.063    0.309 ^ wire3/Z (CLKBUF_X3)
            0.063    0.045    0.354 ^ wire2/A (CLKBUF_X3)
  45.558    0.029    0.070    0.424 ^ wire2/Z (CLKBUF_X3)
            0.057    0.041    0.466 ^ wire1/A (CLKBUF_X3)
  45.316    0.029    0.069    0.534 ^ wire1/Z (CLKBUF_X3)
            0.056    0.041    0.575 ^ u4/A (BUF_X1)
   0.000    0.006    0.026    0.601 ^ u4/Z (BUF_X1)
            0.006    0.000    0.601 ^ out2 (out)
                              0.601   data arrival time
---------------------------------------------------------------------------
(Path is unconstrained)


