

================================================================
== Vitis HLS Report for 'paralleltostreamwithburst'
================================================================
* Date:           Sat Jun 15 17:11:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_userdma
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128  |paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_93_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 22 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%count = alloca i32 1" [userdma.cpp:84]   --->   Operation 23 'alloca' 'count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %m2s_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%endianness_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %endianness"   --->   Operation 25 'read' 'endianness_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_m2s_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_m2s_len"   --->   Operation 26 'read' 'in_m2s_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 27 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_memory_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_memory"   --->   Operation 28 'read' 'in_memory_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %m2s_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 29 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %outbuf, void @empty, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_1, i32 0, i32 0, void @empty_2, i32 10, i32 1024, void @empty_5, void @empty_4, void @empty_2, i32 4, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.69ns)   --->   "%in_m2s_len_1 = select i1 %in_en_clrsts_read, i32 0, i32 %in_m2s_len_read" [userdma.cpp:88]   --->   Operation 32 'select' 'in_m2s_len_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %in_m2s_len_1, i32 %count" [userdma.cpp:84]   --->   Operation 33 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %idx"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln93 = br void %do.body" [userdma.cpp:93]   --->   Operation 35 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%idx_load = load i64 %idx" [userdma.cpp:100]   --->   Operation 36 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%count_2 = load i32 %count"   --->   Operation 37 'load' 'count_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.55ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %count_2, i32 16" [userdma.cpp:94]   --->   Operation 38 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%count_3 = select i1 %icmp_ln94, i32 16, i32 %count_2" [userdma.cpp:94]   --->   Operation 39 'select' 'count_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i32 %count_3" [userdma.cpp:84]   --->   Operation 40 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.55ns)   --->   "%icmp_ln100 = icmp_sgt  i32 %count_3, i32 0" [userdma.cpp:100]   --->   Operation 41 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln100)   --->   "%shl_ln100 = shl i64 %idx_load, i64 2" [userdma.cpp:100]   --->   Operation 42 'shl' 'shl_ln100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln100 = add i64 %shl_ln100, i64 %in_memory_read" [userdma.cpp:100]   --->   Operation 43 'add' 'add_ln100' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln100, i32 2, i32 63" [userdma.cpp:100]   --->   Operation 44 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.21ns)   --->   "%empty = select i1 %icmp_ln100, i5 %trunc_ln84, i5 0" [userdma.cpp:100]   --->   Operation 45 'select' 'empty' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %count_2, i32 4, i32 31"   --->   Operation 46 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.43ns)   --->   "%icmp = icmp_slt  i28 %tmp, i28 1"   --->   Operation 47 'icmp' 'icmp' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i32 %count_3" [userdma.cpp:116]   --->   Operation 48 'sext' 'sext_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i62 %trunc_ln1" [userdma.cpp:100]   --->   Operation 49 'sext' 'sext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln100" [userdma.cpp:100]   --->   Operation 50 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i5 %empty" [userdma.cpp:100]   --->   Operation 51 'zext' 'zext_ln100' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [17/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 52 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (3.52ns)   --->   "%add_ln116 = add i64 %sext_ln116, i64 %idx_load" [userdma.cpp:116]   --->   Operation 53 'add' 'add_ln116' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln116 = store i64 %add_ln116, i64 %idx" [userdma.cpp:116]   --->   Operation 54 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 55 [16/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 55 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 56 [15/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 56 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 57 [14/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 57 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 58 [13/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 58 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 59 [12/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 59 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 60 [11/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 60 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 61 [10/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 61 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 62 [9/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 62 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 63 [8/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 63 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 64 [7/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 64 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 65 [6/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 65 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 66 [5/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 66 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 67 [4/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 67 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 68 [3/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 68 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 69 [2/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 69 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 70 [1/17] (7.30ns)   --->   "%empty_50 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln100" [userdma.cpp:100]   --->   Operation 70 'readreq' 'empty_50' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln100 = select i1 %icmp, i32 %count_2, i32 16" [userdma.cpp:100]   --->   Operation 71 'select' 'select_ln100' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 72 [1/1] (0.00ns)   --->   "%empty_51 = trunc i32 %select_ln100" [userdma.cpp:100]   --->   Operation 72 'trunc' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 73 [1/1] (2.55ns)   --->   "%empty_52 = icmp_sgt  i32 %select_ln100, i32 0" [userdma.cpp:100]   --->   Operation 73 'icmp' 'empty_52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 74 [1/1] (1.21ns)   --->   "%empty_53 = select i1 %empty_52, i5 %empty_51, i5 0" [userdma.cpp:100]   --->   Operation 74 'select' 'empty_53' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.69>
ST_20 : Operation 75 [1/1] (2.55ns)   --->   "%sub = add i32 %count_3, i32 4294967295" [userdma.cpp:94]   --->   Operation 75 'add' 'sub' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i5 %empty_53" [userdma.cpp:88]   --->   Operation 76 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 77 [1/1] (2.55ns)   --->   "%in_m2s_len_2 = sub i32 %count_2, i32 %zext_ln88" [userdma.cpp:88]   --->   Operation 77 'sub' 'in_m2s_len_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%empty_54 = wait i32 @_ssdm_op_Wait"   --->   Operation 78 'wait' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 79 [2/2] (4.14ns)   --->   "%call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2, i32 %count_2, i32 %count_3, i32 %gmem1, i62 %trunc_ln1, i1 %endianness_read, i32 %sub, i33 %outbuf" [userdma.cpp:94]   --->   Operation 79 'call' 'call_ln94' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln118 = icmp_eq  i32 %count_2, i32 %zext_ln88" [userdma.cpp:118]   --->   Operation 80 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln84 = store i32 %in_m2s_len_2, i32 %count" [userdma.cpp:84]   --->   Operation 81 'store' 'store_ln84' <Predicate = true> <Delay = 1.58>

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln93 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [userdma.cpp:93]   --->   Operation 82 'specloopname' 'specloopname_ln93' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 83 [1/2] (0.00ns)   --->   "%call_ln94 = call void @paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2, i32 %count_2, i32 %count_3, i32 %gmem1, i62 %trunc_ln1, i1 %endianness_read, i32 %sub, i33 %outbuf" [userdma.cpp:94]   --->   Operation 83 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln118 = br i1 %icmp_ln118, void %do.body, void %do.end" [userdma.cpp:118]   --->   Operation 84 'br' 'br_ln118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [userdma.cpp:119]   --->   Operation 85 'ret' 'ret_ln119' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_memory]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_m2s_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ endianness]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2s_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx               (alloca       ) [ 0111111111111111111111]
count             (alloca       ) [ 0111111111111111111111]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
endianness_read   (read         ) [ 0011111111111111111111]
in_m2s_len_read   (read         ) [ 0000000000000000000000]
in_en_clrsts_read (read         ) [ 0000000000000000000000]
in_memory_read    (read         ) [ 0011111111111111111111]
write_ln0         (write        ) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
specinterface_ln0 (specinterface) [ 0000000000000000000000]
in_m2s_len_1      (select       ) [ 0000000000000000000000]
store_ln84        (store        ) [ 0000000000000000000000]
store_ln0         (store        ) [ 0000000000000000000000]
br_ln93           (br           ) [ 0000000000000000000000]
idx_load          (load         ) [ 0001000000000000000000]
count_2           (load         ) [ 0001111111111111111111]
icmp_ln94         (icmp         ) [ 0000000000000000000000]
count_3           (select       ) [ 0001111111111111111111]
trunc_ln84        (trunc        ) [ 0000000000000000000000]
icmp_ln100        (icmp         ) [ 0000000000000000000000]
shl_ln100         (shl          ) [ 0000000000000000000000]
add_ln100         (add          ) [ 0000000000000000000000]
trunc_ln1         (partselect   ) [ 0001111111111111111111]
empty             (select       ) [ 0001000000000000000000]
tmp               (partselect   ) [ 0000000000000000000000]
icmp              (icmp         ) [ 0001111111111111111100]
sext_ln116        (sext         ) [ 0000000000000000000000]
sext_ln100        (sext         ) [ 0000000000000000000000]
gmem1_addr        (getelementptr) [ 0000111111111111111100]
zext_ln100        (zext         ) [ 0000111111111111111100]
add_ln116         (add          ) [ 0000000000000000000000]
store_ln116       (store        ) [ 0000000000000000000000]
empty_50          (readreq      ) [ 0000000000000000000000]
select_ln100      (select       ) [ 0000000000000000000000]
empty_51          (trunc        ) [ 0000000000000000000000]
empty_52          (icmp         ) [ 0000000000000000000000]
empty_53          (select       ) [ 0000000000000000000010]
sub               (add          ) [ 0000000000000000000001]
zext_ln88         (zext         ) [ 0000000000000000000000]
in_m2s_len_2      (sub          ) [ 0000000000000000000000]
empty_54          (wait         ) [ 0000000000000000000000]
icmp_ln118        (icmp         ) [ 0000000000000000000001]
store_ln84        (store        ) [ 0000000000000000000000]
specloopname_ln93 (specloopname ) [ 0000000000000000000000]
call_ln94         (call         ) [ 0000000000000000000000]
br_ln118          (br           ) [ 0000000000000000000000]
ret_ln119         (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_memory">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_memory"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_m2s_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_m2s_len"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="outbuf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="endianness">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="endianness"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m2s_enb_clrsts_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2s_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="idx_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="endianness_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="endianness_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_m2s_len_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_m2s_len_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_en_clrsts_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="in_memory_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_memory_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_readreq_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_50/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="19"/>
<pin id="131" dir="0" index="2" bw="32" slack="18"/>
<pin id="132" dir="0" index="3" bw="32" slack="0"/>
<pin id="133" dir="0" index="4" bw="62" slack="18"/>
<pin id="134" dir="0" index="5" bw="1" slack="19"/>
<pin id="135" dir="0" index="6" bw="32" slack="0"/>
<pin id="136" dir="0" index="7" bw="33" slack="0"/>
<pin id="137" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln94/20 "/>
</bind>
</comp>

<comp id="141" class="1004" name="in_m2s_len_1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="0"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_m2s_len_1/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln84_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="idx_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="1"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="count_2_load_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln94_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="count_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="6" slack="0"/>
<pin id="174" dir="0" index="2" bw="32" slack="0"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="count_3/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln84_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln100_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln100_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="64" slack="0"/>
<pin id="191" dir="0" index="1" bw="3" slack="0"/>
<pin id="192" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln100/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln100_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="1"/>
<pin id="198" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="62" slack="0"/>
<pin id="202" dir="0" index="1" bw="64" slack="0"/>
<pin id="203" dir="0" index="2" bw="3" slack="0"/>
<pin id="204" dir="0" index="3" bw="7" slack="0"/>
<pin id="205" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="empty_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="28" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="0" index="2" bw="4" slack="0"/>
<pin id="222" dir="0" index="3" bw="6" slack="0"/>
<pin id="223" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="28" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln116_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sext_ln100_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="62" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln100/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="gmem1_addr_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="62" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln100_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln100/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln116_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="254" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln116_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="2"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln100_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="17"/>
<pin id="263" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="6" slack="0"/>
<pin id="265" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/19 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_51_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_51/19 "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_52_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_52/19 "/>
</bind>
</comp>

<comp id="277" class="1004" name="empty_53_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_53/19 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="18"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/20 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln88_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/20 "/>
</bind>
</comp>

<comp id="294" class="1004" name="in_m2s_len_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="1" bw="5" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="in_m2s_len_2/20 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln118_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/20 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln84_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="19"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/20 "/>
</bind>
</comp>

<comp id="309" class="1005" name="idx_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="316" class="1005" name="count_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="323" class="1005" name="endianness_read_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="19"/>
<pin id="325" dir="1" index="1" bw="1" slack="19"/>
</pin_list>
<bind>
<opset="endianness_read "/>
</bind>
</comp>

<comp id="328" class="1005" name="in_memory_read_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="64" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_memory_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="count_2_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="19"/>
<pin id="338" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="count_2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="count_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="trunc_ln1_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="62" slack="1"/>
<pin id="350" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="empty_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="359" class="1005" name="icmp_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="17"/>
<pin id="361" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="364" class="1005" name="gmem1_addr_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln100_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln100 "/>
</bind>
</comp>

<comp id="374" class="1005" name="empty_53_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="1"/>
<pin id="376" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="379" class="1005" name="sub_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln118_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln118 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="102" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="138"><net_src comp="76" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="146"><net_src comp="102" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="96" pin="2"/><net_sink comp="141" pin=2"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="162" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="171" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="159" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="58" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="60" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="195" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="215"><net_src comp="183" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="179" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="162" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="232"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="0" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="246"><net_src comp="240" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="255"><net_src comp="234" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="261" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="261" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="267" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="64" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="290"><net_src comp="285" pin="2"/><net_sink comp="128" pin=6"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="294" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="82" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="319"><net_src comp="86" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="326"><net_src comp="90" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="128" pin=5"/></net>

<net id="331"><net_src comp="108" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="339"><net_src comp="162" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="344"><net_src comp="171" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="351"><net_src comp="200" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="128" pin=4"/></net>

<net id="357"><net_src comp="210" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="362"><net_src comp="228" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="367"><net_src comp="240" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="372"><net_src comp="247" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="377"><net_src comp="277" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="382"><net_src comp="285" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="128" pin=6"/></net>

<net id="387"><net_src comp="299" pin="2"/><net_sink comp="384" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outbuf | {20 21 }
	Port: m2s_enb_clrsts_c | {1 }
 - Input state : 
	Port: paralleltostreamwithburst : gmem1 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
	Port: paralleltostreamwithburst : in_memory | {1 }
	Port: paralleltostreamwithburst : in_en_clrsts | {1 }
	Port: paralleltostreamwithburst : in_m2s_len | {1 }
	Port: paralleltostreamwithburst : endianness | {1 }
  - Chain level:
	State 1
		store_ln84 : 1
		store_ln0 : 1
	State 2
		icmp_ln94 : 1
		count_3 : 2
		trunc_ln84 : 3
		icmp_ln100 : 3
		shl_ln100 : 1
		add_ln100 : 1
		trunc_ln1 : 2
		empty : 4
		tmp : 1
		icmp : 2
	State 3
		gmem1_addr : 1
		empty_50 : 2
		add_ln116 : 1
		store_ln116 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		empty_51 : 1
		empty_52 : 1
		empty_53 : 2
	State 20
		in_m2s_len_2 : 1
		call_ln94 : 1
		icmp_ln118 : 1
		store_ln84 : 2
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128 |   168   |   203   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        icmp_ln94_fu_165                        |    0    |    39   |
|          |                        icmp_ln100_fu_183                       |    0    |    39   |
|   icmp   |                           icmp_fu_228                          |    0    |    35   |
|          |                         empty_52_fu_271                        |    0    |    39   |
|          |                        icmp_ln118_fu_299                       |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                        add_ln100_fu_195                        |    0    |    71   |
|    add   |                        add_ln116_fu_251                        |    0    |    71   |
|          |                           sub_fu_285                           |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                       in_m2s_len_1_fu_141                      |    0    |    32   |
|          |                         count_3_fu_171                         |    0    |    32   |
|  select  |                          empty_fu_210                          |    0    |    5    |
|          |                       select_ln100_fu_261                      |    0    |    32   |
|          |                         empty_53_fu_277                        |    0    |    5    |
|----------|----------------------------------------------------------------|---------|---------|
|    sub   |                       in_m2s_len_2_fu_294                      |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                   endianness_read_read_fu_90                   |    0    |    0    |
|   read   |                   in_m2s_len_read_read_fu_96                   |    0    |    0    |
|          |                  in_en_clrsts_read_read_fu_102                 |    0    |    0    |
|          |                   in_memory_read_read_fu_108                   |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   write  |                     write_ln0_write_fu_114                     |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|  readreq |                       grp_readreq_fu_122                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   trunc  |                        trunc_ln84_fu_179                       |    0    |    0    |
|          |                         empty_51_fu_267                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|    shl   |                        shl_ln100_fu_189                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|partselect|                        trunc_ln1_fu_200                        |    0    |    0    |
|          |                           tmp_fu_218                           |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   sext   |                        sext_ln116_fu_234                       |    0    |    0    |
|          |                        sext_ln100_fu_237                       |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   zext   |                        zext_ln100_fu_247                       |    0    |    0    |
|          |                        zext_ln88_fu_291                        |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |   168   |   720   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    count_2_reg_336    |   32   |
|    count_3_reg_341    |   32   |
|     count_reg_316     |   32   |
|    empty_53_reg_374   |    5   |
|     empty_reg_354     |    5   |
|endianness_read_reg_323|    1   |
|   gmem1_addr_reg_364  |   32   |
|   icmp_ln118_reg_384  |    1   |
|      icmp_reg_359     |    1   |
|      idx_reg_309      |   64   |
| in_memory_read_reg_328|   64   |
|      sub_reg_379      |   32   |
|   trunc_ln1_reg_348   |   62   |
|   zext_ln100_reg_369  |   32   |
+-----------------------+--------+
|         Total         |   395  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                       grp_readreq_fu_122                       |  p1  |   2  |  32  |   64   ||    9    |
|                       grp_readreq_fu_122                       |  p2  |   2  |   5  |   10   ||    9    |
| grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128 |  p6  |   2  |  32  |   64   ||    9    |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Total                             |      |      |      |   138  ||  4.764  ||    27   |
|----------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   168  |   720  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   395  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   563  |   747  |
+-----------+--------+--------+--------+
