## Hi there, I'm Iram Shehzadi 👋

Electrical Engineering Student | Passionate about Digital Systems & RTL Design | 🐍 Python Enthusiast  

Welcome to my GitHub! I'm passionate about solving real-world problems using a combination of **data, code, and circuits**. I'm currently expanding my skills in **Python Programming** and **system design** — and always exploring new technologies.

---

## 🔧 Tech Stack & Tools
- **Languages**: Python, C, SystemVerilog 
- **Hardware**: FPGA (Nexys A7)
- **Tools**: Git, GitHub, VS Code, Vivado   

---

## 🧠 Current Focus
- Mastering **Machine Learning** with Python    
- Creating **SystemVerilog RTL designs** for digital systems

---

## 📌 Featured Projects
- 🔄 **8-bit Restoring Division Algorithm in System Verilog** — Custom RTL design with FSM controller  

---

⭐️ *Always curious. Always learning. Let's build something amazing together!*

