===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.4466 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3355 ( 18.8%)    0.3355 ( 23.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2944 ( 16.5%)    0.2944 ( 20.3%)    Parse modules
    0.0381 (  2.1%)    0.0381 (  2.6%)    Verify circuit
    1.2643 ( 70.7%)    0.9237 ( 63.9%)  'firrtl.circuit' Pipeline
    0.0328 (  1.8%)    0.0328 (  2.3%)    LowerFIRRTLAnnotations
    0.1845 ( 10.3%)    0.1011 (  7.0%)    'firrtl.module' Pipeline
    0.0717 (  4.0%)    0.0408 (  2.8%)      DropName
    0.1127 (  6.3%)    0.0602 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0076 (  0.4%)    0.0042 (  0.3%)    'firrtl.module' Pipeline
    0.0076 (  0.4%)    0.0042 (  0.3%)      LowerCHIRRTLPass
    0.0133 (  0.7%)    0.0133 (  0.9%)    InferWidths
    0.0509 (  2.8%)    0.0509 (  3.5%)    MemToRegOfVec
    0.0601 (  3.4%)    0.0601 (  4.2%)    InferResets
    0.0054 (  0.3%)    0.0054 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0095 (  0.5%)    0.0095 (  0.7%)    WireDFT
    0.0471 (  2.6%)    0.0265 (  1.8%)    'firrtl.module' Pipeline
    0.0471 (  2.6%)    0.0265 (  1.8%)      FlattenMemory
    0.0639 (  3.6%)    0.0639 (  4.4%)    LowerFIRRTLTypes
    0.1014 (  5.7%)    0.0562 (  3.9%)    'firrtl.module' Pipeline
    0.0995 (  5.6%)    0.0548 (  3.8%)      ExpandWhens
    0.0019 (  0.1%)    0.0014 (  0.1%)      SFCCompat
    0.0285 (  1.6%)    0.0285 (  2.0%)    Inliner
    0.0215 (  1.2%)    0.0215 (  1.5%)    'firrtl.module' Pipeline
    0.0215 (  1.2%)    0.0215 (  1.5%)      RandomizeRegisterInit
    0.0114 (  0.6%)    0.0114 (  0.8%)    CheckCombCycles
    0.0014 (  0.1%)    0.0014 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1796 ( 10.0%)    0.1796 ( 12.4%)    'firrtl.module' Pipeline
    0.1702 (  9.5%)    0.1702 ( 11.8%)      Canonicalizer
    0.0094 (  0.5%)    0.0094 (  0.6%)      InferReadWrite
    0.0038 (  0.2%)    0.0038 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0286 (  1.6%)    0.0286 (  2.0%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0105 (  0.6%)    0.0105 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0010 (  0.1%)    0.0010 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.0146 (  0.8%)    0.0146 (  1.0%)    SymbolDCE
    0.0010 (  0.1%)    0.0010 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1305 (  7.3%)    0.1305 (  9.0%)    'firrtl.module' Pipeline
    0.0085 (  0.5%)    0.0085 (  0.6%)      DropName
    0.1220 (  6.8%)    0.1220 (  8.4%)      Canonicalizer
    0.0147 (  0.8%)    0.0147 (  1.0%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0018 (  0.1%)    0.0018 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0070 (  0.4%)    0.0070 (  0.5%)    LowerXMR
    0.0007 (  0.0%)    0.0007 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0332 (  1.9%)    0.0332 (  2.3%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0466 (  2.6%)    0.0466 (  3.2%)  'hw.module' Pipeline
    0.0094 (  0.5%)    0.0094 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0158 (  0.9%)    0.0158 (  1.1%)    Canonicalizer
    0.0059 (  0.3%)    0.0059 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0156 (  0.9%)    0.0156 (  1.1%)    LowerSeqFIRRTLToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0393 (  2.2%)    0.0393 (  2.7%)  'hw.module' Pipeline
    0.0132 (  0.7%)    0.0132 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0124 (  0.7%)    0.0124 (  0.9%)    Canonicalizer
    0.0083 (  0.5%)    0.0083 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0053 (  0.3%)    0.0053 (  0.4%)    HWCleanup
    0.0075 (  0.4%)    0.0075 (  0.5%)  'hw.module' Pipeline
    0.0003 (  0.0%)    0.0003 (  0.0%)    HWLegalizeModules
    0.0072 (  0.4%)    0.0072 (  0.5%)    PrettifyVerilog
    0.0067 (  0.4%)    0.0067 (  0.5%)  StripDebugInfoWithPred
    0.0501 (  2.8%)    0.0501 (  3.5%)  ExportVerilog
    0.0146 (  0.8%)    0.0146 (  1.0%)  'builtin.module' Pipeline
    0.0136 (  0.8%)    0.0136 (  0.9%)    'hw.module' Pipeline
    0.0136 (  0.8%)    0.0136 (  0.9%)      PrepareForEmission
   -0.0133 ( -0.7%)   -0.0133 ( -0.9%)  Rest
    1.7871 (100.0%)    1.4466 (100.0%)  Total

{
  totalTime: 1.456,
  maxMemory: 73125888
}
