# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_controller_ECC_time_impl.v" \
"../../../../../TacconiAsnaghi_PUF.srcs/sources_1/new/controller_ECC.v" \
"../../../../../TacconiAsnaghi_PUF.srcs/controller_ECC_dut/new/tb_controller_ECC.v" \

# Do not sort compile order
nosort
