// Seed: 3996644013
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_4;
  assign id_2 = 1;
  assign module_1.id_1 = 0;
  wire id_6;
  assign module_2.id_21 = 0;
  id_7(
      -1, -1, id_4
  );
  assign id_2 = id_1;
endmodule
module module_1;
  logic id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = -1;
endmodule
module module_2 #(
    parameter id_23 = 32'd36
) (
    output tri id_0,
    input uwire id_1,
    output uwire id_2,
    input wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    output wand id_6[-1 : id_23],
    output wand id_7,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11
    , id_35,
    inout supply1 id_12,
    input tri id_13,
    input wire id_14,
    input uwire id_15
    , id_36,
    input wor id_16,
    input wire id_17,
    output tri1 id_18,
    input wor id_19,
    output wor id_20,
    input wire id_21,
    output tri id_22,
    input tri _id_23,
    input wand id_24,
    output tri0 id_25,
    input tri id_26,
    output tri1 id_27
    , id_37 = "",
    input supply1 id_28,
    output tri id_29,
    output supply1 id_30,
    output uwire id_31,
    output tri1 id_32,
    output wor id_33
    , id_38 = 1
);
  module_0 modCall_1 (
      id_37,
      id_36,
      id_35,
      id_38,
      id_36
  );
  wire id_39;
endmodule
