#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x55d18388dc00 .scope module, "tb" "tb" 2 1;
 .timescale 0 0;
L_0x55d1838d6990 .functor BUFZ 16, L_0x55d1838d68d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d1838d62c0_0 .net *"_s0", 15 0, L_0x55d1838d68d0;  1 drivers
v0x55d1838d63c0_0 .var "clock", 0 0;
v0x55d1838d6480_0 .var/i "i", 31 0;
v0x55d1838d6520_0 .net "instruction", 15 0, L_0x55d1838d6990;  1 drivers
v0x55d1838d6630 .array "instructions", 256 0, 15 0;
v0x55d1838d6740_0 .var "reset_n", 0 0;
v0x55d1838d67e0_0 .var "valid_n", 0 0;
E_0x55d18385fa50 .event posedge, v0x55d183899f80_0;
L_0x55d1838d68d0 .array/port v0x55d1838d6630, v0x55d1838d6480_0;
S_0x55d183896ac0 .scope module, "cpu" "router" 2 36, 2 379 0, S_0x55d18388dc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "instruction"
    .port_info 3 /INPUT 1 "valid_n"
v0x55d1838d1650_0 .net "ALUsrc", 0 0, v0x55d1838cf630_0;  1 drivers
v0x55d1838d1740_0 .net "ALUsrc_f_if", 0 0, v0x55d1838cc410_0;  1 drivers
v0x55d1838d1830_0 .net "MemtoReg", 0 0, v0x55d1838cc1b0_0;  1 drivers
v0x55d1838d1900_0 .var "STALL", 0 0;
v0x55d1838d19a0_0 .var "STALL_FELL", 0 0;
o0x7f8a9852f048 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d1838d1a90_0 .net "STAL_FELL", 0 0, o0x7f8a9852f048;  0 drivers
v0x55d1838d1b60_0 .net *"_s1", 0 0, L_0x55d1838d6a50;  1 drivers
v0x55d1838d1c00_0 .net *"_s11", 0 0, L_0x55d1838d6f90;  1 drivers
v0x55d1838d1ca0_0 .net *"_s13", 0 0, L_0x55d1838d7070;  1 drivers
v0x55d1838d1d60_0 .net *"_s15", 0 0, L_0x55d1838d7110;  1 drivers
v0x55d1838d1e40_0 .net *"_s17", 0 0, L_0x55d1838d7200;  1 drivers
v0x55d1838d1f20_0 .net *"_s21", 0 0, L_0x55d1838d7530;  1 drivers
v0x55d1838d2000_0 .net *"_s23", 0 0, L_0x55d1838d75d0;  1 drivers
v0x55d1838d20e0_0 .net *"_s25", 0 0, L_0x55d1838d76e0;  1 drivers
v0x55d1838d21c0_0 .net *"_s27", 0 0, L_0x55d1838d7780;  1 drivers
v0x55d1838d22a0_0 .net *"_s3", 0 0, L_0x55d1838d6b40;  1 drivers
v0x55d1838d2380_0 .net *"_s31", 0 0, L_0x55d1838d7a80;  1 drivers
v0x55d1838d2460_0 .net *"_s33", 0 0, L_0x55d1838d7bb0;  1 drivers
v0x55d1838d2540_0 .net *"_s35", 0 0, L_0x55d1838d7c50;  1 drivers
v0x55d1838d2620_0 .net *"_s37", 0 0, L_0x55d1838d7d90;  1 drivers
v0x55d1838d2700_0 .net *"_s45", 0 0, L_0x55d1838d83b0;  1 drivers
v0x55d1838d27e0_0 .net *"_s47", 0 0, L_0x55d1838d84a0;  1 drivers
v0x55d1838d28c0_0 .net *"_s48", 15 0, L_0x55d1838d8610;  1 drivers
v0x55d1838d29a0_0 .net *"_s5", 0 0, L_0x55d1838d6be0;  1 drivers
v0x55d1838d2a80_0 .net *"_s55", 0 0, L_0x55d1838d8a60;  1 drivers
v0x55d1838d2b60_0 .net *"_s57", 0 0, L_0x55d1838d8c40;  1 drivers
v0x55d1838d2c40_0 .net *"_s59", 0 0, L_0x55d1838d8ce0;  1 drivers
v0x55d1838d2d20_0 .net *"_s60", 15 0, L_0x55d1838d8e80;  1 drivers
L_0x7f8a984e6018 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x55d1838d2e00_0 .net *"_s63", 11 0, L_0x7f8a984e6018;  1 drivers
v0x55d1838d2ee0_0 .net *"_s64", 15 0, L_0x55d1838e8f30;  1 drivers
v0x55d1838d2fc0_0 .net *"_s66", 15 0, L_0x55d1838e9180;  1 drivers
v0x55d1838d30a0_0 .net *"_s7", 0 0, L_0x55d1838d6d10;  1 drivers
v0x55d1838d3180_0 .net/s "alu_mux_rs1_input", 15 0, L_0x55d1838d8750;  1 drivers
v0x55d1838d3480_0 .net "alu_mux_rs1_select", 1 0, L_0x55d1838d8250;  1 drivers
v0x55d1838d3540_0 .net/s "alu_mux_rs2_input", 15 0, L_0x55d1838e9350;  1 drivers
v0x55d1838d3630_0 .net "alu_mux_rs2_select", 2 0, L_0x55d1838d89c0;  1 drivers
v0x55d1838d36f0_0 .net/s "alu_out", 15 0, v0x55d183899eb0_0;  1 drivers
v0x55d1838d37b0_0 .net/s "alu_out_f_mem", 15 0, v0x55d1838cdd60_0;  1 drivers
v0x55d1838d38a0_0 .net "clk", 0 0, v0x55d1838d63c0_0;  1 drivers
v0x55d1838d3940_0 .net/s "data_f_alu_rs1", 15 0, v0x55d18384b540_0;  1 drivers
v0x55d1838d39e0_0 .net/s "data_f_mem", 15 0, v0x55d1838cdff0_0;  1 drivers
v0x55d1838d3aa0_0 .net/s "data_f_mem_pc", 0 15, L_0x55d1838d7670;  1 drivers
v0x55d1838d3b70_0 .net/s "data_f_rf_rs1", 15 0, v0x55d1838d0a90_0;  1 drivers
v0x55d1838d3c40_0 .net/s "data_f_rf_rs2", 15 0, v0x55d1838d0b30_0;  1 drivers
v0x55d1838d3d10_0 .net "first_bits", 3 0, L_0x55d1838d6db0;  1 drivers
v0x55d1838d3de0_0 .var "forward_enable_rs1_EX_ID", 0 0;
v0x55d1838d3e80_0 .var "forward_enable_rs1_MEM_ID", 0 0;
v0x55d1838d3f40_0 .var "forward_enable_rs2_EX_ID", 0 0;
v0x55d1838d4000_0 .var "forward_enable_rs2_MEM_ID", 0 0;
v0x55d1838d40c0_0 .net "fourth_bits", 3 0, L_0x55d1838d7e30;  1 drivers
v0x55d1838d41b0_0 .net "instruction", 15 0, L_0x55d1838d6990;  alias, 1 drivers
v0x55d1838d4280_0 .net "is_immed_f_if", 0 0, v0x55d1838cc7c0_0;  1 drivers
v0x55d1838d4320_0 .net "is_immed_f_rf", 0 0, v0x55d1838cfc70_0;  1 drivers
v0x55d1838d43c0_0 .net "is_jump_f_if", 0 0, v0x55d1838cc880_0;  1 drivers
v0x55d1838d44b0_0 .net "is_jump_f_rf", 0 0, v0x55d1838cfde0_0;  1 drivers
v0x55d1838d45a0_0 .net "mem_write_enable_f_alu", 0 0, v0x55d1838cb230_0;  1 drivers
v0x55d1838d4690_0 .net "mem_write_enable_f_if", 0 0, v0x55d1838cc940_0;  1 drivers
v0x55d1838d4780_0 .net "mem_write_enable_f_rf", 0 0, v0x55d1838d0020_0;  1 drivers
v0x55d1838d4870_0 .net "opcode_f_alu", 3 0, v0x55d1838cb470_0;  1 drivers
v0x55d1838d4960_0 .net "opcode_f_if", 3 0, v0x55d1838cca00_0;  1 drivers
v0x55d1838d4a50_0 .net "opcode_f_rf", 3 0, v0x55d1838d01c0_0;  1 drivers
v0x55d1838d4b60_0 .var "pc", 7 0;
v0x55d1838d4c70_0 .net "pc_f_alu", 7 0, v0x55d1838cb630_0;  1 drivers
v0x55d1838d4d80_0 .net "pc_f_if", 7 0, v0x55d1838ccbc0_0;  1 drivers
v0x55d1838d4e90_0 .net "pc_f_mem", 7 0, v0x55d1838ce840_0;  1 drivers
v0x55d1838d5340_0 .net "pc_f_rf", 7 0, v0x55d1838d0470_0;  1 drivers
v0x55d1838d5430_0 .net "rd_f_alu", 3 0, v0x55d1838cb7f0_0;  1 drivers
v0x55d1838d5520_0 .net "rd_f_if", 3 0, v0x55d1838ccca0_0;  1 drivers
v0x55d1838d5610_0 .net "rd_f_mem", 3 0, v0x55d1838ce9f0_0;  1 drivers
v0x55d1838d5700_0 .net "rd_f_rf", 3 0, v0x55d1838d0610_0;  1 drivers
v0x55d1838d5810_0 .net "reg_write_enable_f_alu", 0 0, v0x55d1838cb9b0_0;  1 drivers
v0x55d1838d5900_0 .net "reg_write_enable_f_if", 0 0, v0x55d1838ccd80_0;  1 drivers
v0x55d1838d59f0_0 .net "reg_write_enable_f_mem", 0 0, v0x55d1838ceb80_0;  1 drivers
v0x55d1838d5ae0_0 .net "reg_write_enable_f_rf", 0 0, v0x55d1838d0920_0;  1 drivers
v0x55d1838d5bd0_0 .net "reset_n", 0 0, v0x55d1838d6740_0;  1 drivers
v0x55d1838d5d00_0 .net/s "rf_mux_write_input_data", 15 0, L_0x55d1838d7cf0;  1 drivers
v0x55d1838d5dc0_0 .net "rs1_f_if", 3 0, v0x55d1838ccee0_0;  1 drivers
v0x55d1838d5e60_0 .net "rs1_f_rf", 3 0, v0x55d1838d0d30_0;  1 drivers
v0x55d1838d5f20_0 .net "rs2_f_if", 3 0, v0x55d1838ccfa0_0;  1 drivers
v0x55d1838d5fc0_0 .net "rs2_f_rf", 3 0, v0x55d1838d0f20_0;  1 drivers
v0x55d1838d6080_0 .net "second_bits", 3 0, L_0x55d1838d72a0;  1 drivers
v0x55d1838d6140_0 .net "third_bits", 3 0, L_0x55d1838d78a0;  1 drivers
v0x55d1838d61e0_0 .net "valid_n", 0 0, v0x55d1838d67e0_0;  1 drivers
L_0x55d1838d6a50 .part L_0x55d1838d7670, 15, 1;
L_0x55d1838d6b40 .part L_0x55d1838d7670, 14, 1;
L_0x55d1838d6be0 .part L_0x55d1838d7670, 13, 1;
L_0x55d1838d6d10 .part L_0x55d1838d7670, 12, 1;
L_0x55d1838d6db0 .concat [ 1 1 1 1], L_0x55d1838d6d10, L_0x55d1838d6be0, L_0x55d1838d6b40, L_0x55d1838d6a50;
L_0x55d1838d6f90 .part L_0x55d1838d7670, 11, 1;
L_0x55d1838d7070 .part L_0x55d1838d7670, 10, 1;
L_0x55d1838d7110 .part L_0x55d1838d7670, 9, 1;
L_0x55d1838d7200 .part L_0x55d1838d7670, 8, 1;
L_0x55d1838d72a0 .concat [ 1 1 1 1], L_0x55d1838d7200, L_0x55d1838d7110, L_0x55d1838d7070, L_0x55d1838d6f90;
L_0x55d1838d7530 .part L_0x55d1838d7670, 7, 1;
L_0x55d1838d75d0 .part L_0x55d1838d7670, 6, 1;
L_0x55d1838d76e0 .part L_0x55d1838d7670, 5, 1;
L_0x55d1838d7780 .part L_0x55d1838d7670, 4, 1;
L_0x55d1838d78a0 .concat [ 1 1 1 1], L_0x55d1838d7780, L_0x55d1838d76e0, L_0x55d1838d75d0, L_0x55d1838d7530;
L_0x55d1838d7a80 .part L_0x55d1838d7670, 3, 1;
L_0x55d1838d7bb0 .part L_0x55d1838d7670, 2, 1;
L_0x55d1838d7c50 .part L_0x55d1838d7670, 1, 1;
L_0x55d1838d7d90 .part L_0x55d1838d7670, 0, 1;
L_0x55d1838d7e30 .concat [ 1 1 1 1], L_0x55d1838d7d90, L_0x55d1838d7c50, L_0x55d1838d7bb0, L_0x55d1838d7a80;
L_0x55d1838d7cf0 .functor MUXZ 16, v0x55d1838cdd60_0, v0x55d1838cdff0_0, v0x55d1838cc1b0_0, C4<>;
L_0x55d1838d8250 .concat [ 1 1 0 0], v0x55d1838d3e80_0, v0x55d1838d3de0_0;
L_0x55d1838d83b0 .part L_0x55d1838d8250, 1, 1;
L_0x55d1838d84a0 .part L_0x55d1838d8250, 0, 1;
L_0x55d1838d8610 .functor MUXZ 16, v0x55d1838d0a90_0, v0x55d1838cdd60_0, L_0x55d1838d84a0, C4<>;
L_0x55d1838d8750 .functor MUXZ 16, L_0x55d1838d8610, v0x55d183899eb0_0, L_0x55d1838d83b0, C4<>;
L_0x55d1838d89c0 .concat [ 1 1 1 0], v0x55d1838cf630_0, v0x55d1838d4000_0, v0x55d1838d3f40_0;
L_0x55d1838d8a60 .part L_0x55d1838d89c0, 2, 1;
L_0x55d1838d8c40 .part L_0x55d1838d89c0, 1, 1;
L_0x55d1838d8ce0 .part L_0x55d1838d89c0, 0, 1;
L_0x55d1838d8e80 .concat [ 4 12 0 0], v0x55d1838d0f20_0, L_0x7f8a984e6018;
L_0x55d1838e8f30 .functor MUXZ 16, v0x55d1838d0b30_0, L_0x55d1838d8e80, L_0x55d1838d8ce0, C4<>;
L_0x55d1838e9180 .functor MUXZ 16, L_0x55d1838e8f30, v0x55d1838cdd60_0, L_0x55d1838d8c40, C4<>;
L_0x55d1838e9350 .functor MUXZ 16, L_0x55d1838e9180, v0x55d183899eb0_0, L_0x55d1838d8a60, C4<>;
S_0x55d183848040 .scope module, "alu" "ALU" 2 512, 2 221 0, S_0x55d183896ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "reg_write_enable_f_rf"
    .port_info 3 /INPUT 1 "mem_write_enable_f_rf"
    .port_info 4 /INPUT 1 "is_jump_f_rf"
    .port_info 5 /INPUT 8 "pc_f_rf"
    .port_info 6 /OUTPUT 8 "pc_f_alu"
    .port_info 7 /INPUT 4 "opcode_f_rf"
    .port_info 8 /INPUT 4 "rs2_f_rf"
    .port_info 9 /INPUT 4 "rd_f_rf"
    .port_info 10 /OUTPUT 4 "opcode_f_alu"
    .port_info 11 /OUTPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 1 "reg_write_enable_f_alu"
    .port_info 13 /OUTPUT 1 "mem_write_enable_f_alu"
    .port_info 14 /INPUT 16 "alu_input_rs1"
    .port_info 15 /INPUT 16 "alu_input_rs2"
    .port_info 16 /OUTPUT 16 "alu_out"
    .port_info 17 /OUTPUT 16 "data_f_alu_rs1"
    .port_info 18 /INPUT 1 "STALL"
    .port_info 19 /INPUT 1 "STALL_FELL"
v0x55d183896df0_0 .net "STALL", 0 0, v0x55d1838d1900_0;  1 drivers
v0x55d18389f530_0 .net "STALL_FELL", 0 0, o0x7f8a9852f048;  alias, 0 drivers
v0x55d1838a56d0_0 .net "alu_input_rs1", 15 0, L_0x55d1838d8750;  alias, 1 drivers
v0x55d1838a5770_0 .net "alu_input_rs2", 15 0, L_0x55d1838e9350;  alias, 1 drivers
v0x55d183899eb0_0 .var "alu_out", 15 0;
v0x55d183899f80_0 .net "clk", 0 0, v0x55d1838d63c0_0;  alias, 1 drivers
v0x55d18384b540_0 .var "data_f_alu_rs1", 15 0;
v0x55d1838cb170_0 .net "is_jump_f_rf", 0 0, v0x55d1838cfde0_0;  alias, 1 drivers
v0x55d1838cb230_0 .var "mem_write_enable_f_alu", 0 0;
v0x55d1838cb2f0_0 .net "mem_write_enable_f_rf", 0 0, v0x55d1838d0020_0;  alias, 1 drivers
v0x55d1838cb3b0_0 .var "mem_write_enable_f_rf_restore", 0 0;
v0x55d1838cb470_0 .var "opcode_f_alu", 3 0;
v0x55d1838cb550_0 .net "opcode_f_rf", 3 0, v0x55d1838d01c0_0;  alias, 1 drivers
v0x55d1838cb630_0 .var "pc_f_alu", 7 0;
v0x55d1838cb710_0 .net "pc_f_rf", 7 0, v0x55d1838d0470_0;  alias, 1 drivers
v0x55d1838cb7f0_0 .var "rd_f_alu", 3 0;
v0x55d1838cb8d0_0 .net "rd_f_rf", 3 0, v0x55d1838d0610_0;  alias, 1 drivers
v0x55d1838cb9b0_0 .var "reg_write_enable_f_alu", 0 0;
v0x55d1838cba70_0 .net "reg_write_enable_f_rf", 0 0, v0x55d1838d0920_0;  alias, 1 drivers
v0x55d1838cbb30_0 .var "reg_write_enable_f_rf_restore", 0 0;
v0x55d1838cbbf0_0 .net "reset_n", 0 0, v0x55d1838d6740_0;  alias, 1 drivers
v0x55d1838cbcb0_0 .net "rs2_f_rf", 3 0, v0x55d1838d0f20_0;  alias, 1 drivers
E_0x55d18385dda0/0 .event negedge, v0x55d1838cbbf0_0;
E_0x55d18385dda0/1 .event posedge, v0x55d183899f80_0;
E_0x55d18385dda0 .event/or E_0x55d18385dda0/0, E_0x55d18385dda0/1;
S_0x55d1838cc010 .scope module, "instr_fetch" "IF" 2 456, 2 49 0, S_0x55d183896ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc"
    .port_info 3 /INPUT 4 "first_bits"
    .port_info 4 /INPUT 4 "second_bits"
    .port_info 5 /INPUT 4 "third_bits"
    .port_info 6 /INPUT 4 "fourth_bits"
    .port_info 7 /OUTPUT 8 "pc_f_if"
    .port_info 8 /OUTPUT 4 "opcode_f_if"
    .port_info 9 /OUTPUT 4 "rs1_f_if"
    .port_info 10 /OUTPUT 4 "rs2_f_if"
    .port_info 11 /OUTPUT 4 "rd_f_if"
    .port_info 12 /OUTPUT 1 "ALUsrc_f_if"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_if"
    .port_info 14 /OUTPUT 1 "mem_write_enable_f_if"
    .port_info 15 /OUTPUT 1 "is_immed_f_if"
    .port_info 16 /OUTPUT 1 "is_jump_f_if"
    .port_info 17 /INPUT 1 "STALL"
v0x55d1838cc410_0 .var "ALUsrc_f_if", 0 0;
v0x55d1838cc4d0_0 .net "STALL", 0 0, v0x55d1838d1900_0;  alias, 1 drivers
v0x55d1838cc590_0 .net "clk", 0 0, v0x55d1838d63c0_0;  alias, 1 drivers
v0x55d1838cc630_0 .net "first_bits", 3 0, L_0x55d1838d6db0;  alias, 1 drivers
v0x55d1838cc6d0_0 .net "fourth_bits", 3 0, L_0x55d1838d7e30;  alias, 1 drivers
v0x55d1838cc7c0_0 .var "is_immed_f_if", 0 0;
v0x55d1838cc880_0 .var "is_jump_f_if", 0 0;
v0x55d1838cc940_0 .var "mem_write_enable_f_if", 0 0;
v0x55d1838cca00_0 .var "opcode_f_if", 3 0;
v0x55d1838ccae0_0 .net "pc", 7 0, v0x55d1838d4b60_0;  1 drivers
v0x55d1838ccbc0_0 .var "pc_f_if", 7 0;
v0x55d1838ccca0_0 .var "rd_f_if", 3 0;
v0x55d1838ccd80_0 .var "reg_write_enable_f_if", 0 0;
v0x55d1838cce40_0 .net "reset_n", 0 0, v0x55d1838d6740_0;  alias, 1 drivers
v0x55d1838ccee0_0 .var "rs1_f_if", 3 0;
v0x55d1838ccfa0_0 .var "rs2_f_if", 3 0;
v0x55d1838cd080_0 .net "second_bits", 3 0, L_0x55d1838d72a0;  alias, 1 drivers
v0x55d1838cd160_0 .net "third_bits", 3 0, L_0x55d1838d78a0;  alias, 1 drivers
S_0x55d1838cd520 .scope module, "memory2" "MEM" 2 538, 2 301 0, S_0x55d183896ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 16 "addr"
    .port_info 3 /INPUT 16 "data_in"
    .port_info 4 /INPUT 1 "write_enable"
    .port_info 5 /INPUT 8 "pc_f_alu"
    .port_info 6 /INPUT 8 "pc"
    .port_info 7 /OUTPUT 8 "pc_f_mem"
    .port_info 8 /OUTPUT 16 "data_out"
    .port_info 9 /OUTPUT 16 "data_out_pc"
    .port_info 10 /INPUT 1 "reg_write_enable_f_alu"
    .port_info 11 /INPUT 4 "rd_f_alu"
    .port_info 12 /OUTPUT 4 "rd_f_mem"
    .port_info 13 /OUTPUT 1 "reg_write_enable_f_mem"
    .port_info 14 /INPUT 16 "alu_out"
    .port_info 15 /OUTPUT 16 "alu_out_f_mem"
    .port_info 16 /INPUT 4 "opcode_f_alu"
    .port_info 17 /OUTPUT 1 "MemtoReg"
    .port_info 18 /INPUT 16 "instruction"
    .port_info 19 /INPUT 1 "valid_n"
L_0x55d1838d7670 .functor BUFZ 16, L_0x55d1838e95b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55d1838cc1b0_0 .var "MemtoReg", 0 0;
v0x55d1838cd8b0_0 .net *"_s0", 15 0, L_0x55d1838e95b0;  1 drivers
v0x55d1838cd990_0 .net *"_s2", 9 0, L_0x55d1838e9650;  1 drivers
L_0x7f8a984e6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d1838cda80_0 .net *"_s5", 1 0, L_0x7f8a984e6060;  1 drivers
v0x55d1838cdb60_0 .net "addr", 15 0, v0x55d183899eb0_0;  alias, 1 drivers
v0x55d1838cdc70_0 .net "alu_out", 15 0, v0x55d183899eb0_0;  alias, 1 drivers
v0x55d1838cdd60_0 .var "alu_out_f_mem", 15 0;
v0x55d1838cde40_0 .net "clk", 0 0, v0x55d1838d63c0_0;  alias, 1 drivers
v0x55d1838cdf30_0 .net "data_in", 15 0, v0x55d18384b540_0;  alias, 1 drivers
v0x55d1838cdff0_0 .var "data_out", 15 0;
v0x55d1838ce0b0_0 .net "data_out_pc", 15 0, L_0x55d1838d7670;  alias, 1 drivers
v0x55d1838ce190_0 .net "instruction", 15 0, L_0x55d1838d6990;  alias, 1 drivers
v0x55d1838ce270_0 .var "instruction_counter", 7 0;
v0x55d1838ce350 .array "instructions", 256 0, 15 0;
v0x55d1838ce410 .array "memory", 256 0, 15 0;
v0x55d1838ce4d0_0 .net "opcode_f_alu", 3 0, v0x55d1838cb470_0;  alias, 1 drivers
v0x55d1838ce590_0 .net "pc", 7 0, v0x55d1838d4b60_0;  alias, 1 drivers
v0x55d1838ce770_0 .net "pc_f_alu", 7 0, v0x55d1838cb630_0;  alias, 1 drivers
v0x55d1838ce840_0 .var "pc_f_mem", 7 0;
v0x55d1838ce900_0 .net "rd_f_alu", 3 0, v0x55d1838cb7f0_0;  alias, 1 drivers
v0x55d1838ce9f0_0 .var "rd_f_mem", 3 0;
v0x55d1838ceab0_0 .net "reg_write_enable_f_alu", 0 0, v0x55d1838cb9b0_0;  alias, 1 drivers
v0x55d1838ceb80_0 .var "reg_write_enable_f_mem", 0 0;
v0x55d1838cec20_0 .net "reset_n", 0 0, v0x55d1838d6740_0;  alias, 1 drivers
v0x55d1838cecc0_0 .net "valid_n", 0 0, v0x55d1838d67e0_0;  alias, 1 drivers
v0x55d1838ced80_0 .net "write_enable", 0 0, v0x55d1838cb230_0;  alias, 1 drivers
L_0x55d1838e95b0 .array/port v0x55d1838ce350, L_0x55d1838e9650;
L_0x55d1838e9650 .concat [ 8 2 0 0], v0x55d1838d4b60_0, L_0x7f8a984e6060;
S_0x55d1838cf080 .scope module, "register_file2" "RF2" 2 476, 2 131 0, S_0x55d183896ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 8 "pc_f_if"
    .port_info 3 /OUTPUT 8 "pc_f_rf"
    .port_info 4 /INPUT 1 "reg_write_enable_f_if"
    .port_info 5 /INPUT 1 "mem_write_enable_f_if"
    .port_info 6 /INPUT 1 "is_immed_f_if"
    .port_info 7 /INPUT 1 "ALUsrc_f_if"
    .port_info 8 /INPUT 1 "is_jump_f_if"
    .port_info 9 /INPUT 1 "reg_write_enable_f_mem"
    .port_info 10 /OUTPUT 1 "reg_write_enable_f_rf"
    .port_info 11 /OUTPUT 1 "mem_write_enable_f_rf"
    .port_info 12 /OUTPUT 1 "is_immed_f_rf"
    .port_info 13 /OUTPUT 1 "ALUsrc_f_rf"
    .port_info 14 /OUTPUT 1 "is_jump_f_rf"
    .port_info 15 /INPUT 4 "opcode_f_if"
    .port_info 16 /INPUT 4 "rs1_f_if"
    .port_info 17 /INPUT 4 "rs2_f_if"
    .port_info 18 /INPUT 4 "rd_f_if"
    .port_info 19 /OUTPUT 4 "opcode_f_rf"
    .port_info 20 /OUTPUT 4 "rs1_f_rf"
    .port_info 21 /OUTPUT 4 "rs2_f_rf"
    .port_info 22 /OUTPUT 4 "rd_f_rf"
    .port_info 23 /INPUT 4 "if_request_out_1"
    .port_info 24 /INPUT 4 "if_request_out_2"
    .port_info 25 /INPUT 4 "waddr"
    .port_info 26 /INPUT 16 "rf_write_input_data"
    .port_info 27 /OUTPUT 16 "rf_data_1"
    .port_info 28 /OUTPUT 16 "rf_data_2"
    .port_info 29 /INPUT 1 "STALL"
    .port_info 30 /INPUT 1 "STALL_FELL"
v0x55d1838cf540_0 .net "ALUsrc_f_if", 0 0, v0x55d1838cc410_0;  alias, 1 drivers
v0x55d1838cf630_0 .var "ALUsrc_f_rf", 0 0;
v0x55d1838cf6d0_0 .net "STALL", 0 0, v0x55d1838d1900_0;  alias, 1 drivers
v0x55d1838cf7f0_0 .net "STALL_FELL", 0 0, v0x55d1838d19a0_0;  1 drivers
v0x55d1838cf890_0 .net "clk", 0 0, v0x55d1838d63c0_0;  alias, 1 drivers
v0x55d1838cf980 .array "datastorage", 0 15, 15 0;
v0x55d1838cfa40_0 .net "if_request_out_1", 3 0, v0x55d1838ccee0_0;  alias, 1 drivers
v0x55d1838cfb00_0 .net "if_request_out_2", 3 0, v0x55d1838ccfa0_0;  alias, 1 drivers
v0x55d1838cfba0_0 .net "is_immed_f_if", 0 0, v0x55d1838cc7c0_0;  alias, 1 drivers
v0x55d1838cfc70_0 .var "is_immed_f_rf", 0 0;
v0x55d1838cfd10_0 .net "is_jump_f_if", 0 0, v0x55d1838cc880_0;  alias, 1 drivers
v0x55d1838cfde0_0 .var "is_jump_f_rf", 0 0;
v0x55d1838cfeb0_0 .net "mem_write_enable_f_if", 0 0, v0x55d1838cc940_0;  alias, 1 drivers
v0x55d1838cff80_0 .var "mem_write_enable_f_if_restore", 0 0;
v0x55d1838d0020_0 .var "mem_write_enable_f_rf", 0 0;
v0x55d1838d00f0_0 .net "opcode_f_if", 3 0, v0x55d1838cca00_0;  alias, 1 drivers
v0x55d1838d01c0_0 .var "opcode_f_rf", 3 0;
v0x55d1838d03a0_0 .net "pc_f_if", 7 0, v0x55d1838ccbc0_0;  alias, 1 drivers
v0x55d1838d0470_0 .var "pc_f_rf", 7 0;
v0x55d1838d0540_0 .net "rd_f_if", 3 0, v0x55d1838ccca0_0;  alias, 1 drivers
v0x55d1838d0610_0 .var "rd_f_rf", 3 0;
v0x55d1838d06e0_0 .net "reg_write_enable_f_if", 0 0, v0x55d1838ccd80_0;  alias, 1 drivers
v0x55d1838d07b0_0 .var "reg_write_enable_f_if_restore", 0 0;
v0x55d1838d0850_0 .net "reg_write_enable_f_mem", 0 0, v0x55d1838ceb80_0;  alias, 1 drivers
v0x55d1838d0920_0 .var "reg_write_enable_f_rf", 0 0;
v0x55d1838d09f0_0 .net "reset_n", 0 0, v0x55d1838d6740_0;  alias, 1 drivers
v0x55d1838d0a90_0 .var "rf_data_1", 15 0;
v0x55d1838d0b30_0 .var "rf_data_2", 15 0;
v0x55d1838d0bd0_0 .net "rf_write_input_data", 15 0, L_0x55d1838d7cf0;  alias, 1 drivers
v0x55d1838d0c70_0 .net "rs1_f_if", 3 0, v0x55d1838ccee0_0;  alias, 1 drivers
v0x55d1838d0d30_0 .var "rs1_f_rf", 3 0;
v0x55d1838d0e10_0 .net "rs2_f_if", 3 0, v0x55d1838ccfa0_0;  alias, 1 drivers
v0x55d1838d0f20_0 .var "rs2_f_rf", 3 0;
v0x55d1838d11f0_0 .net "waddr", 3 0, v0x55d1838ce9f0_0;  alias, 1 drivers
    .scope S_0x55d1838cc010;
T_0 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838cce40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1838ccbc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55d1838cc630_0;
    %assign/vec4 v0x55d1838cca00_0, 0;
    %load/vec4 v0x55d1838cd080_0;
    %assign/vec4 v0x55d1838ccee0_0, 0;
    %load/vec4 v0x55d1838cd160_0;
    %assign/vec4 v0x55d1838ccfa0_0, 0;
    %load/vec4 v0x55d1838cc6d0_0;
    %assign/vec4 v0x55d1838ccca0_0, 0;
    %load/vec4 v0x55d1838ccae0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d1838ccbc0_0, 0;
    %load/vec4 v0x55d1838cc4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
T_0.4 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
T_0.6 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
T_0.8 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
T_0.10 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838ccd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc410_0, 0;
T_0.12 ;
    %load/vec4 v0x55d1838cc630_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_0.14, 4;
    %vpi_call/w 2 122 "$finish" {0 0 0};
T_0.14 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d1838cf080;
T_1 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838d09f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 50, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 200, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 300, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 400, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 500, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 600, 0, 16;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 700, 0, 16;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 800, 0, 16;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 900, 0, 16;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 950, 0, 16;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 960, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %pushi/vec4 970, 0, 16;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %vpi_func 2 169 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %vpi_func 2 170 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %vpi_func 2 171 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %vpi_func 2 172 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d1838d00f0_0;
    %assign/vec4 v0x55d1838d01c0_0, 0;
    %load/vec4 v0x55d1838d0c70_0;
    %assign/vec4 v0x55d1838d0d30_0, 0;
    %load/vec4 v0x55d1838d0e10_0;
    %assign/vec4 v0x55d1838d0f20_0, 0;
    %load/vec4 v0x55d1838d0540_0;
    %assign/vec4 v0x55d1838d0610_0, 0;
    %load/vec4 v0x55d1838cf540_0;
    %assign/vec4 v0x55d1838cf630_0, 0;
    %load/vec4 v0x55d1838d03a0_0;
    %assign/vec4 v0x55d1838d0470_0, 0;
    %load/vec4 v0x55d1838cfa40_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55d1838cf980, 4;
    %assign/vec4 v0x55d1838d0a90_0, 0;
    %load/vec4 v0x55d1838cfb00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55d1838cf980, 4;
    %assign/vec4 v0x55d1838d0b30_0, 0;
    %load/vec4 v0x55d1838cf6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d0920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d0020_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cfc70_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d1838cf7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55d1838d07b0_0;
    %assign/vec4 v0x55d1838d0920_0, 0;
    %load/vec4 v0x55d1838cff80_0;
    %assign/vec4 v0x55d1838d0020_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55d1838d06e0_0;
    %assign/vec4 v0x55d1838d0920_0, 0;
    %load/vec4 v0x55d1838cfeb0_0;
    %assign/vec4 v0x55d1838d0020_0, 0;
    %load/vec4 v0x55d1838cfba0_0;
    %assign/vec4 v0x55d1838cfc70_0, 0;
    %load/vec4 v0x55d1838d0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x55d1838d0bd0_0;
    %load/vec4 v0x55d1838d11f0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838cf980, 0, 4;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d183848040;
T_2 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838cbbf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1838cb630_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55d183896df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55d1838cba70_0;
    %assign/vec4 v0x55d1838cbb30_0, 0;
    %load/vec4 v0x55d1838cb2f0_0;
    %assign/vec4 v0x55d1838cb3b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55d18389f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55d1838cbb30_0;
    %assign/vec4 v0x55d1838cb9b0_0, 0;
    %load/vec4 v0x55d1838cb3b0_0;
    %assign/vec4 v0x55d1838cb230_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55d1838cba70_0;
    %assign/vec4 v0x55d1838cb9b0_0, 0;
    %load/vec4 v0x55d1838cb2f0_0;
    %assign/vec4 v0x55d1838cb230_0, 0;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0x55d1838cb550_0;
    %assign/vec4 v0x55d1838cb470_0, 0;
    %load/vec4 v0x55d1838cb8d0_0;
    %assign/vec4 v0x55d1838cb7f0_0, 0;
    %load/vec4 v0x55d1838a56d0_0;
    %assign/vec4 v0x55d18384b540_0, 0;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %add;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.6 ;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %add;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.8 ;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %add;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.10 ;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %add;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.12 ;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %sub;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.14 ;
    %load/vec4 v0x55d1838cb550_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_2.16, 4;
    %load/vec4 v0x55d1838a56d0_0;
    %load/vec4 v0x55d1838a5770_0;
    %add;
    %assign/vec4 v0x55d183899eb0_0, 0;
    %load/vec4 v0x55d1838cb710_0;
    %assign/vec4 v0x55d1838cb630_0, 0;
T_2.16 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d1838cd520;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1838ce270_0, 0;
    %end;
    .thread T_3;
    .scope S_0x55d1838cd520;
T_4 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838cec20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55d1838cecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55d1838ce190_0;
    %load/vec4 v0x55d1838ce270_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838ce350, 0, 4;
    %load/vec4 v0x55d1838ce270_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55d1838ce270_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55d1838ceab0_0;
    %assign/vec4 v0x55d1838ceb80_0, 0;
    %vpi_call/w 2 358 "$display", "mem[14] is\012 %d", &A<v0x55d1838ce410, 14> {0 0 0};
    %ix/getv 4, v0x55d1838cdb60_0;
    %load/vec4a v0x55d1838ce410, 4;
    %assign/vec4 v0x55d1838cdff0_0, 0;
    %load/vec4 v0x55d1838ce770_0;
    %assign/vec4 v0x55d1838ce840_0, 0;
    %load/vec4 v0x55d1838ce900_0;
    %assign/vec4 v0x55d1838ce9f0_0, 0;
    %load/vec4 v0x55d1838cdc70_0;
    %assign/vec4 v0x55d1838cdd60_0, 0;
    %load/vec4 v0x55d1838ced80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55d1838cdf30_0;
    %ix/getv 3, v0x55d1838cdb60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d1838ce410, 0, 4;
T_4.4 ;
    %load/vec4 v0x55d1838ce4d0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838cc1b0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838cc1b0_0, 0;
T_4.7 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d183896ac0;
T_5 ;
    %vpi_call/w 2 452 "$monitor", "PC: %d, Instruction from memory: %b, alu out is: %d, data at reg_write port: %d", v0x55d1838d4b60_0, v0x55d1838d3aa0_0, v0x55d1838d36f0_0, v0x55d1838d5d00_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55d183896ac0;
T_6 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838d5bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55d1838d4b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d1900_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55d1838d61e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55d1838d1900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d1900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d19a0_0, 0;
T_6.4 ;
    %load/vec4 v0x55d1838d1900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x55d1838d4b60_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55d1838d4b60_0, 0;
T_6.6 ;
    %load/vec4 v0x55d1838d19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d19a0_0, 0;
T_6.8 ;
    %load/vec4 v0x55d1838d3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3e80_0, 0;
T_6.10 ;
    %load/vec4 v0x55d1838d4000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d4000_0, 0;
T_6.12 ;
    %load/vec4 v0x55d1838d4870_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d4870_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4870_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4870_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4870_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %load/vec4 v0x55d1838d5430_0;
    %load/vec4 v0x55d1838d5dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d3e80_0, 0;
    %vpi_call/w 2 622 "$display", "forward_enable_rs1_MEM_ID triggered\012" {0 0 0};
T_6.16 ;
    %load/vec4 v0x55d1838d5430_0;
    %load/vec4 v0x55d1838d5f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d4000_0, 0;
    %vpi_call/w 2 627 "$display", "forward_enable_rs2_MEM_ID triggered\012" {0 0 0};
T_6.18 ;
T_6.14 ;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 8, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d1838d4960_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %load/vec4 v0x55d1838d4a50_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5dc0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5f20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %vpi_call/w 2 647 "$display", "\012STALL ACTIVE\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d1900_0, 0;
T_6.22 ;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5dc0_0;
    %cmp/e;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d3de0_0, 0;
    %vpi_call/w 2 653 "$display", "forward_enable_rs1_EX_ID triggered\012" {0 0 0};
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3de0_0, 0;
T_6.25 ;
    %load/vec4 v0x55d1838d5700_0;
    %load/vec4 v0x55d1838d5f20_0;
    %cmp/e;
    %jmp/0xz  T_6.26, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d1838d3f40_0, 0;
    %vpi_call/w 2 661 "$display", "forward_enable_rs2_EX_ID triggered\012" {0 0 0};
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3f40_0, 0;
T_6.27 ;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d3e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d4000_0, 0;
T_6.21 ;
    %load/vec4 v0x55d1838d3d10_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_6.28, 4;
    %jmp T_6.29;
T_6.28 ;
    %load/vec4 v0x55d1838d3d10_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_6.30, 4;
    %jmp T_6.31;
T_6.30 ;
    %load/vec4 v0x55d1838d3d10_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_6.32, 4;
T_6.32 ;
T_6.31 ;
T_6.29 ;
    %load/vec4 v0x55d1838d4b60_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_6.34, 4;
    %vpi_call/w 2 691 "$finish" {0 0 0};
T_6.34 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d18388dc00;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d1838d6480_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x55d18388dc00;
T_8 ;
    %vpi_call/w 2 5 "$readmemb", "instructions2.mem", v0x55d1838d6630 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55d18388dc00;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1838d63c0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x55d18388dc00;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1838d6740_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55d18388dc00;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1838d67e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x55d18388dc00;
T_12 ;
    %delay 5, 0;
    %load/vec4 v0x55d1838d63c0_0;
    %nor/r;
    %store/vec4 v0x55d1838d63c0_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d18388dc00;
T_13 ;
    %wait E_0x55d18385dda0;
    %load/vec4 v0x55d1838d6740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d1838d6480_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55d1838d67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55d1838d6480_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x55d1838d6480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d1838d6480_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d1838d67e0_0, 0;
T_13.5 ;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55d18388dc00;
T_14 ;
    %pushi/vec4 2, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d18385fa50;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %wait E_0x55d18385fa50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d1838d6740_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_14.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.3, 5;
    %jmp/1 T_14.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55d18385fa50;
    %wait E_0x55d18385fa50;
    %jmp T_14.2;
T_14.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d1838d6740_0, 0, 1;
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu-8.sv";
