//
// Generated by Microsoft (R) D3D Shader Disassembler
//
//   using 3Dmigoto v1.3.16 on Thu Jun 29 22:53:54 2023
//
//
// Input signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Input
//
// Output signature:
//
// Name                 Index   Mask Register SysValue  Format   Used
// -------------------- ----- ------ -------- -------- ------- ------
// no Output
cs_5_0
dcl_globalFlags refactoringAllowed
dcl_constantbuffer cb0[162], immediateIndexed
dcl_constantbuffer cb9[64], dynamicIndexed
dcl_constantbuffer cb10[2], immediateIndexed
dcl_uav_typed_buffer (float,float,float,float) u0
dcl_input vThreadID.x
dcl_temps 11
dcl_thread_group 64, 1, 1
add r0.x, l(0.500000), cb0[89].x
ftou r0.x, r0.x
ult r0.x, vThreadID.x, r0.x
if_nz r0.x
  ftou r0.x, cb0[99].x
  add r0.y, l(0.250000), cb10[1].x
  ftoi r0.y, r0.y
  ftoi r0.z, cb0[23].x
  iadd r0.y, r0.z, r0.y
  add r0.z, l(0.250000), cb10[0].x
  lt r0.w, cb0[23].x, cb0[24].x
  and r0.w, r0.w, cb0[23].x
  ftoi r0.zw, r0.zzzw
  iadd r0.z, r0.w, r0.z
  utof r0.w, vThreadID.x
  add r1.y, r0.w, cb0[19].x
  add r2.x, r1.y, cb0[21].x
  ftou r2.x, r2.x
  xor r2.y, r2.x, l(61)
  ushr r2.x, r2.x, l(16)
  xor r2.x, r2.x, r2.y
  imul null, r2.x, r2.x, l(9)
  ushr r2.y, r2.x, l(4)
  xor r2.x, r2.y, r2.x
  imul null, r2.x, r2.x, l(0x27d4eb2d)
  ushr r2.y, r2.x, l(15)
  xor r2.x, r2.y, r2.x
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r2.x
  mul r3.z, r2.y, l(2.328306437E-010)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r2.x
  mul r3.w, r2.y, l(2.328306437E-010)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r2.x
  mul r4.x, r2.y, l(2.328306437E-010)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r2.x
  mul r4.y, r2.y, l(2.328306437E-010)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.y, r2.x
  mul r2.yz, r2.yyyy, l(0.000000, 2.328306437E-010, 1.164153236E-011, 0.000000)
  add r0.w, r0.w, l(1.000000)
  div r0.w, r0.w, cb0[89].x
  add r2.w, -r0.w, l(1.000000)
  mul r2.w, r2.w, cb0[22].x
  mul r5.w, r2.w, l(0.200000)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.w, r2.x
  mad r6.x, r2.w, l(4.656612873E-010), l(-1.000000)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.w, r2.x
  mad r6.y, r2.w, l(4.656612873E-010), l(-1.000000)
  imad r2.x, r2.x, l(0x0019660d), l(0x3c6ef35f)
  utof r2.x, r2.x
  mad r6.z, r2.x, l(4.656612873E-010), l(-1.000000)
  dp3 r2.x, r6.xyzx, r6.xyzx
  rsq r2.x, r2.x
  mul r6.xyz, r2.xxxx, r6.xyzx
  max r2.x, r2.z, l(0.001000)
  mul r2.xzw, r2.xxxx, r6.xxyz
  lt r6.x, cb0[159].x, l(0.500000)
  add r6.yzw, -cb0[161].xxyz, cb9[r0.y + 0].xxyz
  mad r6.yzw, r0.wwww, r6.yyzw, cb0[161].xxyz
  add r7.xyzw, -cb0[160].xyzw, cb9[r0.y + 32].xyzw
  mad r7.xyzw, r0.wwww, r7.xyzw, cb0[160].xyzw
  dp4 r0.w, r7.xyzw, r7.xyzw
  rsq r0.w, r0.w
  mul r7.xyzw, r0.wwww, r7.xyzw
  movc r7.xyzw, r6.xxxx, cb9[r0.y + 32].xyzw, r7.xyzw
  movc r6.xyz, r6.xxxx, cb9[r0.y + 0].xyzx, r6.yzwy
  mul r8.xyz, cb9[r0.z + 0].zxyz, cb9[r0.z + 32].yzxy
  mad r8.xyz, cb9[r0.z + 0].yzxy, cb9[r0.z + 32].zxyz, -r8.xyzx
  dp3 r0.y, cb9[r0.z + 0].xyzx, cb9[r0.z + 32].xyzx
  mov r8.w, -r0.y
  mov r9.xyz, cb9[r0.z + 0].xyzx
  mov r9.w, l(0)
  mad r8.xyzw, cb9[r0.z + 32].wwww, r9.xyzw, r8.xyzw
  mul r9.xyz, r8.yzxy, -cb9[r0.z + 32].zxyz
  mad r9.xyz, -cb9[r0.z + 32].yzxy, r8.zxyz, -r9.xyzx
  mad r8.xyz, cb9[r0.z + 32].wwww, r8.xyzx, r9.xyzx
  mad r8.xyz, r8.wwww, -cb9[r0.z + 32].xyzx, r8.xyzx
  mul r9.xyz, r7.yzxy, -cb9[r0.z + 32].zxyz
  mad r9.xyz, -cb9[r0.z + 32].yzxy, r7.zxyz, -r9.xyzx
  dp3 r0.y, -cb9[r0.z + 32].xyzx, r7.xyzx
  mov r10.w, -r0.y
  mad r10.xyz, cb9[r0.z + 32].wwww, r7.xyzx, r9.xyzx
  mul r9.xyzw, l(-1.000000, -1.000000, -1.000000, 1.000000), cb9[r0.z + 32].xyzw
  mad r7.xyzw, r7.wwww, r9.xyzw, r10.xyzw
  mul r9.xyz, r6.zxyz, cb9[r0.z + 32].yzxy
  mad r9.xyz, r6.yzxy, cb9[r0.z + 32].zxyz, -r9.xyzx
  dp3 r0.y, r6.xyzx, cb9[r0.z + 32].xyzx
  mov r9.w, -r0.y
  mul r6.xyz, r6.xyzx, cb9[r0.z + 32].wwww
  mov r6.w, l(0)
  add r6.xyzw, r6.xyzw, r9.xyzw
  mul r9.xyz, r6.yzxy, -cb9[r0.z + 32].zxyz
  mad r9.xyz, -cb9[r0.z + 32].yzxy, r6.zxyz, -r9.xyzx
  mad r6.xyz, cb9[r0.z + 32].wwww, r6.xyzx, r9.xyzx
  mad r0.yzw, r6.wwww, -cb9[r0.z + 32].xxyz, r6.xxyz
  add r0.yzw, r0.yyzw, -r8.xxyz
  mul r6.xyz, r2.wxzw, -r7.yzxy
  mad r6.xyz, r2.zwxz, -r7.zxyz, -r6.xyzx
  dp3 r8.x, r2.xzwx, -r7.xyzx
  mov r6.w, -r8.x
  mul r8.xyz, r2.xzwx, r7.wwww
  mov r8.w, l(0)
  add r6.xyzw, r6.xyzw, r8.xyzw
  mul r2.xzw, r6.yyzx, r7.zzxy
  mad r2.xzw, r7.yyzx, r6.zzxy, -r2.xxzw
  mad r2.xzw, r7.wwww, r6.xxyz, r2.xxzw
  mad r2.xzw, r6.wwww, r7.xxyz, r2.xxzw
  add r6.xyz, r0.yzwy, r2.xzwx
  mul r8.xyzw, r7.wwww, l(0.100000, 0.000000, 0.000000, 0.000000)
  mad r8.xyzw, r7.zzyx, l(-0.000000, 0.100000, -0.100000, 0.100000), r8.xyzw
  mul r0.yzw, r7.zzxy, r8.yyzx
  mad r0.yzw, r7.yyzx, r8.zzxy, -r0.yyzw
  mad r0.yzw, r7.wwww, r8.xxyz, r0.yyzw
  mad r5.xyz, r8.wwww, r7.xyzx, r0.yzwy
  imad r0.x, l(5), vThreadID.x, r0.x
  store_uav_typed u0.xyzw, r0.xxxx, r5.xyzw
  iadd r5.xyzw, r0.xxxx, l(1, 2, 3, 4)
  mov r6.w, l(0)
  store_uav_typed u0.xyzw, r5.xxxx, r6.xyzw
  mov r1.xzw, l(0,0,0,0)
  store_uav_typed u0.xyzw, r5.yyyy, r1.xyzw
  mov r3.xy, l(0,0,0,0)
  store_uav_typed u0.xyzw, r5.zzzz, r3.xyzw
  mov r4.z, r2.y
  mov r4.w, l(0)
  store_uav_typed u0.xyzw, r5.wwww, r4.xyzw
endif
ret
// Approximately 0 instruction slots used
