{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4264, "design__instance__area": 74957.3, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 10, "power__internal__total": 0.0599842444062233, "power__switching__total": 0.02247334085404873, "power__leakage__total": 1.1045380006180494e-06, "power__total": 0.08245868980884552, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5457341399917999, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5489929777281484, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5757504636013926, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.1921158841944095, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.57575, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 3.224368, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7754980210829138, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7795644350702144, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.03387090703780387, "timing__setup__ws__corner:nom_ss_125C_4v50": -2.4783429343572845, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -58.640969295782185, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -2.4783429343572845, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.303839, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 54, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -2.421246, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 43, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4435953674388675, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.44643032201242583, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.25929037428838864, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.247792460230977, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.25929, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.695556, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 77, "design__max_cap_violation__count": 10, "clock__skew__worst_hold": -0.44134050441208195, "clock__skew__worst_setup": 0.4434939485626997, "timing__hold__ws": -0.008742784521581016, "timing__setup__ws": -2.5902951627914517, "timing__hold__tns": -0.008742784521581016, "timing__setup__tns": -67.27005987099874, "timing__hold__wns": -0.008742784521581016, "timing__setup__wns": -2.5902951627914517, "timing__hold_vio__count": 1, "timing__hold_r2r__ws": 0.2583, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 167, "timing__setup_r2r__ws": -2.544971, "timing__setup_r2r_vio__count": 134, "design__die__bbox": "0.0 0.0 412.195 430.115", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177291, "design__core__area": 157861, "design__instance__count__stdcell": 4264, "design__instance__area__stdcell": 74957.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.47483, "design__instance__utilization__stdcell": 0.47483, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 518, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1028, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 10625412, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74494.2, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 173, "design__instance__count__class:clock_buffer": 136, "design__instance__count__class:clock_inverter": 53, "design__instance__count__setup_buffer": 43, "design__instance__count__hold_buffer": 8, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 815, "antenna_diodes_count": 0, "route__net": 2155, "route__net__special": 2, "route__drc_errors__iter:1": 253, "route__wirelength__iter:1": 84935, "route__drc_errors__iter:2": 32, "route__wirelength__iter:2": 84231, "route__drc_errors__iter:3": 12, "route__wirelength__iter:3": 84262, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 84252, "route__drc_errors": 0, "route__wirelength": 84252, "route__vias": 14374, "route__vias__singlecut": 14374, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 707.73, "design__instance__count__class:fill_cell": 6711, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5428593284105303, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5452608519030167, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5741502991107447, "timing__setup__ws__corner:min_tt_025C_5v00": 2.2459577056085913, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.57415, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 3.282982, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7711205225953152, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.773842789528687, "timing__hold__ws__corner:min_ss_125C_4v50": 0.06994249821725933, "timing__setup__ws__corner:min_ss_125C_4v50": -2.384327469616248, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -52.08649659011642, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -2.384327469616248, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.301022, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 54, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -2.326483, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 43, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 9, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44134050441208195, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4434939485626997, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2582998332778037, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.283291176313524, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.2583, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.732638, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 77, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 10, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5492497723210068, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5534129977587927, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5776509434286952, "timing__setup__ws__corner:max_tt_025C_5v00": 2.1281972342345274, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.577651, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 3.154198, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 90, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 77, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 10, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7829696002053469, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7862452023098413, "timing__hold__ws__corner:max_ss_125C_4v50": -0.008742784521581016, "timing__setup__ws__corner:max_ss_125C_4v50": -2.5902951627914517, "timing__hold__tns__corner:max_ss_125C_4v50": -0.008742784521581016, "timing__setup__tns__corner:max_ss_125C_4v50": -67.27005987099874, "timing__hold__wns__corner:max_ss_125C_4v50": -0.008742784521581016, "timing__setup__wns__corner:max_ss_125C_4v50": -2.5902951627914517, "timing__hold_vio__count__corner:max_ss_125C_4v50": 1, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.307113, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 59, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -2.544971, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 48, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 90, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 77, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 10, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4463615992052579, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.44977253750028173, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2604647682370513, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.205419242985528, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.260465, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.651039, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 90, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 90, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99837, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99958, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00162788, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00152073, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000414594, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00152073, "design_powergrid__voltage__worst": 0.00152073, "design_powergrid__voltage__worst__net:VDD": 4.99837, "design_powergrid__drop__worst": 0.00162788, "design_powergrid__drop__worst__net:VDD": 0.00162788, "design_powergrid__voltage__worst__net:VSS": 0.00152073, "design_powergrid__drop__worst__net:VSS": 0.00152073, "ir__voltage__worst": 5, "ir__drop__avg": 0.000423, "ir__drop__worst": 0.00163, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}