["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsNop.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp2Source$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartConstants$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CLINT$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSR.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CLINT.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUControl.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Instructions.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeB$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/InstructionROM$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUFunctions$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegWriteSource$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALU.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Tx$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/TrueDualPortRAM32$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/WriteBack.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionTypes.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/ImplementationType.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegisterFile$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MEM2WB$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUFunctions.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Execute$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteStates.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Registers$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteStates$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IF2ID$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsNop$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeI.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Control$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelinedCPU.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/Parameters.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IF2ID.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPUBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionDecode.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Rx$$anon$2.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlave$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTBHash$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRRegister.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeCSR.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusArbiter.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Uart$$anon$5.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ID2EX.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Uart.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeI$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMaster.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/RAMBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusSwitch$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusSwitch.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPU.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Buffer.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSR$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Forwarding.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMasterBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ForwardingType.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteReadDataChannel.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/Top$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Buffer$$anon$3.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeL.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA$Reg$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Tx.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ProgramCounter.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartConstants.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/EX2MEM.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Rx.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALU$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccess.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BufferedTx$$anon$4.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp2Source.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeR.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionDecode$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegisterFile.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionFetch.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeL$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/ROMLoader$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/DummySlave$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsRet.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/WriteBack$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlaveBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeM$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/RegWriteSource.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/PipelineRegister$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Instructions$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Registers.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp1Source.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ProgramCounter$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccessStates$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/TrueDualPortRAM32.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionTypes$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteDataChannel.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUOp1Source$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteResponseChannel.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/BusArbiter$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MEM2WB.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsRet$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/EX2MEM$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTB$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionFetch$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/ImplementationType$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/Top.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Execute.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/UartIO.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Timer$DataAddr$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/IndirectBTBHash.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BlockRAM.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BranchTargetBuffer$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRDirectAccessBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/board/verilator/VerilogGenerator$delayedInit$body.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsEnv$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeS.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ALUControl$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/VGA$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ForwardingType$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeS$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeB.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CPU$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/DummySlave.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/ROMLoader.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/CSRRegister$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteWriteAddressChannel.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Memory.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InterruptStatus$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Control.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsEnv.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4Lite$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/InstructionROM.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteReadAddressChannel.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccessStates.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteChannels.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ReturnAddressStack$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BlockRAM$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeM.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/BufferedTx.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/BusBundle.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/Forwarding$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/Parameters$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InterruptStatus.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteMaster$$anon$2.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4Lite.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/InstructionsTypeR$.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/MemoryAccess$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteSlave.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/peripheral/Memory$$anon$2.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/riscv/core/ID2EX$$anon$1.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/classes/bus/AXI4LiteInterface.class","/home/johnson/Desktop/mycpu-4soc/4-soc/target/scala-2.13/zinc/inc_compile_2.13.zip"]]