Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 02:24:37 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'TOP_RX_UART', input port 'PAR_TYPE' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'UART_Config[1]' has non three-state driver 'U0_RegFile/REG_MEM_reg[2][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[0]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[1]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[2]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[3]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[4]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[5]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[6]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[7]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/sampled_OUT' has non three-state driver 'U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/par_chk_En' has non three-state driver 'U0_UART/RX_UART/fsm_u0/C223/Z_0'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 02:35:04 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'TOP_RX_UART', input port 'PAR_TYPE' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'UART_Config[1]' has non three-state driver 'U0_RegFile/REG_MEM_reg[2][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[0]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[1]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[2]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[3]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[4]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[5]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[6]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[7]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/sampled_OUT' has non three-state driver 'U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/par_chk_En' has non three-state driver 'U0_UART/RX_UART/fsm_u0/C223/Z_0'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 03:14:40 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'TOP_RX_UART', input port 'PAR_TYPE' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'UART_Config[1]' has non three-state driver 'U0_RegFile/REG_MEM_reg[2][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[0]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[1]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[2]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[3]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[4]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[5]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[6]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[7]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/sampled_OUT' has non three-state driver 'U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/par_chk_En' has non three-state driver 'U0_UART/RX_UART/fsm_u0/C223/Z_0'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 03:17:35 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'TOP_RX_UART', input port 'PAR_TYPE' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'UART_Config[1]' has non three-state driver 'U0_RegFile/REG_MEM_reg[2][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[0]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[1]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[2]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[3]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[4]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[5]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[6]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[7]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/sampled_OUT' has non three-state driver 'U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/par_chk_En' has non three-state driver 'U0_UART/RX_UART/fsm_u0/C223/Z_0'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 03:27:47 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 1
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34

Tristate                                                           11
    A tristate bus has a non tri-state driver (LINT-34)            11
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'TOP_RX_UART', input port 'PAR_TYPE' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'SYS_TOP', three-state bus 'UART_Config[1]' has non three-state driver 'U0_RegFile/REG_MEM_reg[2][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[0]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[1]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[2]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[3]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[4]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[5]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[6]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'UART_RX_OUT[7]' has non three-state driver 'U0_UART/RX_UART/DESERILIZER_u5/P_DATA_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/sampled_OUT' has non three-state driver 'U0_UART/RX_UART/data_sampler_u1/sampled_bit_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'U0_UART/RX_UART/par_chk_En' has non three-state driver 'U0_UART/RX_UART/fsm_u0/C223/Z_0'. (LINT-34)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 03:31:33 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1332' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1335' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1339' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1347' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 03:55:15 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1162' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1334' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1338' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1342' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 04:14:52 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     22
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1162' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1334' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1338' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1342' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 04:16:03 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1162' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1334' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1338' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1342' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C65' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 06:10:55 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1162' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1334' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1338' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1342' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 06:24:38 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              34
    Cells do not drive (LINT-1)                                    34
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1162' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1331' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1334' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1338' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1342' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1343' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1344' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1345' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1346' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 06:27:45 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1083' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1237' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1238' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1239' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1240' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1241' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 06:33:49 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1280' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1452' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1453' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1454' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1455' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1456' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 06:56:48 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1101' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1275' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1276' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1277' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1278' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1279' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 07:03:20 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C997' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1170' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1171' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1172' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1173' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1174' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 07:07:10 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C967' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1140' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1141' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1142' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1143' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1144' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 07:13:53 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C969' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1142' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1143' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1144' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1145' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1146' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 07:21:08 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C962' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1135' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1136' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1137' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1138' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1139' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Sep 29 07:59:20 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C960' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1133' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1134' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1135' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1136' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1137' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C68' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C72' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C73' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 30 02:08:19 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     19
    Unconnected ports (LINT-28)                                     5
    Shorted outputs (LINT-31)                                       9
    Constant outputs (LINT-52)                                      5

Cells                                                              31
    Cells do not drive (LINT-1)                                    31
--------------------------------------------------------------------------------

Warning: In design 'CLK_Divider', cell 'C158' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C159' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C161' does not drive any nets. (LINT-1)
Warning: In design 'CLK_Divider', cell 'C164' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C960' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1133' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1134' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1135' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1136' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', cell 'C1137' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C317' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C318' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU_TOP', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'Wd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'Rd_ptr', cell 'C40' does not drive any nets. (LINT-1)
Warning: In design 'SERILIZER', cell 'C63' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_12' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_13' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_14' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_15' does not drive any nets. (LINT-1)
Warning: In design 'FSM_RX_UART', cell 'B_16' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'EDGE_BIT_COUNTER', cell 'C93' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C200' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C201' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C206' does not drive any nets. (LINT-1)
Warning: In design 'DATA_SAMPLING', cell 'C209' does not drive any nets. (LINT-1)
Warning: In design 'DESERILIZER', cell 'C143' does not drive any nets. (LINT-1)
Warning: In design 'System_CTRL', port 'FIFO_FULL' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'CLK' is not connected to any nets. (LINT-28)
Warning: In design 'PARITY_CALC', port 'RST' is not connected to any nets. (LINT-28)
Warning: In design 'SERILIZER', port 'Data_Valid' is not connected to any nets. (LINT-28)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[4]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[5]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to output port 'OUT[6]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[2]' is connected directly to output port 'wptr[2]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[1]' is connected directly to output port 'wptr[1]'. (LINT-31)
Warning: In design 'Wd_ptr', output port 'waddr[0]' is connected directly to output port 'wptr[0]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[2]' is connected directly to output port 'rptr[2]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[1]' is connected directly to output port 'rptr[1]'. (LINT-31)
Warning: In design 'Rd_ptr', output port 'raddr[0]' is connected directly to output port 'rptr[0]'. (LINT-31)
Warning: In design 'CLKDIV_MUX', output port 'OUT[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'CLKDIV_MUX', output port 'OUT[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'System_CTRL', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
1
