set_property PACKAGE_PIN T34      [get_ports "HDMI_RX0_C_N"] ;# Bank 128 - MGTHRXN0_128
set_property PACKAGE_PIN P34      [get_ports "HDMI_RX1_C_N"] ;# Bank 128 - MGTHRXN1_128
set_property PACKAGE_PIN N32      [get_ports "HDMI_RX2_C_N"] ;# Bank 128 - MGTHRXN2_128
set_property PACKAGE_PIN T33      [get_ports "HDMI_RX0_C_P"] ;# Bank 128 - MGTHRXP0_128
set_property PACKAGE_PIN P33      [get_ports "HDMI_RX1_C_P"] ;# Bank 128 - MGTHRXP1_128
set_property PACKAGE_PIN N31      [get_ports "HDMI_RX2_C_P"] ;# Bank 128 - MGTHRXP2_128
set_property PACKAGE_PIN T30      [get_ports "HDMI_TX0_N"] ;# Bank 128 - MGTHTXN0_128
set_property PACKAGE_PIN R32      [get_ports "HDMI_TX1_N"] ;# Bank 128 - MGTHTXN1_128
set_property PACKAGE_PIN P30      [get_ports "HDMI_TX2_N"] ;# Bank 128 - MGTHTXN2_128
set_property PACKAGE_PIN T29      [get_ports "HDMI_TX0_P"] ;# Bank 128 - MGTHTXP0_128
set_property PACKAGE_PIN R31      [get_ports "HDMI_TX1_P"] ;# Bank 128 - MGTHTXP1_128
set_property PACKAGE_PIN P29      [get_ports "HDMI_TX2_P"] ;# Bank 128 - MGTHTXP2_128
set_property PACKAGE_PIN N28      [get_ports "HDMI_RX_CLK_C_N"] ;# Bank 128 - MGTREFCLK1N_128
set_property PACKAGE_PIN N27      [get_ports "HDMI_RX_CLK_C_P"] ;# Bank 128 - MGTREFCLK1P_128
set_property PACKAGE_PIN R28      [get_ports "HDMI_SI5324_OUT_C_N"] ;# Bank 128 - MGTREFCLK0N_128
set_property PACKAGE_PIN R27      [get_ports "HDMI_SI5324_OUT_C_P"] ;# Bank 128 - MGTREFCLK0P_128
set_property PACKAGE_PIN H12      [get_ports "HDMI_SI5324_LOL"] ;# Bank  50 VCCO - VCC3V3   - IO_L7N_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_SI5324_LOL"] ;# Bank  50 VCCO - VCC3V3   - IO_L7N_HDGC_50
set_property PACKAGE_PIN J12      [get_ports "HDMI_SI5324_RST"] ;# Bank  50 VCCO - VCC3V3   - IO_L7P_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_SI5324_RST"] ;# Bank  50 VCCO - VCC3V3   - IO_L7P_HDGC_50
set_property PACKAGE_PIN F11      [get_ports "HDMI_SI5324_INT_ALM"] ;# Bank  50 VCCO - VCC3V3   - IO_L6N_HDGC_50
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_SI5324_INT_ALM"] ;# Bank  50 VCCO - VCC3V3   - IO_L6N_HDGC_50
set_property PACKAGE_PIN D14      [get_ports "HDMI_RX_PWR_DET"] ;# Bank  49 VCCO - VCC3V3   - IO_L6N_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_PWR_DET"] ;# Bank  49 VCCO - VCC3V3   - IO_L6N_HDGC_49
set_property PACKAGE_PIN E14      [get_ports "HDMI_RX_HPD"] ;# Bank  49 VCCO - VCC3V3   - IO_L6P_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_HPD"] ;# Bank  49 VCCO - VCC3V3   - IO_L6P_HDGC_49
set_property PACKAGE_PIN D15      [get_ports "HDMI_RX_CEC_SINK"] ;# Bank  49 VCCO - VCC3V3   - IO_L5N_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_CEC_SINK"] ;# Bank  49 VCCO - VCC3V3   - IO_L5N_HDGC_49
set_property PACKAGE_PIN E15      [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L5P_HDGC_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L5P_HDGC_49
set_property PACKAGE_PIN A15      [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L4N_AD12N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_RX_SNK_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L4N_AD12N_49
set_property PACKAGE_PIN B15      [get_ports "HDMI_TX_EN"] ;# Bank  49 VCCO - VCC3V3   - IO_L4P_AD12P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_EN"] ;# Bank  49 VCCO - VCC3V3   - IO_L4P_AD12P_49
set_property PACKAGE_PIN A16      [get_ports "HDMI_TX_CEC"] ;# Bank  49 VCCO - VCC3V3   - IO_L3N_AD13N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_CEC"] ;# Bank  49 VCCO - VCC3V3   - IO_L3N_AD13N_49
set_property PACKAGE_PIN B16      [get_ports "HDMI_TX_HPD"] ;# Bank  49 VCCO - VCC3V3   - IO_L3P_AD13P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_HPD"] ;# Bank  49 VCCO - VCC3V3   - IO_L3P_AD13P_49
set_property PACKAGE_PIN C16      [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L2N_AD14N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L2N_AD14N_49
set_property PACKAGE_PIN D16      [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L2P_AD14P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_TX_SRC_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L2P_AD14P_49
set_property PACKAGE_PIN F15      [get_ports "HDMI_CTL_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L1N_AD15N_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SCL"] ;# Bank  49 VCCO - VCC3V3   - IO_L1N_AD15N_49
set_property PACKAGE_PIN F16      [get_ports "HDMI_CTL_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L1P_AD15P_49
set_property IOSTANDARD  LVCMOS33 [get_ports "HDMI_CTL_SDA"] ;# Bank  49 VCCO - VCC3V3   - IO_L1P_AD15P_49
set_property PACKAGE_PIN AG4      [get_ports "HDMI_REC_CLOCK_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "HDMI_REC_CLOCK_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14N_T2L_N3_GC_65
set_property PACKAGE_PIN AG5      [get_ports "HDMI_REC_CLOCK_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_65
set_property IOSTANDARD  LVCMOSxx [get_ports "HDMI_REC_CLOCK_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L14P_T2L_N2_GC_65
set_property PACKAGE_PIN AG6      [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_65
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_N"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11N_T1U_N9_GC_65
set_property PACKAGE_PIN AF6      [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_65
set_property IOSTANDARD  LVDS     [get_ports "HDMI_TX_LVDS_OUT_P"] ;# Bank  65 VCCO - VADJ_FMC - IO_L11P_T1U_N8_GC_65

