
---------- Begin Simulation Statistics ----------
final_tick                               9882015168800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 255856                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069920                       # Number of bytes of host memory used
host_op_rate                                   261488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.91                       # Real time elapsed on the host
host_tick_rate                              145824323                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000027                       # Number of instructions simulated
sim_ops                                       1022051                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000570                       # Number of seconds simulated
sim_ticks                                   569970000                       # Number of ticks simulated
system.cpu.Branches                                 7                       # Number of branches fetched
system.cpu.committedInsts                          25                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  12                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           2                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 18                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             9                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     64.00%     64.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     64.00% # Class of executed instruction
system.cpu.op_class::MemRead                        8     32.00%     96.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       1      4.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        15783                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39874                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            697446                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           577074                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1022026                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.424897                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.424897                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    2398                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         3905                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           246833                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   326                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.872181                       # Inst execution rate
system.switch_cpus.iew.exec_refs               541805                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              61166                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          148484                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        441070                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        76696                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1301088                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        480639                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         6197                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1242771                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            488                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           3610                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1256                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           28                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         2740                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1537911                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1150483                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.523492                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            805084                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.807413                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1152229                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1386590                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          871179                       # number of integer regfile writes
system.switch_cpus.ipc                       0.701805                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.701805                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        701531     56.17%     56.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           35      0.00%     56.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            28      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       484752     38.81%     94.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        62598      5.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1248969                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              511111                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.409226                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          145767     28.52%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              6      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     28.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         360861     70.60%     99.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          4477      0.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1760055                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      4447415                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1150483                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1579389                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1300762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1248969                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       278601                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        15865                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       275304                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1422502                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.878009                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.146603                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       788052     55.40%     55.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       242303     17.03%     72.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       191775     13.48%     85.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       178380     12.54%     98.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        21984      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            8      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1422502                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.876531                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        53725                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        10595                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       441070                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        76696                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2412135                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  1424900                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        69037                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          179                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138367                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            179                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       244467                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           244469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       244467                       # number of overall hits
system.cpu.dcache.overall_hits::total          244469                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            7                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       151608                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         151615                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            7                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       151608                       # number of overall misses
system.cpu.dcache.overall_misses::total        151615                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   4044164342                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4044164342                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   4044164342                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4044164342                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            9                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       396075                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       396084                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            9                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       396075                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       396084                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.777778                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.382776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.382785                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.777778                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.382776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.382785                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26675.138133                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26673.906553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26675.138133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26673.906553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       274470                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        30834                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             17856                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             404                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.371304                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    76.321782                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69037                       # number of writebacks
system.cpu.dcache.writebacks::total             69037                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        82322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        82322                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        82322                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        82322                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        69286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69286                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        69286                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69286                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1927842756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1927842756                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1927842756                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1927842756                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.174932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.174928                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.174932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.174928                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 27824.419883                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27824.419883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 27824.419883                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27824.419883                       # average overall mshr miss latency
system.cpu.dcache.replacements                  69037                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       210749                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          210751                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            6                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       133607                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        133613                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   3758574800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3758574800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       344356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       344364                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.387991                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.387999                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28131.570951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28130.307680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        70032                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70032                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        63575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1843068800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1843068800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.184620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184616                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28990.464805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28990.464805                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        33718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          33718                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        18001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    285589542                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    285589542                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        51719                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        51720                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.348054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.348067                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15865.204266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15864.322964                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        12290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12290                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         5711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     84773956                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84773956                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.110424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.110422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14843.977587                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14843.977587                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.714148                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              309288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.480032                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      9881445201600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.216441                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   254.497707                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994977                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3237965                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3237965                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           21                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       199460                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199481                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           21                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       199460                       # number of overall hits
system.cpu.icache.overall_hits::total          199481                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           55                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           55                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3627600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3627600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3627600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3627600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           25                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       199515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       199540                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           25                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       199515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       199540                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000296                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000296                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65956.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61484.745763                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65956.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61484.745763                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          936                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          104                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           54                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           22                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2440800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2440800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2440800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2440800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 73963.636364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73963.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 73963.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73963.636364                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           21                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       199460                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199481                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           55                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3627600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3627600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       199515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       199540                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000296                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65956.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61484.745763                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2440800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2440800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 73963.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73963.636364                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            34.003058                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      9881445199200                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.999990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    30.003068                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.058600                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.066412                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1596357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1596357                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 9881445208800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    569960000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        52211                       # number of demand (read+write) hits
system.l2.demand_hits::total                    52211                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        52211                       # number of overall hits
system.l2.overall_hits::total                   52211                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        17075                       # number of demand (read+write) misses
system.l2.demand_misses::total                  17119                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 4                       # number of overall misses
system.l2.overall_misses::.cpu.data                 7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        17075                       # number of overall misses
system.l2.overall_misses::total                 17119                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2410800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1500528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1502938800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2410800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1500528000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1502938800                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        69286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                69330                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        69286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               69330                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.246442                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.246921                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.246442                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.246921                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 73054.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87878.653001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87793.609440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 73054.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87878.653001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87793.609440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     10608                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1161                       # number of writebacks
system.l2.writebacks::total                      1161                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         3657                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3657                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         3657                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3657                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        13418                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        10798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        13418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24249                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2248400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1259716400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1261964800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    936937295                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2248400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1259716400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2198902095                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.193661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.194014                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.193661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.349762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68133.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93882.575645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93819.403762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86769.521671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68133.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93882.575645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90680.114438                       # average overall mshr miss latency
system.l2.replacements                          15783                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17058                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17058                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17058                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        51979                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            51979                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        51979                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        51979                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        10798                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          10798                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    936937295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    936937295                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86769.521671                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86769.521671                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5200                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data          511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 512                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     44782400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      44782400                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data         5711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5712                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.089476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.089636                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87636.790607                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87465.625000                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     42276600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     42276600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.089476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.089461                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82733.072407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82733.072407                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2410800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2410800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           33                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 73054.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65156.756757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2248400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2248400                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891892                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68133.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68133.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        47011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        16564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16570                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1455745600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1455745600                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        63575                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         63581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.260543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.260612                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 87886.114465                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87854.290887                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         3657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3657                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1217439800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1217439800                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.203020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203001                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94323.994732                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94323.994732                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   41495                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               42367                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  357                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  4457                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6618.157889                       # Cycle average of tags in use
system.l2.tags.total_refs                      123862                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     71651                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.728685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              9881446873000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6598.774504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.383384                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.805514                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002366                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.807881                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3834                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3164                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.977051                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2293538                       # Number of tag accesses
system.l2.tags.data_accesses                  2293538                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     21232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     26571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000103200690                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          138                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          138                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61848                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2164                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       24080                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1161                       # Number of write requests accepted
system.mem_ctrls.readBursts                     48160                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2322                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    291                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       7.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 48160                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2322                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    3103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          138                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     345.644928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    228.424806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1219.838549                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           133     96.38%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            4      2.90%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           138                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          138                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.623188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.584704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.185083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              102     73.91%     73.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.17%     76.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               25     18.12%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.45%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      2.90%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.72%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.72%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           138                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   18624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3082240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               148608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5407.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    260.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     569773202                       # Total gap between requests
system.mem_ctrls.avgGap                      22573.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      1358848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4224                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      1700544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       146816                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2384069336.982647895813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 7410916.364019158296                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 2983567556.187167644501                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 257585486.955453783274                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        21238                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           66                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        26856                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2322                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1114226580                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      1977020                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   1452930840                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   9945514642                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     52463.82                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     29954.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     54100.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4283167.37                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          896                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      1359232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      1718784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3083648                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       148608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       148608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        10619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        13428                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          24091                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1161                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1161                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       898293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1572013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2384743057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      7410916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3015569240                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5410193519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       898293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      7410916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      8309209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    260729512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       260729512                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    260729512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       898293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1572013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2384743057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      7410916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3015569240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5670923031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47869                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2294                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2890                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2622                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3093                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3082                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            8                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          260                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          132                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1762924742                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             179604488                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2569134440                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36828.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53670.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36897                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1696                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            77.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           73.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   277.558536                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.877847                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   298.178289                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           78      0.67%      0.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8161     70.62%     71.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1058      9.15%     80.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          344      2.98%     83.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          192      1.66%     85.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          174      1.51%     86.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          137      1.19%     87.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           99      0.86%     88.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1314     11.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3063616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             146816                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5375.047810                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              257.585487                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   33.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               31.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    58367312.640000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    28778305.248000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   154416876.768000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  3856485.696000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47056428.384000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 289056871.488000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9972838.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  591505118.736000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1037.782899                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     20472318                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    530507682                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    63529764.480000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    31321238.256000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   162405440.064000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  7814725.632000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 47056428.384000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 292038360.768000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 7425695.760000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  611591653.344000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1073.024288                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     14879782                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    536100218                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              23579                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1161                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14622                       # Transaction distribution
system.membus.trans_dist::ReadExReq               512                       # Transaction distribution
system.membus.trans_dist::ReadExResp              512                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          23579                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        63965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  63965                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      3232256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 3232256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24091                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            62213563                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          220549624                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          309300                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       257661                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect         3595                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups        80949                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80851                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.878936                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           19002                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        19604                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        18614                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          990                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       269594                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts         3588                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1344269                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.760300                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.475026                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1019590     75.85%     75.85% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        62208      4.63%     80.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        35177      2.62%     83.09% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        19690      1.46%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       207604     15.44%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1344269                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000024                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1022048                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              394943                       # Number of memory references committed
system.switch_cpus.commit.loads                343224                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             226125                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              839140                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         17739                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       627072     61.35%     61.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           27      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            6      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.36% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       343224     33.58%     94.94% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        51719      5.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1022048                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       207604                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            60745                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1175147                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            113495                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         69503                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles           3610                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved        75001                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            27                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1349806                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         16201                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         3715                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                1455374                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              309300                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       118467                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               1414163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles            7272                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                 16                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles          136                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          670                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            199517                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            45                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      1422502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.054640                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.308007                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1109497     78.00%     78.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            28477      2.00%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            37549      2.64%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            54751      3.85%     86.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            57157      4.02%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5             8677      0.61%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            14561      1.02%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            21644      1.52%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8            90189      6.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      1422502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.217068                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.021387                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               57074                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads           97795                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           28                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          24962                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          15352                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    569970000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles           3610                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           107732                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          930997                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            133502                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        246659                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1309588                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts          9037                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          2836                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          51383                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            587                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            891                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents       193833                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      1648587                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             2277671                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1474355                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1282114                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           366298                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            441185                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  2428307                       # The number of ROB reads
system.switch_cpus.rob.writes                 2661820                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1022026                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             63618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        18219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        51979                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14622                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            14317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5712                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5712                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            37                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        63581                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           74                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       207623                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                207697                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17706240                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17710976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30100                       # Total snoops (count)
system.tol2bus.snoopTraffic                    148608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            99430                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001800                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.042391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99251     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    179      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              99430                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 9882015168800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          165801600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             66000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138572000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            24.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9890597678800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 256250                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069920                       # Number of bytes of host memory used
host_op_rate                                   269675                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    42.93                       # Real time elapsed on the host
host_tick_rate                              199932723                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11576331                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008583                       # Number of seconds simulated
sim_ticks                                  8582510000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       505767                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1011551                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8728035                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7035531                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10554280                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.145627                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.145627                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        13782                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2391981                       # Number of branches executed
system.switch_cpus.iew.exec_nop                   803                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.577252                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5212204                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              53735                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1495706                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3802720                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        75780                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     11396961                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5158469                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        20742                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      12385670                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          13398                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13188                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         23558                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents            8                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        10847                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          16887432                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              10819614                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.485480                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8198509                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.504263                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               10827133                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         12541106                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8415039                       # number of integer regfile writes
system.switch_cpus.ipc                       0.466064                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.466064                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       7175782     57.84%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult           33      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             9      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5174799     41.71%     99.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        55791      0.45%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       12406414                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4168782                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.336018                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          546782     13.12%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              5      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     13.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3615340     86.72%     99.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6655      0.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       16575196                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     50488294                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     10819614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     12238055                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           11396158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          12406414                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       841891                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        50411                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      1051842                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     21456275                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.578218                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.889858                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13811993     64.37%     64.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3978738     18.54%     82.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2588879     12.07%     94.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1056743      4.93%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        19921      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5            1      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     21456275                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.578218                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        47205                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         9389                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3802720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        75780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18016416                       # number of misc regfile reads
system.switch_cpus.numCycles                 21456275                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1022089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3014                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2044182                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3014                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      1483801                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1483801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1483801                       # number of overall hits
system.cpu.dcache.overall_hits::total         1483801                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      2203606                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2203606                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2203606                       # number of overall misses
system.cpu.dcache.overall_misses::total       2203606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  75765206809                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  75765206809                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  75765206809                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  75765206809                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      3687407                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3687407                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3687407                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3687407                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.597603                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.597603                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.597603                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.597603                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 34382.374530                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34382.374530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 34382.374530                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34382.374530                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5332344                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       638239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            389519                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            7996                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.689561                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.819785                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1022089                       # number of writebacks
system.cpu.dcache.writebacks::total           1022089                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1181512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1181512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1181512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1181512                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1022094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1022094                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1022094                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1022094                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  34669463543                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  34669463543                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  34669463543                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  34669463543                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.277185                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.277185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.277185                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.277185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 33920.034305                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33920.034305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 33920.034305                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33920.034305                       # average overall mshr miss latency
system.cpu.dcache.replacements                1022089                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1455252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1455252                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2189635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2189635                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  75456230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75456230000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3644887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3644887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.600742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.600742                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 34460.642984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34460.642984                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1171967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1171967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1017668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1017668                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  34576689200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34576689200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.279204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.279204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33976.394266                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33976.394266                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        28549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          28549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        13971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13971                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    308976809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    308976809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        42520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        42520                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.328575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.328575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 22115.582922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22115.582922                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         9545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9545                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         4426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4426                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     92774343                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     92774343                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.104092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.104092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 20961.216222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20961.216222                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2510364                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1022345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.455496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          255                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30521345                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30521345                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      1391968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391968                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1391968                       # number of overall hits
system.cpu.icache.overall_hits::total         1391968                       # number of overall hits
system.cpu.icache.demand_accesses::.switch_cpus.inst      1391968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391968                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1391968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391968                       # number of overall (read+write) accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1391968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391968                       # number of ReadReq hits
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1391968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                   37                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1591486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          43013.135135                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            4                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst           33                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.007812                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.064453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.072266                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11135744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11135744                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8582510000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       670860                       # number of demand (read+write) hits
system.l2.demand_hits::total                   670860                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       670860                       # number of overall hits
system.l2.overall_hits::total                  670860                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       351233                       # number of demand (read+write) misses
system.l2.demand_misses::total                 351233                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       351233                       # number of overall misses
system.l2.overall_misses::total                351233                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  28860772000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28860772000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28860772000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28860772000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1022093                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1022093                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1022093                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1022093                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.343641                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343641                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.343641                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343641                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 82169.875837                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82169.875837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82169.875837                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82169.875837                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    275500                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3417                       # number of writebacks
system.l2.writebacks::total                      3417                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data       121110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              121110                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data       121110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             121110                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.data       230123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            230123                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       278507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       230123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           508630                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22471222000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22471222000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  23830159800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22471222000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46301381800                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.225149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.225149                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.225149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.497636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 97648.744367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97648.744367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85563.952791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 97648.744367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91031.558893                       # average overall mshr miss latency
system.l2.replacements                         505767                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        18496                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            18496                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        18496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        18496                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1003593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1003593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1003593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1003593                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       278507                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         278507                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  23830159800                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  23830159800                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85563.952791                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85563.952791                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         3727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3727                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 699                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     63670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      63670000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         4426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.157930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.157930                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91087.267525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91087.267525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     60239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.157930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.157930                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 86178.826896                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86178.826896                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       667133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            667133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       350534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          350534                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  28797102000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28797102000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1017667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1017667                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.344449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.344449                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82152.093663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82152.093663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data       121110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       121110                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       229424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       229424                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  22410983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22410983000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.225441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.225441                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 97683.690460                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97683.690460                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  999481                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1017781                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 7718                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 89879                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8028.186175                       # Cycle average of tags in use
system.l2.tags.total_refs                     1976623                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1305763                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.513769                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8026.267424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     1.918751                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.979769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980003                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8025                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2769                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000122                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34004660                       # Number of tag accesses
system.l2.tags.data_accesses                 34004660                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    550978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    460001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005867668126                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          415                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          415                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1279956                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6465                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      505784                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3417                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1011568                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6834                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    589                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.53                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1011568                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6834                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42677                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   73219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   80226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   94070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   99309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   93794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   95351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   79894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   77009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  57087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  49713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  30023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  18774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  15680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   8426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   7014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     56                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          415                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2093.472289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    205.388522                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17941.225440                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383          408     98.31%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            1      0.24%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            1      0.24%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            1      0.24%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            2      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::212992-229375            1      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.24%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           415                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.421687                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.392728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029991                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              342     82.41%     82.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      1.69%     84.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               48     11.57%     95.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                8      1.93%     97.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.45%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.24%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.48%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           415                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   37696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                64740352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               437376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   7543.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8582631998                       # Total gap between requests
system.mem_ctrls.avgGap                      16855.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     35262592                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     29440064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       436160                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 4108657257.608788013458                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3430239405.488604068756                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50819632.019071348011                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       550986                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       460582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6834                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  27865213193                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  26460782562                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 151784010708                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     50573.36                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     57450.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22210127.41                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     35263104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     29476992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      64740096                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       437376                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       437376                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       275493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       230289                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         505782                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3417                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3417                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   4108716914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3434542109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       7543259023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50961316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50961316                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50961316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   4108716914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3434542109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      7594220339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1010979                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6815                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        69855                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        60518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        59374                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        66660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        61851                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        61531                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        65848                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        61595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        63486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        63558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        61218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        57962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        66997                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        64395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        60765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        65366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           90                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          506                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          632                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          318                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             37299087437                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3793193208                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        54325995755                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                36894.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           53736.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              794593                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               4391                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           64.43                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       218807                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   297.698703                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   199.377191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   327.694534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          726      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       156893     71.70%     72.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16755      7.66%     79.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3588      1.64%     81.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2023      0.92%     82.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1978      0.90%     83.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1867      0.85%     84.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1835      0.84%     84.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        33142     15.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       218807                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              64702656                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             436160                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             7538.896663                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.819632                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   44.50                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               44.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               78.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1160708814.719998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    572903565.695998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3357129194.495999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  13543489.344000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 710358686.016004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 4496346838.367993                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 29615323.920000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  10340605912.560009                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1204.846358                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     35220956                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8260769044                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1144589322.239999                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    564952349.807999                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   3334050387.359999                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  21129267.936000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 710358686.016004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 4492132141.728000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 33159500.640000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  10300371655.728001                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1200.158422                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     43316024                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    286520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8252673976                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             505080                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3417                       # Transaction distribution
system.membus.trans_dist::CleanEvict           502350                       # Transaction distribution
system.membus.trans_dist::ReadExReq               699                       # Transaction distribution
system.membus.trans_dist::ReadExResp              699                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         505085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1517330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1517330                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     65177088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                65177088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            505784                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  505784    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              505784                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1345283543                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              15.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4622124424                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.9                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         2677924                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      2634895                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13184                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       680318                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          680221                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.985742                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           15117                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        15843                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        15023                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          820                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted            1                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       815545                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        13183                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     21230922                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.497126                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.246826                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     17887950     84.25%     84.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       607700      2.86%     87.12% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       420180      1.98%     89.10% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       153992      0.73%     89.82% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      2161100     10.18%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     21230922                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000156                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10554436                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3558519                       # Number of memory references committed
system.switch_cpus.commit.loads               3515999                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2350163                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8242232                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         14512                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6995887     66.28%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult           25      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            5      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3515999     33.31%     99.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        42520      0.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10554436                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      2161100                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           525618                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      19436041                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            734512                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        746916                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          13188                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       648647                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             1                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       11572604                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         47762                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles         9504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               11505704                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             2677924                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       710361                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              21433582                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           26378                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           1391968                       # Number of cache lines fetched
system.switch_cpus.fetch.nisnDist::samples     21456275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.566079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     1.828625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         19175136     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           150381      0.70%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           115547      0.54%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           638706      2.98%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            97081      0.45%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            48505      0.23%     94.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            82275      0.38%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           465296      2.17%     96.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           683348      3.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     21456275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.124808                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.536240                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               47190                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          286731                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation            8                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          33275                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         324149                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8582510000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          13188                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           965851                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        14873135                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           1013157                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       4590944                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       11420660                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         25015                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         28538                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         641157                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            724                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents           1202                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      4083713                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     16260680                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            20795183                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         11589257                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      15091291                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          1169372                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4817963                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 30439803                       # The number of ROB reads
system.switch_cpus.rob.writes                22965513                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10554280                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp           1017663                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21913                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1003593                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          502350                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           369773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4426                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1017667                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3066271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               3066271                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    261654784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              261654784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          875540                       # Total snoops (count)
system.tol2bus.snoopTraffic                    437376                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1897633                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1894619     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3014      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1897633                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8582510000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2453015200                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2044178000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            23.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
