
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Wed Jan 24 03:18:17 2024
Host:		cn89.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[03:18:17.187809] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef}
<CMD> set init_mmmc_file Desktop/Default1.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> save_global Default6.globals
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_design_settop 1
<CMD> set init_mmmc_file Desktop/Default6.view
<CMD> set init_top_cell picorv32
<CMD> init_design
#% Begin Load MMMC data ... (date=01/24 03:23:45, mem=765.6M)
#% End Load MMMC data ... (date=01/24 03:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=766.3M, current mem=766.3M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Default6.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.00min, mem=15.5M, fe_cpu=0.89min, fe_real=5.48min, fe_mem=1132.7M) ***
#% Begin Load netlist data ... (date=01/24 03:23:46, mem=785.6M)
*** Begin netlist parsing (mem=1132.7M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1132.688M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1132.7M) ***
#% End Load netlist data ... (date=01/24 03:23:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=795.4M, current mem=795.4M)
Set top cell to picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 642 modules.
** info: there are 8887 stdCell insts.

*** Memory Usage v#1 (Current mem = 1191.613M, initial mem = 476.039M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.3 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:59.9, real=0:05:36, peak res=1128.5M, current mem=1128.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1146.9M, current mem=1146.9M)
Current (total cpu=0:01:00, real=0:05:36, peak res=1146.9M, current mem=1146.9M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.996099685949 0.70 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Wed Jan 24 03:25:54 2024
viaInitial ends at Wed Jan 24 03:25:54 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1657.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal1 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1659.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 108 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        6       |       NA       |
|  Via1  |       12       |        0       |
|  Via2  |       12       |        0       |
|  Via3  |       12       |        0       |
|  Via4  |       12       |        0       |
|  Via5  |       12       |        0       |
|  Via6  |       12       |        0       |
|  Via7  |       12       |        0       |
|  Via8  |       12       |        0       |
|  Via9  |       12       |        0       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1659.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1659.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Wed Jan 24 03:28:31 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn89.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3102.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 104 used
Read in 104 components
  104 core components: 104 unplaced, 0 placed, 0 fixed
Read in 409 logical pins
Read in 401 nets
Read in 2 special nets, 2 routed
Read in 208 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 230
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 115
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3123.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 345 wires.
ViaGen created 2070 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       345      |       NA       |
|  Via1  |       230      |        0       |
|  Via2  |       230      |        0       |
|  Via3  |       230      |        0       |
|  Via4  |       230      |        0       |
|  Via5  |       230      |        0       |
|  Via6  |       230      |        0       |
|  Via7  |       230      |        0       |
|  Via8  |       230      |        0       |
|  Via9  |       230      |        0       |
+--------+----------------+----------------+
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> zoomBox -19.58750 -9.58500 215.37050 200.75250
<CMD> zoomBox -16.16800 -8.17150 183.54650 170.61550
<CMD> zoomBox -8.69100 -5.08100 113.95900 104.71700
<CMD> zoomBox -6.74000 -4.27200 97.51300 89.05650
<CMD> zoomBox -5.08100 -3.58450 83.53400 75.74500
<CMD> zoomBox -3.67100 -3.00000 71.65200 64.43000
<CMD> zoomBox -2.47250 -2.50300 61.55200 54.81250
<CMD> zoomBox -1.45400 -2.08100 52.96700 46.63750
<CMD> zoomBox -0.58800 -1.72200 45.67000 39.68900
<CMD> zoomBox 0.14800 -1.41700 39.46750 33.78250
<CMD> zoomBox 1.38400 -0.88300 34.80550 29.03650
<CMD> zoomBox 2.83000 0.09000 31.23850 25.52150
<CMD> zoomBox 4.05950 0.91700 28.20650 22.53350
<CMD> zoomBox 2.83000 0.09000 31.23850 25.52150
<CMD> zoomBox -0.31800 -2.02800 39.00200 33.17200
<CMD> zoomBox -4.67550 -4.95850 49.74750 43.76150
<CMD> undo
<CMD> getIoFlowFlag
<CMD> getIoFlowFlag
<CMD> zoomBox -10.14200 -6.53650 53.88500 47.79950
<CMD> zoomBox -16.57400 -8.39300 58.75250 55.53200
<CMD> zoomBox -24.14050 -10.57700 64.47900 64.62900
<CMD> zoomBox -33.04250 -13.14650 71.21600 75.33150
<CMD> zoomBox -43.51500 -16.16950 79.14200 87.92250
<CMD> zoomBox -55.83600 -19.72550 88.46650 102.73550
<CMD> zoomBox -87.38450 -28.83150 112.34250 140.66500
<CMD> zoomBox -105.34950 -34.62250 129.62350 164.78550
<CMD> zoomBox -122.35500 -41.11350 154.08450 193.48450
<CMD> zoomBox -142.36050 -48.75000 182.86250 227.24800
<CMD> zoomBox -165.89700 -57.73400 216.71900 266.97000
<CMD> zoomBox -189.65600 -69.26400 260.48050 312.74050
<CMD> zoomBox -163.53900 -60.61700 219.07750 264.08750
<CMD> zoomBox -141.33950 -53.26650 183.88450 222.73200
<CMD> zoomBox -122.47000 -47.01900 153.97050 187.58000
<CMD> zoomBox -103.05150 -38.91900 131.92300 160.49000
<CMD> zoomBox -84.99550 -33.17400 114.73300 136.32400
<CMD> zoomBox -45.68350 -20.68300 76.97500 83.41000
<CMD> zoomBox -37.80500 -17.23150 66.45450 71.24750
<CMD> zoomBox -31.14900 -14.29850 57.47200 60.90900
<CMD> zoomBox -25.49150 -11.80500 49.83650 52.12150
<CMD> zoomBox -20.68250 -9.68550 43.34650 44.65200
<CMD> zoomBox -16.59500 -7.88450 37.83000 38.30300
<CMD> zoomBox -13.12050 -6.35350 33.14100 32.90600
<CMD> zoomBox -10.16750 -5.05200 29.15550 28.31900
<CMD> zoomBox -5.52300 -3.00500 22.88750 21.10550
<CMD> zoomBox -3.70950 -2.20550 20.43950 18.28850
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> undo
<CMD> createPGPin VDD -net VDD -geom Metal10 16 0 19 12
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Wed Jan 24 03:30:57 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn89.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3124.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 104 used
Read in 104 components
  104 core components: 104 unplaced, 0 placed, 0 fixed
Read in 1 physical pins
  1 physical pins: 0 unplaced, 0 placed, 1 fixed
Read in 409 logical pins
Read in 401 nets
Read in 2 special nets, 2 routed
Read in 209 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3126.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 1 io pins ...
 Updating DB with 0 via definition ...
sroute created 1 wire.
ViaGen created 1 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        1       |       NA       |
|  Via10 |        1       |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -0.50000 -0.05000 20.02700 17.37000
<CMD> zoomBox 2.22850 1.76650 19.67650 16.57350
<CMD> zoomBox 9.61900 6.68650 18.72700 14.41600
<CMD> zoomBox 8.23000 5.99600 18.94550 15.08950
<CMD> zoomBox 6.60100 5.19100 19.20750 15.88950
<CMD> zoomBox 2.43250 3.13000 19.88100 17.93750
<CMD> zoomBox 0.32150 1.81550 20.84900 19.23600
<CMD> zoomBox -2.16200 0.26900 21.98800 20.76350
<CMD> undo
<CMD> zoomBox -5.50350 -2.16250 22.90850 21.94900
<CMD> zoomBox -3.17150 -0.30450 20.97900 20.19050
<CMD> zoomBox 2.00000 3.74600 16.83200 16.33300
<CMD> zoomBox 3.22050 4.87150 15.82750 15.57050
<CMD> zoomBox 4.25550 5.83050 14.97150 14.92450
<CMD> zoomBox 5.13500 6.64550 14.24350 14.37550
<CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
<CMD> deselectAll
<CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
<CMD> deselectAll
<CMD> selectWire 10.2000 10.2100 219.0000 13.2100 11 VDD
<CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {10.2 10.21 219.0 13.21} -layer 11 -name VDD] ROUTED
<CMD> zoomBox 2.99900 5.33750 15.60600 16.03650
<CMD> zoomBox 1.64000 4.50550 16.47250 17.09300
<CMD> zoomBox 0.08900 3.62850 17.53900 18.43750
<CMD> zoomBox -3.54450 -0.12450 20.60850 20.37250
<CMD> zoomBox -5.86600 -2.41850 22.54950 21.69600
<CMD> deselectAll
<CMD> selectPhyPin 16.0000 0.0000 19.0000 12.0000 10 VDD
<CMD> deleteSelectedFromFPlan
<CMD> createPGPin VDD -net VDD -geom Metal10 10.2 0 13.2 13.21
<CMD> selectPhyPin 10.2000 0.0000 13.2000 13.2100 10 VDD
<CMD> deselectAll
<CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
<CMD> zoomBox -4.35000 -1.42600 19.80350 19.07150
<CMD> zoomBox -3.06100 -0.58250 17.46950 16.84050
<CMD> zoomBox -1.96550 0.13450 15.48550 14.94400
<CMD> zoomBox -1.03400 0.74400 13.79900 13.33200
<CMD> deselectAll
<CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
<CMD> deselectAll
<CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
<CMD> deselectAll
<CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
<CMD> deselectAll
<CMD> selectWire 4.2000 4.2100 225.0000 7.2100 11 VSS
<CMD> deselectAll
<CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
<CMD> deselectAll
<CMD> selectVia 4.2000 4.2100 7.2000 7.2100 11 VSS
<CMD> deselectAll
<CMD> selectWire 4.2000 4.2100 7.2000 220.7500 10 VSS
<CMD> createPGPin VSS -net VSS -geom Metal10 4.2 0 7.2 7.2
<CMD> zoomBox -2.73100 -0.71900 14.72000 14.09050
<CMD> zoomBox -4.72700 -2.44000 15.80350 14.98300
<CMD> zoomBox -7.07500 -4.46450 17.07850 16.03300
<CMD> zoomBox -8.75700 -6.25150 19.65900 17.86350
<CMD> zoomBox -10.42400 -8.32100 23.00650 20.04950
<CMD> zoomBox -12.37000 -10.74800 26.96000 22.62900
<CMD> zoomBox -14.61500 -13.56750 31.65600 25.70000
<CMD> zoomBox -23.98050 -25.26450 51.36400 38.67600
<CMD> zoomBox -56.59500 -56.87350 113.21300 87.23250
<CMD> zoomBox -93.90150 -77.65600 182.60250 156.99700
<CMD> zoomBox -130.99650 -97.77800 251.70850 227.00150
<CMD> zoomBox -154.58650 -110.53400 295.65500 271.55950
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:59.1/0:17:29.3 (0.1), mem = 1681.5M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:59.3/0:17:29.5 (0.1), mem = 1676.1M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 36 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6045 (61.7%) nets
3		: 2511 (25.6%) nets
4     -	14	: 922 (9.4%) nets
15    -	39	: 301 (3.1%) nets
40    -	79	: 8 (0.1%) nets
80    -	159	: 2 (0.0%) nets
160   -	319	: 3 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=8855 (0 fixed + 8855 movable) #buf cell=0 #inv cell=338 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9792 #term=34278 #term/net=3.50, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 8855 single + 0 double + 0 multi
Total standard cell length = 15.8574 (mm), area = 0.0271 (mm^2)
Average module density = 0.698.
Density for the design = 0.698.
       = stdcell_area 79287 sites (27116 um^2) / alloc_area 113544 sites (38832 um^2).
Pin Density = 0.3019.
            = total # of pins 34278 / total area 113544.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.295e-09 (5.22e-10 7.74e-10)
              Est.  stn bbox = 1.382e-09 (5.61e-10 8.21e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.6M
Iteration  2: Total net bbox = 1.295e-09 (5.22e-10 7.74e-10)
              Est.  stn bbox = 1.382e-09 (5.61e-10 8.21e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1790.6M
*** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
Iteration  3: Total net bbox = 1.810e+03 (9.30e+02 8.80e+02)
              Est.  stn bbox = 2.363e+03 (1.21e+03 1.15e+03)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1869.8M
Iteration  4: Total net bbox = 8.132e+04 (4.55e+04 3.58e+04)
              Est.  stn bbox = 1.040e+05 (5.60e+04 4.80e+04)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 1890.1M
Iteration  5: Total net bbox = 8.132e+04 (4.55e+04 3.58e+04)
              Est.  stn bbox = 1.040e+05 (5.60e+04 4.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1890.1M
Iteration  6: Total net bbox = 1.174e+05 (6.58e+04 5.16e+04)
              Est.  stn bbox = 1.540e+05 (8.22e+04 7.18e+04)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1870.1M
Iteration  7: Total net bbox = 1.535e+05 (9.12e+04 6.23e+04)
              Est.  stn bbox = 1.966e+05 (1.12e+05 8.47e+04)
              cpu = 0:00:03.3 real = 0:00:04.0 mem = 1874.4M
Iteration  8: Total net bbox = 1.535e+05 (9.12e+04 6.23e+04)
              Est.  stn bbox = 1.966e+05 (1.12e+05 8.47e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1874.4M
Iteration  9: Total net bbox = 1.547e+05 (9.06e+04 6.41e+04)
              Est.  stn bbox = 1.990e+05 (1.12e+05 8.70e+04)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 1872.8M
Iteration 10: Total net bbox = 1.547e+05 (9.06e+04 6.41e+04)
              Est.  stn bbox = 1.990e+05 (1.12e+05 8.70e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1872.8M
Iteration 11: Total net bbox = 1.479e+05 (8.51e+04 6.28e+04)
              Est.  stn bbox = 1.889e+05 (1.05e+05 8.44e+04)
              cpu = 0:00:07.5 real = 0:00:07.0 mem = 1872.8M
Iteration 12: Total net bbox = 1.479e+05 (8.51e+04 6.28e+04)
              Est.  stn bbox = 1.889e+05 (1.05e+05 8.44e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1872.8M
Finished Global Placement (cpu=0:00:22.7, real=0:00:23.0, mem=1872.8M)
Keep Tdgp Graph and DB for later use
Info: 58 clock gating cells identified, 58 (on average) moved 348/6
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:23 mem=1872.8M) ***
Total net bbox length = 1.480e+05 (8.513e+04 6.284e+04) (ext = 1.131e+04)
Move report: Detail placement moves 8855 insts, mean move: 0.68 um, max move: 28.01 um 
	Max move on inst (RC_CG_HIER_INST14/RC_CGIC_INST): (111.69, 127.87) --> (104.20, 148.39)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1901.0MB
Summary Report:
Instances move: 8855 (out of 8855 movable)
Instances flipped: 0
Mean displacement: 0.68 um
Max displacement: 28.01 um (Instance: RC_CG_HIER_INST14/RC_CGIC_INST) (111.688, 127.872) -> (104.2, 148.39)
	Length: 19 sites, height: 1 rows, site name: CoreSite, cell type: TLATNTSCAX2
Total net bbox length = 1.478e+05 (8.498e+04 6.286e+04) (ext = 1.125e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 1901.0MB
*** Finished refinePlace (0:02:25 mem=1901.0M) ***
*** Finished Initial Placement (cpu=0:00:24.2, real=0:00:25.0, mem=1887.0M) ***
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9792 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9792
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9792 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.699330e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 1898.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  33974 
[NR-eGR]  Metal2   (2V)         54229  47918 
[NR-eGR]  Metal3   (3H)         73552   4859 
[NR-eGR]  Metal4   (4V)         24244   2203 
[NR-eGR]  Metal5   (5H)         23123    190 
[NR-eGR]  Metal6   (6V)          1826     68 
[NR-eGR]  Metal7   (7H)          1186     37 
[NR-eGR]  Metal8   (8V)            17     27 
[NR-eGR]  Metal9   (9H)           485      7 
[NR-eGR]  Metal10  (10V)            7      7 
[NR-eGR]  Metal11  (11H)            5      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       178673  89290 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 147715um
[NR-eGR] Total length: 178673um, number of vias: 89290
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10106um, number of vias: 5916
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.25 seconds, mem = 1894.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:26, real = 0: 0:28, mem = 1870.5M **
AAE DB initialization (MEM=1894.41 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:27.0/0:00:28.0 (1.0), totSession cpu/real = 0:02:26.4/0:17:57.5 (0.1), mem = 1894.4M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1406.0M, totSessionCpu=0:02:26 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.4/0:17:57.5 (0.1), mem = 1894.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=1902.43 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1414.6M, totSessionCpu=0:02:28 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1902.43 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9792 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9792
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9792 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.716327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  33974 
[NR-eGR]  Metal2   (2V)         54738  47990 
[NR-eGR]  Metal3   (3H)         73321   5011 
[NR-eGR]  Metal4   (4V)         25217   2253 
[NR-eGR]  Metal5   (5H)         23610    171 
[NR-eGR]  Metal6   (6V)          1638     74 
[NR-eGR]  Metal7   (7H)          1253     37 
[NR-eGR]  Metal8   (8V)            19     27 
[NR-eGR]  Metal9   (9H)           529      9 
[NR-eGR]  Metal10  (10V)            8      7 
[NR-eGR]  Metal11  (11H)            5      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       180339  89553 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 147715um
[NR-eGR] Total length: 180339um, number of vias: 89553
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10321um, number of vias: 5937
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1909.26 MB )
Extraction called for design 'picorv32' of instances=8855 and nets=10034 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1904.258M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1914.05)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9880
End delay calculation. (MEM=2061.18 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2024.56 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:32 mem=2024.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.074  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2359   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    345 (2472)    |   -2.209   |    345 (2480)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.829%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1455.0M, totSessionCpu=0:02:32 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:02:32.3/0:18:03.4 (0.1), mem = 1995.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1995.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1995.8M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.5/0:18:03.6 (0.1), mem = 1995.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:32.7/0:18:03.8 (0.1), mem = 2191.1M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:33.0/0:18:04.1 (0.1), mem = 2098.1M
Info: 59 clock nets excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:34.6/0:18:05.7 (0.1), mem = 2118.3M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:34.8/0:18:05.9 (0.1), mem = 2118.3M
Info: 59 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:36.0/0:18:07.1 (0.1), mem = 2118.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:36.0/0:18:07.1 (0.1), mem = 2118.4M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   546|  3411|    -2.26|     0|     0|     0.00|     0|     0|     0|     0|     0.07|     0.00|       0|       0|       0| 69.83%|          |         |
|     1|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.43|     0.00|     390|      36|      71| 71.89%| 0:00:02.0|  2230.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.43|     0.00|       0|       0|       1| 71.89%| 0:00:00.0|  2230.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=2230.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:02:39.4/0:18:10.5 (0.1), mem = 2144.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1581.0M, totSessionCpu=0:02:39 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:39.5/0:18:10.6 (0.1), mem = 2182.5M
*info: 59 clock nets excluded
*info: 47 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|   71.89%|   0:00:00.0| 2202.5M|default_emulate_view|       NA| NA                                                |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2202.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2202.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:02:40.9/0:18:12.0 (0.1), mem = 2143.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:41.1/0:18:12.2 (0.1), mem = 2200.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.89
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.89%|        -|   0.000|   0.000|   0:00:00.0| 2202.7M|
|   71.89%|        0|   0.000|   0.000|   0:00:00.0| 2203.7M|
|   71.89%|        0|   0.000|   0.000|   0:00:00.0| 2203.7M|
|   71.87%|        5|   0.000|   0.000|   0:00:01.0| 2228.3M|
|   71.46%|      234|   0.000|   0.000|   0:00:02.0| 2228.3M|
|   71.44%|        7|   0.000|   0.000|   0:00:00.0| 2228.3M|
|   71.44%|        1|   0.000|   0.000|   0:00:00.0| 2228.3M|
|   71.44%|        0|   0.000|   0.000|   0:00:00.0| 2228.3M|
|   71.44%|        0|   0.000|   0.000|   0:00:01.0| 2228.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.44
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:02:45.6/0:18:16.7 (0.2), mem = 2228.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=2148.23M, totSessionCpu=0:02:46).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:45.8/0:18:16.9 (0.2), mem = 2148.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10213 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10213
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10213 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.709060e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 2160.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.1, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.462e+05 (8.45e+04 6.17e+04)
              Est.  stn bbox = 1.862e+05 (1.03e+05 8.31e+04)
              cpu = 0:00:06.0 real = 0:00:06.0 mem = 2194.0M
Iteration  7: Total net bbox = 1.506e+05 (8.56e+04 6.50e+04)
              Est.  stn bbox = 1.909e+05 (1.04e+05 8.67e+04)
              cpu = 0:00:08.7 real = 0:00:08.0 mem = 2189.0M
Iteration  8: Total net bbox = 1.510e+05 (8.51e+04 6.58e+04)
              Est.  stn bbox = 1.911e+05 (1.03e+05 8.76e+04)
              cpu = 0:00:09.8 real = 0:00:09.0 mem = 2185.0M
Iteration  9: Total net bbox = 1.524e+05 (8.55e+04 6.69e+04)
              Est.  stn bbox = 1.917e+05 (1.03e+05 8.83e+04)
              cpu = 0:00:25.8 real = 0:00:26.0 mem = 2202.0M
Iteration 10: Total net bbox = 1.469e+05 (8.09e+04 6.60e+04)
              Est.  stn bbox = 1.849e+05 (9.77e+04 8.72e+04)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 2194.0M
Move report: Timing Driven Placement moves 9276 insts, mean move: 6.84 um, max move: 72.98 um 
	Max move on inst (RC_CG_HIER_INST39/RC_CGIC_INST): (63.00, 155.23) --> (20.79, 186.01)

Finished Incremental Placement (cpu=0:00:54.9, real=0:00:55.0, mem=2194.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:41 mem=2194.0M) ***
Total net bbox length = 1.499e+05 (8.274e+04 6.712e+04) (ext = 1.015e+04)
Move report: Detail placement moves 9276 insts, mean move: 0.58 um, max move: 23.16 um 
	Max move on inst (FE_OFC364_n_2600): (148.19, 168.91) --> (137.00, 156.94)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2198.3MB
Summary Report:
Instances move: 9276 (out of 9276 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 23.16 um (Instance: FE_OFC364_n_2600) (148.19, 168.912) -> (137, 156.94)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.512e+05 (8.299e+04 6.817e+04) (ext = 1.015e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2198.3MB
*** Finished refinePlace (0:03:42 mem=2198.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10213 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10213
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10213 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702373e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2182.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34816 
[NR-eGR]  Metal2   (2V)         55790  49345 
[NR-eGR]  Metal3   (3H)         73363   5245 
[NR-eGR]  Metal4   (4V)         26539   2205 
[NR-eGR]  Metal5   (5H)         20767    173 
[NR-eGR]  Metal6   (6V)          1451     72 
[NR-eGR]  Metal7   (7H)           952     34 
[NR-eGR]  Metal8   (8V)           216     27 
[NR-eGR]  Metal9   (9H)           205      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            8      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       179290  91933 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 151156um
[NR-eGR] Total length: 179290um, number of vias: 91933
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9817um, number of vias: 5912
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.24 seconds, mem = 2178.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:56.9, real=0:00:56.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2150.7M)
Extraction called for design 'picorv32' of instances=9276 and nets=10455 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2150.707M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:17, real = 0:01:17, mem = 1578.1M, totSessionCpu=0:03:43 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2144.8)
Total number of fetched objects 10301
End delay calculation. (MEM=2172.74 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2172.74 CPU=0:00:01.7 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:59.8/0:00:59.6 (1.0), totSession cpu/real = 0:03:45.6/0:19:16.5 (0.2), mem = 2172.7M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:45.9/0:19:16.8 (0.2), mem = 2188.7M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    59|   378|    -0.14|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|       0|       0|       0| 71.44%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|      27|       0|      35| 71.62%| 0:00:01.0|  2273.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.16|     0.00|       0|       0|       0| 71.62%| 0:00:00.0|  2273.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2273.0M) ***

*** Starting refinePlace (0:03:48 mem=2253.0M) ***
Total net bbox length = 1.512e+05 (8.303e+04 6.819e+04) (ext = 1.015e+04)
Move report: Detail placement moves 123 insts, mean move: 1.85 um, max move: 13.20 um 
	Max move on inst (FE_OFC157_n_1533): (143.60, 115.90) --> (156.80, 115.90)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2258.4MB
Summary Report:
Instances move: 123 (out of 9303 movable)
Instances flipped: 0
Mean displacement: 1.85 um
Max displacement: 13.20 um (Instance: FE_OFC157_n_1533) (143.6, 115.9) -> (156.8, 115.9)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.514e+05 (8.312e+04 6.827e+04) (ext = 1.015e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2258.4MB
*** Finished refinePlace (0:03:48 mem=2258.4M) ***
*** maximum move = 13.20 um ***
*** Finished re-routing un-routed nets (2253.4M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2253.4M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:48.6/0:19:19.6 (0.2), mem = 2170.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.05min real=0.03min mem=2170.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.155  |  2.245  |  3.944  |  2.155  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.622%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1610.4M, totSessionCpu=0:03:49 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:49.2/0:19:20.1 (0.2), mem = 2227.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.62
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.62%|        -|   0.000|   0.000|   0:00:00.0| 2227.7M|
|   71.34%|      131|   0.000|   0.000|   0:00:07.0| 2310.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.34
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.0 (1.0), totSession cpu/real = 0:03:56.2/0:19:27.1 (0.2), mem = 2310.0M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2183.95M, totSessionCpu=0:03:56).
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:56.3/0:19:27.2 (0.2), mem = 2241.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.34
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.34%|        -|   0.000|   0.000|   0:00:00.0| 2241.2M|
|   71.34%|        0|   0.000|   0.000|   0:00:00.0| 2241.2M|
|   71.24%|       24|   0.000|   0.000|   0:00:01.0| 2260.3M|
|   71.18%|       31|   0.000|   0.000|   0:00:01.0| 2264.8M|
|   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2264.8M|
|   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2264.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 50 skipped = 0, called in commitmove = 31, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:02.0) **
*** Starting refinePlace (0:03:58 mem=2264.8M) ***
Total net bbox length = 1.514e+05 (8.329e+04 6.806e+04) (ext = 1.011e+04)
Move report: Detail placement moves 179 insts, mean move: 1.61 um, max move: 11.62 um 
	Max move on inst (FE_OFC208_n_1896): (184.40, 88.54) --> (192.60, 85.12)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2267.8MB
Summary Report:
Instances move: 179 (out of 9204 movable)
Instances flipped: 0
Mean displacement: 1.61 um
Max displacement: 11.62 um (Instance: FE_OFC208_n_1896) (184.4, 88.54) -> (192.6, 85.12)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.516e+05 (8.343e+04 6.817e+04) (ext = 1.011e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2267.8MB
*** Finished refinePlace (0:03:58 mem=2267.8M) ***
*** maximum move = 11.62 um ***
*** Finished re-routing un-routed nets (2264.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2264.8M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:58.4/0:19:29.3 (0.2), mem = 2264.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2183.77M, totSessionCpu=0:03:58).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:58.5/0:19:29.4 (0.2), mem = 2183.8M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.19|     0.00|       0|       0|       0| 71.18%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.19|     0.00|       0|       0|       0| 71.18%| 0:00:00.0|  2241.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2241.0M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:59.2/0:19:30.1 (0.2), mem = 2183.9M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:59 mem=2183.9M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2183.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2183.9MB
Summary Report:
Instances move: 0 (out of 9204 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2183.9MB
*** Finished refinePlace (0:04:00 mem=2183.9M) ***
Register exp ratio and priority group on 0 nets on 10171 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2165.562M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2163.09)
Total number of fetched objects 10229
End delay calculation. (MEM=2190.3 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2190.3 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:02 mem=2190.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10141 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10141
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2198.30 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:36, real = 0:01:36, mem = 1624.7M, totSessionCpu=0:04:03 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.188  |  2.254  |  3.944  |  2.188  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.177%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:37, real = 0:01:39, mem = 1627.0M, totSessionCpu=0:04:04 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:02:05, real = 0:02:07, mem = 2065.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:02:04.6/0:02:07.2 (1.0), totSession cpu/real = 0:04:03.7/0:19:36.5 (0.2), mem = 2065.7M
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   forcedIdeal
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #2 [begin] : totSession cpu/real = 0:04:05.2/0:19:57.8 (0.2), mem = 2073.7M
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1518.6M, totSessionCpu=0:04:05 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:05.3/0:19:57.9 (0.2), mem = 2073.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1526.0M, totSessionCpu=0:04:06 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2097.73 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10141 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10141
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.714241e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34672 
[NR-eGR]  Metal2   (2V)         56141  49242 
[NR-eGR]  Metal3   (3H)         73174   5248 
[NR-eGR]  Metal4   (4V)         26557   2308 
[NR-eGR]  Metal5   (5H)         21879    160 
[NR-eGR]  Metal6   (6V)          1659     73 
[NR-eGR]  Metal7   (7H)           714     35 
[NR-eGR]  Metal8   (8V)           171     27 
[NR-eGR]  Metal9   (9H)           254     11 
[NR-eGR]  Metal10  (10V)            1      7 
[NR-eGR]  Metal11  (11H)            8      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       180555  91783 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 151595um
[NR-eGR] Total length: 180555um, number of vias: 91783
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10042um, number of vias: 5932
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2083.82 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2078.820M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2080.84)
Total number of fetched objects 10229
End delay calculation. (MEM=2100.77 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2100.77 CPU=0:00:01.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:10 mem=2100.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.185  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  2359   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.177%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1525.6M, totSessionCpu=0:04:10 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:04:10.5/0:20:02.9 (0.2), mem = 2071.0M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2071.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2071.0M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:10.6/0:20:03.1 (0.2), mem = 2071.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:10.8/0:20:03.3 (0.2), mem = 2266.4M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:11.2/0:20:03.7 (0.2), mem = 2173.4M
Info: 59 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:04:12.3/0:20:04.8 (0.2), mem = 2189.7M

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 59 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:12.5/0:20:05.0 (0.2), mem = 2189.8M
*info: 59 clock nets excluded
*info: 47 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|   71.18%|   0:00:00.0| 2247.1M|default_emulate_view|       NA| NA                                                |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2247.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2247.1M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:04:13.9/0:20:06.4 (0.2), mem = 2188.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:14.1/0:20:06.5 (0.2), mem = 2245.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.18
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.18%|        -|   0.000|   0.000|   0:00:00.0| 2247.2M|
|   71.18%|        0|   0.000|   0.000|   0:00:01.0| 2247.2M|
|   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2247.2M|
|   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2247.2M|
|   71.18%|        2|   0.000|   0.000|   0:00:00.0| 2272.8M|
|   71.18%|        0|   0.000|   0.000|   0:00:01.0| 2272.8M|
|   71.18%|        0|   0.000|   0.000|   0:00:00.0| 2272.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.18
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:04:16.2/0:20:08.7 (0.2), mem = 2272.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2192.75M, totSessionCpu=0:04:16).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:04:16.5/0:20:09.0 (0.2), mem = 2192.7M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10141 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10141
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.703006e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 2206.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.454e+05 (8.41e+04 6.13e+04)
              Est.  stn bbox = 1.847e+05 (1.02e+05 8.24e+04)
              cpu = 0:00:04.5 real = 0:00:05.0 mem = 2233.8M
Iteration  7: Total net bbox = 1.501e+05 (8.53e+04 6.47e+04)
              Est.  stn bbox = 1.898e+05 (1.04e+05 8.62e+04)
              cpu = 0:00:08.8 real = 0:00:08.0 mem = 2225.8M
Iteration  8: Total net bbox = 1.503e+05 (8.50e+04 6.53e+04)
              Est.  stn bbox = 1.899e+05 (1.03e+05 8.68e+04)
              cpu = 0:00:09.6 real = 0:00:09.0 mem = 2221.8M
Iteration  9: Total net bbox = 1.501e+05 (8.45e+04 6.56e+04)
              Est.  stn bbox = 1.888e+05 (1.02e+05 8.67e+04)
              cpu = 0:00:21.0 real = 0:00:21.0 mem = 2234.8M
Iteration 10: Total net bbox = 1.439e+05 (7.88e+04 6.51e+04)
              Est.  stn bbox = 1.810e+05 (9.50e+04 8.60e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 2234.8M
Move report: Timing Driven Placement moves 9204 insts, mean move: 4.06 um, max move: 72.23 um 
	Max move on inst (FE_OFC511_genblk1_pcpi_mul_rs1_17): (132.40, 71.44) --> (182.40, 49.21)

Finished Incremental Placement (cpu=0:00:48.9, real=0:00:49.0, mem=2234.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:05:06 mem=2234.8M) ***
Total net bbox length = 1.470e+05 (8.080e+04 6.621e+04) (ext = 1.036e+04)
Move report: Detail placement moves 9204 insts, mean move: 0.58 um, max move: 17.79 um 
	Max move on inst (FE_OFC334_n_2416): (140.93, 117.59) --> (153.60, 112.48)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2239.0MB
Summary Report:
Instances move: 9204 (out of 9204 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 17.79 um (Instance: FE_OFC334_n_2416) (140.925, 117.592) -> (153.6, 112.48)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.482e+05 (8.108e+04 6.716e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2239.0MB
*** Finished refinePlace (0:05:07 mem=2239.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10141 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10141
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10141 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.661402e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.23 seconds, mem = 2224.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  34672 
[NR-eGR]  Metal2   (2V)         54119  48715 
[NR-eGR]  Metal3   (3H)         70440   5456 
[NR-eGR]  Metal4   (4V)         26241   2185 
[NR-eGR]  Metal5   (5H)         20966    200 
[NR-eGR]  Metal6   (6V)          2160     65 
[NR-eGR]  Metal7   (7H)           785     35 
[NR-eGR]  Metal8   (8V)           253     27 
[NR-eGR]  Metal9   (9H)           254      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       175225  91371 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 148240um
[NR-eGR] Total length: 175225um, number of vias: 91371
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9518um, number of vias: 5872
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.24 seconds, mem = 2220.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:51.0, real=0:00:51.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2195.2M)
Extraction called for design 'picorv32' of instances=9204 and nets=10383 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2195.168M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:03, real = 0:01:02, mem = 1608.7M, totSessionCpu=0:05:08 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2197.26)
Total number of fetched objects 10229
End delay calculation. (MEM=2225.2 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2225.2 CPU=0:00:01.7 REAL=0:00:01.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:53.8/0:00:53.7 (1.0), totSession cpu/real = 0:05:10.3/0:21:02.6 (0.2), mem = 2225.2M
Begin: GigaOpt DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:10.7/0:21:03.0 (0.2), mem = 2241.2M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    54|   171|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.18%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|      36|       0|      26| 71.36%| 0:00:01.0|  2306.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.36%| 0:00:00.0|  2306.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2306.4M) ***

*** Starting refinePlace (0:05:12 mem=2299.4M) ***
Total net bbox length = 1.484e+05 (8.111e+04 6.732e+04) (ext = 1.030e+04)
Move report: Detail placement moves 153 insts, mean move: 2.23 um, max move: 12.04 um 
	Max move on inst (FE_OFC523_n_2877): (142.20, 95.38) --> (147.40, 88.54)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2302.5MB
Summary Report:
Instances move: 153 (out of 9240 movable)
Instances flipped: 0
Mean displacement: 2.23 um
Max displacement: 12.04 um (Instance: FE_OFC523_n_2877) (142.2, 95.38) -> (147.4, 88.54)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.488e+05 (8.125e+04 6.753e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2302.5MB
*** Finished refinePlace (0:05:13 mem=2302.5M) ***
*** maximum move = 12.04 um ***
*** Finished re-routing un-routed nets (2299.5M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=2299.5M) ***
*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:05:13.2/0:21:05.5 (0.2), mem = 2216.4M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=2216.4M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.252  |  2.322  |  3.964  |  2.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.358%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:08, real = 0:01:08, mem = 1636.6M, totSessionCpu=0:05:13 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:13.7/0:21:06.0 (0.2), mem = 2273.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.36%|        -|   0.000|   0.000|   0:00:00.0| 2273.8M|
|   71.20%|       67|   0.000|   0.000|   0:00:06.0| 2354.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.20
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:05:19.9/0:21:12.2 (0.3), mem = 2354.6M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2224.55M, totSessionCpu=0:05:20).
Info: 59 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:20.0/0:21:12.4 (0.3), mem = 2281.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.20%|        -|   0.000|   0.000|   0:00:00.0| 2281.8M|
|   71.20%|        0|   0.000|   0.000|   0:00:00.0| 2281.8M|
|   71.14%|       13|   0.000|   0.000|   0:00:01.0| 2300.9M|
|   71.09%|       25|   0.000|   0.000|   0:00:01.0| 2305.4M|
|   71.09%|        0|   0.000|   0.000|   0:00:00.0| 2305.4M|
|   71.09%|        0|   0.000|   0.000|   0:00:00.0| 2305.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.09
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 35 skipped = 0, called in commitmove = 25, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:05:22 mem=2305.4M) ***
Total net bbox length = 1.487e+05 (8.123e+04 6.745e+04) (ext = 1.030e+04)
Move report: Detail placement moves 68 insts, mean move: 1.86 um, max move: 15.22 um 
	Max move on inst (FE_OFC580_genblk1_pcpi_mul_rs1_17): (156.40, 23.56) --> (168.20, 20.14)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2308.4MB
Summary Report:
Instances move: 68 (out of 9176 movable)
Instances flipped: 0
Mean displacement: 1.86 um
Max displacement: 15.22 um (Instance: FE_OFC580_genblk1_pcpi_mul_rs1_17) (156.4, 23.56) -> (168.2, 20.14)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.489e+05 (8.129e+04 6.757e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2308.4MB
*** Finished refinePlace (0:05:22 mem=2308.4M) ***
*** maximum move = 15.22 um ***
*** Finished re-routing un-routed nets (2305.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2305.4M) ***
*** AreaOpt #3 [finish] (place_opt_design #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:05:22.0/0:21:14.3 (0.3), mem = 2305.4M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2224.37M, totSessionCpu=0:05:22).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:05:22.1/0:21:14.4 (0.3), mem = 2224.4M
Info: 59 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.09%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.25|     0.00|       0|       0|       0| 71.09%| 0:00:00.0|  2281.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2281.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:22.8/0:21:15.1 (0.3), mem = 2223.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:23 mem=2223.5M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2223.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2224.8MB
Summary Report:
Instances move: 0 (out of 9176 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2224.8MB
*** Finished refinePlace (0:05:23 mem=2224.8M) ***
Register exp ratio and priority group on 0 nets on 10143 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9176 and nets=10355 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2211.430M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2205.45)
Total number of fetched objects 10201
End delay calculation. (MEM=2232.65 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2232.65 CPU=0:00:01.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:05:26 mem=2232.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3964 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3964
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10113 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10113
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10113 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 2240.65 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:21, real = 0:01:20, mem = 1649.0M, totSessionCpu=0:05:26 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.252  |  2.322  |  3.964  |  2.252  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.086%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:23, mem = 1649.6M, totSessionCpu=0:05:27 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:01:22, real = 0:01:23, mem = 2105.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 1 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:01:22.0/0:01:23.3 (1.0), totSession cpu/real = 0:05:27.2/0:21:21.0 (0.3), mem = 2105.1M
<CMD> report_power > innovus_power_step11.txt
env CDS_WORKAREA is set to /home/p/paschalk

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.16MB/3587.68MB/1694.62MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.80MB/3587.68MB/1694.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1546.87MB/3587.68MB/1694.62MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT)
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 10%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 20%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 30%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 40%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 50%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 60%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 70%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 80%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 90%

Finished Levelizing
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT)

Starting Activity Propagation
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 10%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 20%

Finished Activity Propagation
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.13MB/3587.68MB/1694.62MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT)
 ... Calculating switching power
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 10%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 20%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 30%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 40%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 60%
2024-Jan-24 03:39:55 (2024-Jan-24 01:39:55 GMT): 70%
2024-Jan-24 03:39:56 (2024-Jan-24 01:39:56 GMT): 80%
2024-Jan-24 03:39:56 (2024-Jan-24 01:39:56 GMT): 90%

Finished Calculating power
2024-Jan-24 03:39:56 (2024-Jan-24 01:39:56 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.65MB/3587.68MB/1694.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1547.66MB/3587.68MB/1694.62MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1547.72MB/3587.68MB/1694.62MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1547.73MB/3587.68MB/1694.62MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-24 03:39:56 (2024-Jan-24 01:39:56 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.43416649 	   66.3788%
Total Switching Power:       0.21927456 	   33.5244%
Total Leakage Power:         0.00063273 	    0.0967%
Total Power:                 0.65407378
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                          0.22     0.03871   0.0002469       0.259        39.6
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1994      0.1806   0.0003791      0.3803       58.15
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)               0.01476           0   6.738e-06     0.01476       2.257
-----------------------------------------------------------------------------------------
Total                             0.4342      0.2193   0.0006327      0.6541         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4342      0.2193   0.0006327      0.6541         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01476           0   6.738e-06     0.01476       2.257
-----------------------------------------------------------------------------------------
Total                            0.01476           0   6.738e-06     0.01476       2.257
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk1.pcpi_mul_mul_2366_47_g13442 (ADDFX1):         0.001004
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[1] (DFFHQX8):        3.498e-07
*                Total Cap:      2.11951e-11 F
*                Total instances in design:  9176
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1549.79MB/3587.68MB/1694.62MB)

<CMD> report_timing > innovus_timing_step11.txt
<CMD> report_area > innovus_area_step11.txt
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2112.96 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 343887
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10113 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10113
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10113 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13298  35720 
[NR-eGR]  Metal2   (2V)         55620  23461 
[NR-eGR]  Metal3   (3H)         65312   4010 
[NR-eGR]  Metal4   (4V)         21977   1512 
[NR-eGR]  Metal5   (5H)         15751    156 
[NR-eGR]  Metal6   (6V)          1574     64 
[NR-eGR]  Metal7   (7H)           886     35 
[NR-eGR]  Metal8   (8V)           250     27 
[NR-eGR]  Metal9   (9H)           148      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       174823  65001 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 148860um
[NR-eGR] Total length: 174823um, number of vias: 65001
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9524um, number of vias: 4125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2097.94 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_ccopt_clock_tree_spec -file step14_1.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14_1.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=01/24 03:46:50, mem=1522.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:06:01.2/0:28:30.1 (0.2), mem = 2090.9M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 58 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2095.0M, init mem=2095.0M)
*info: Placed = 9176          
*info: Unplaced = 0           
Placement Density:71.09%(27604/38832)
Placement Density (including fixed std cells):71.09%(27604/38832)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2095.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:02.0/0:28:31.0 (0.2), mem = 2131.6M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2127.58 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 343887
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10113 nets ( ignored 0 )
[NR-eGR] There are 59 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10113
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10113 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.666480e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13298  35720 
[NR-eGR]  Metal2   (2V)         55620  23461 
[NR-eGR]  Metal3   (3H)         65312   4010 
[NR-eGR]  Metal4   (4V)         21977   1512 
[NR-eGR]  Metal5   (5H)         15751    156 
[NR-eGR]  Metal6   (6V)          1574     64 
[NR-eGR]  Metal7   (7H)           886     35 
[NR-eGR]  Metal8   (8V)           250     27 
[NR-eGR]  Metal9   (9H)           148      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       174823  65001 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 148860um
[NR-eGR] Total length: 174823um, number of vias: 65001
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9524um, number of vias: 4125
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.65 sec, Curr Mem: 2132.21 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.7 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 38832.048um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
Clock DAG library cell distribution initial state {count}:
   ICGs: TLATNTSCAX2: 58 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        58      [min=7, max=185, avg=91, sd=50, total=5291]
   0          1         1      [min=374, max=374, avg=374, sd=0, total=374]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.1 real=0:00:02.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Library trimming clock gates in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 8 cells
  Original list had 8 cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Library trimming was not able to trim any cells:
  TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=376.884um^2, dcg=0.000um^2, l=0.000um^2, total=376.884um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
    Clock DAG library cell distribution before merging {count}:
       ICGs: TLATNTSCAX2: 58 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             58
    Globally unique enables                       58
    Potentially mergeable clock gates              0
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                  58
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=58, dcg=0, l=0, total=58
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=872.784um^2, dcg=0.000um^2, l=0.000um^2, total=872.784um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=5290.715um, total=5290.715um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: TLATNTSCAX20: 58 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
      Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
      hp wire lengths  : top=0.000um, trunk=419.900um, leaf=5836.275um, total=6256.175um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
    Bottom-up phase done. (took cpu=0:00:01.1 real=0:00:01.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:06:06 mem=2135.2M) ***
Total net bbox length = 1.501e+05 (8.187e+04 6.819e+04) (ext = 1.030e+04)
Move report: Detail placement moves 674 insts, mean move: 1.26 um, max move: 8.80 um 
	Max move on inst (FE_OFC331_n_2410): (82.40, 71.44) --> (91.20, 71.44)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2154.3MB
Summary Report:
Instances move: 674 (out of 9184 movable)
Instances flipped: 0
Mean displacement: 1.26 um
Max displacement: 8.80 um (Instance: FE_OFC331_n_2410) (82.4, 71.44) -> (91.2, 71.44)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.506e+05 (8.212e+04 6.848e+04) (ext = 1.030e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2154.3MB
*** Finished refinePlace (0:06:06 mem=2154.3M) ***
    ClockRefiner summary
    All clock instances: Moved 241, flipped 77 and cell swapped 0 (out of a total of 2027).
    The largest move was 5.51 um for cpuregs_reg[25][9].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.4,0.702)             2
    [0.702,1.004)           2
    [1.004,1.306)           1
    [1.306,1.608)           0
    [1.608,1.91)            1
    [1.91,2.212)            5
    [2.212,2.514)           0
    [2.514,2.816)           2
    [2.816,3.118)           0
    [3.118,3.42)            9
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
        3.42         (172.600,158.650)    (172.600,155.230)    cell RC_CG_HIER_INST5/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (172.600,155.230), in power domain auto-default
        3.42         (140.200,158.650)    (140.200,155.230)    cell RC_CG_HIER_INST9/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (140.200,155.230), in power domain auto-default
        3.42         (181.800,158.650)    (181.800,155.230)    cell RC_CG_HIER_INST12/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (181.800,155.230), in power domain auto-default
        3.42         (125.200,158.650)    (125.200,162.070)    cell RC_CG_HIER_INST13/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (125.200,162.070), in power domain auto-default
        3.42         (122.200,158.650)    (122.200,155.230)    cell RC_CG_HIER_INST18/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (122.200,155.230), in power domain auto-default
        3.42         (160.400,158.650)    (160.400,155.230)    cell RC_CG_HIER_INST32/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (160.400,155.230), in power domain auto-default
        3.42         (166.600,158.650)    (166.600,155.230)    cell RC_CG_HIER_INST33/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (166.600,155.230), in power domain auto-default
        3.42         (142.800,158.650)    (142.800,162.070)    cell RC_CG_HIER_INST37/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (142.800,162.070), in power domain auto-default
        3.42         (103.400,168.910)    (103.400,165.490)    cell RC_CG_HIER_INST45/RC_CGIC_INST (a lib_cell TLATNTSCAX2) at (103.400,165.490), in power domain auto-default
        2.6          (121.200,158.650)    (123.800,158.650)    cell RC_CG_HIER_INST11/RC_CGIC_INST (a lib_cell TLATNTSCAX3) at (123.800,158.650), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.8 real=0:00:00.8)
    Clock DAG stats after 'Clustering':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.692pF, total=0.754pF
      wire lengths     : top=0.000um, trunk=874.989um, leaf=9210.738um, total=10085.726um
      hp wire lengths  : top=0.000um, trunk=420.100um, leaf=5866.505um, total=6286.605um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.001ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.010ns min=0.148ns max=0.169ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.145ns sd=0.050ns min=0.046ns max=0.201ns {16 <= 0.120ns, 6 <= 0.160ns, 29 <= 0.180ns, 3 <= 0.190ns, 7 <= 0.200ns} {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.556, avg=0.515, sd=0.045], skew [0.164 vs 0.200], 100% {0.391, 0.556} (wid=0.006 ws=0.004) (gid=0.551 gs=0.162)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.391, max=0.556, avg=0.515, sd=0.045], skew [0.164 vs 0.200], 100% {0.391, 0.556} (wid=0.006 ws=0.004) (gid=0.551 gs=0.162)
    Legalizer API calls during this step: 973 succeeded with high effort: 973 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.0 real=0:00:02.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5638 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5638
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10121 nets ( ignored 10054 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 63
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.686800e+02um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 9]
[NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.774360e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 1 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 9.594810e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.115946e+04um
[NR-eGR] Create a new net group with 8 nets and layer range [5, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.099188e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.255653e+04um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 7: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 7: 0.00% H + 0.00% V. EstWL: 1.298061e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 8: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 8: 0.00% H + 0.00% V. EstWL: 1.537119e+04um
[NR-eGR] Layer group 9: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 9: 0.00% H + 0.00% V. EstWL: 1.585170e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12310  35281 
[NR-eGR]  Metal2   (2V)         51179  24110 
[NR-eGR]  Metal3   (3H)         63772   5226 
[NR-eGR]  Metal4   (4V)         21888   2802 
[NR-eGR]  Metal5   (5H)         18116   1465 
[NR-eGR]  Metal6   (6V)          6338     74 
[NR-eGR]  Metal7   (7H)           890     35 
[NR-eGR]  Metal8   (8V)           250     27 
[NR-eGR]  Metal9   (9H)           148      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       174899  69036 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 150607um
[NR-eGR] Total length: 174899um, number of vias: 69036
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10238um, number of vias: 8410
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2093 
[NR-eGR]  Metal2   (2V)          1327  2361 
[NR-eGR]  Metal3   (3H)          1343  1345 
[NR-eGR]  Metal4   (4V)           414  1292 
[NR-eGR]  Metal5   (5H)          2386  1309 
[NR-eGR]  Metal6   (6V)          4765    10 
[NR-eGR]  Metal7   (7H)             4     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10238  8410 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6453um
[NR-eGR] Total length: 10238um, number of vias: 8410
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10238um, number of vias: 8410
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.32 sec, Curr Mem: 2151.59 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:06:07.0/0:28:36.0 (0.2), mem = 2151.6M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 344755
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 11898
[NR-eGR] Read 10121 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10054
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10054 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.586948e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        15( 0.24%)         0( 0.00%)   ( 0.24%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        21( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 2173.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12140  35388 
[NR-eGR]  Metal2   (2V)         52440  24656 
[NR-eGR]  Metal3   (3H)         65057   5104 
[NR-eGR]  Metal4   (4V)         21384   2774 
[NR-eGR]  Metal5   (5H)         17788   1458 
[NR-eGR]  Metal6   (6V)          6596     73 
[NR-eGR]  Metal7   (7H)           788     35 
[NR-eGR]  Metal8   (8V)           219     27 
[NR-eGR]  Metal9   (9H)           217      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       176636  69531 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 150607um
[NR-eGR] Total length: 176636um, number of vias: 69531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.24 seconds, mem = 2157.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:06:07.6/0:28:36.6 (0.2), mem = 2157.2M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2157.215M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=18.810um^2, i=0.000um^2, icg=408.690um^2, dcg=0.000um^2, l=0.000um^2, total=427.500um^2
    cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.065pF, leaf=0.721pF, total=0.786pF
    wire lengths     : top=0.000um, trunk=874.989um, leaf=9210.738um, total=10085.726um
    hp wire lengths  : top=0.000um, trunk=420.100um, leaf=5866.505um, total=6286.605um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=5, worst=[0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.000ns]} avg=0.002ns sd=0.001ns sum=0.009ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=4 avg=0.162ns sd=0.011ns min=0.152ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.052ns min=0.047ns max=0.203ns {16 <= 0.120ns, 4 <= 0.160ns, 26 <= 0.180ns, 8 <= 0.190ns, 4 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
     ICGs: TLATNTSCAX20: 1 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 33 TLATNTSCAX2: 17 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.559, avg=0.522, sd=0.046], skew [0.163 vs 0.200], 100% {0.397, 0.559} (wid=0.006 ws=0.004) (gid=0.555 gs=0.160)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.559, avg=0.522, sd=0.046], skew [0.163 vs 0.200], 100% {0.397, 0.559} (wid=0.006 ws=0.004) (gid=0.555 gs=0.160)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.6)
  Stage::Clustering done. (took cpu=0:00:03.6 real=0:00:03.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563, avg=0.521, sd=0.049], skew [0.175 vs 0.200], 100% {0.388, 0.563} (wid=0.006 ws=0.004) (gid=0.560 gs=0.174)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563, avg=0.521, sd=0.049], skew [0.175 vs 0.200], 100% {0.388, 0.563} (wid=0.006 ws=0.004) (gid=0.560 gs=0.174)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=425.106um^2, dcg=0.000um^2, l=0.000um^2, total=444.258um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.720pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=864.938um, leaf=9202.613um, total=10067.551um
      hp wire lengths  : top=0.000um, trunk=405.300um, leaf=5877.595um, total=6282.895um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.015ns min=0.144ns max=0.175ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.143ns sd=0.053ns min=0.047ns max=0.200ns {18 <= 0.120ns, 4 <= 0.160ns, 27 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 3 TLATNTSCAX8: 1 TLATNTSCAX6: 4 TLATNTSCAX4: 2 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.563], skew [0.175 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=434.682um^2, dcg=0.000um^2, l=0.000um^2, total=453.834um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=849.349um, leaf=9216.583um, total=10065.932um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.013ns min=0.144ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.140ns sd=0.053ns min=0.047ns max=0.200ns {20 <= 0.120ns, 5 <= 0.160ns, 24 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 4 TLATNTSCAX12: 1 TLATNTSCAX6: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552, avg=0.516, sd=0.047], skew [0.164 vs 0.200], 100% {0.388, 0.552} (wid=0.006 ws=0.005) (gid=0.547 gs=0.161)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552, avg=0.516, sd=0.047], skew [0.164 vs 0.200], 100% {0.388, 0.552} (wid=0.006 ws=0.005) (gid=0.547 gs=0.161)
    Legalizer API calls during this step: 124 succeeded with high effort: 124 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.1 real=0:00:01.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.3 real=0:00:01.3)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.2 real=0:00:05.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=19.152um^2, i=0.000um^2, icg=434.682um^2, dcg=0.000um^2, l=0.000um^2, total=453.834um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=849.349um, leaf=9216.583um, total=10065.932um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.013ns min=0.144ns max=0.170ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.140ns sd=0.053ns min=0.047ns max=0.200ns {20 <= 0.120ns, 5 <= 0.160ns, 24 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 8 
       ICGs: TLATNTSCAX20: 1 TLATNTSCAX16: 4 TLATNTSCAX12: 1 TLATNTSCAX6: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552], skew [0.164 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.552], skew [0.164 vs 0.200]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.3)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 68 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
          wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
          hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
          wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
          hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
          wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
          hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
    cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
    wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
    hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
          wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
          hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560], skew [0.161 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.399, max=0.560, avg=0.521, sd=0.044], skew [0.161 vs 0.200], 100% {0.399, 0.560} (wid=0.006 ws=0.005) (gid=0.557 gs=0.161)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
    cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
    wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
    hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
  Merging balancing drivers for power...
    Tried: 68 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562], skew [0.161 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.063pF, leaf=0.721pF, total=0.784pF
      wire lengths     : top=0.000um, trunk=848.014um, leaf=9213.963um, total=10061.977um
      hp wire lengths  : top=0.000um, trunk=395.040um, leaf=5881.070um, total=6276.110um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=4 avg=0.168ns sd=0.011ns min=0.152ns max=0.180ns {0 <= 0.120ns, 1 <= 0.160ns, 3 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.148ns sd=0.051ns min=0.047ns max=0.200ns {15 <= 0.120ns, 4 <= 0.160ns, 30 <= 0.180ns, 8 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562, avg=0.523, sd=0.044], skew [0.161 vs 0.200], 100% {0.401, 0.562} (wid=0.006 ws=0.005) (gid=0.559 gs=0.161)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.401, max=0.562, avg=0.523, sd=0.044], skew [0.161 vs 0.200], 100% {0.401, 0.562} (wid=0.006 ws=0.005) (gid=0.559 gs=0.161)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 469 succeeded with high effort: 469 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:02.3 real=0:00:02.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 778 succeeded with high effort: 778 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:04.1 real=0:00:04.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 399 succeeded with high effort: 399 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:01.6 real=0:00:01.6)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 783 succeeded with high effort: 783 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:03.7 real=0:00:03.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.810um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.765pF
      wire lengths     : top=0.000um, trunk=707.605um, leaf=9067.730um, total=9775.335um
      hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=4 avg=0.148ns sd=0.014ns min=0.138ns max=0.170ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.550, avg=0.508, sd=0.052], skew [0.177 vs 0.200], 100% {0.373, 0.550} (wid=0.006 ws=0.005) (gid=0.546 gs=0.176)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.550, avg=0.508, sd=0.052], skew [0.177 vs 0.200], 100% {0.373, 0.550} (wid=0.006 ws=0.005) (gid=0.546 gs=0.176)
    Legalizer API calls during this step: 2429 succeeded with high effort: 2429 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:11.9 real=0:00:11.9)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.428pF fall=0.378pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.766pF
      wire lengths     : top=0.000um, trunk=709.330um, leaf=9067.730um, total=9777.060um
      hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=4 avg=0.157ns sd=0.018ns min=0.138ns max=0.176ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
    Legalizer API calls during this step: 136 succeeded with high effort: 136 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.053pF, leaf=0.712pF, total=0.766pF
      wire lengths     : top=0.000um, trunk=709.330um, leaf=9067.730um, total=9777.060um
      hp wire lengths  : top=0.000um, trunk=381.240um, leaf=5921.245um, total=6302.485um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=4 avg=0.157ns sd=0.018ns min=0.138ns max=0.176ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.373, max=0.555, avg=0.511, sd=0.051], skew [0.182 vs 0.200], 100% {0.373, 0.555} (wid=0.006 ws=0.005) (gid=0.549 gs=0.179)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=75, resolved=0, predictFail=23, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=57, ignoredLeafDriver=0, worse=111, accepted=9
        Max accepted move=33.400um, total accepted move=59.660um, average move=6.628um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=74, resolved=0, predictFail=19, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=62, ignoredLeafDriver=0, worse=124, accepted=2
        Max accepted move=13.950um, total accepted move=16.150um, average move=8.075um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=1, computed=65, moveTooSmall=75, resolved=0, predictFail=18, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=66, ignoredLeafDriver=0, worse=123, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 618 succeeded with high effort: 618 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=44, computed=22, moveTooSmall=87, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=10, accepted=1
        Max accepted move=2.000um, total accepted move=2.000um, average move=2.000um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=44, computed=22, moveTooSmall=88, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 56 succeeded with high effort: 56 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.2 real=0:00:00.2)
      Global shorten wires B...
        Legalizer API calls during this step: 347 succeeded with high effort: 347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=0, computed=66, moveTooSmall=0, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=70, accepted=3
        Max accepted move=0.400um, total accepted move=1.000um, average move=0.333um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=59, computed=7, moveTooSmall=0, resolved=0, predictFail=134, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 86 succeeded with high effort: 86 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
        cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.712pF, total=0.764pF
        wire lengths     : top=0.000um, trunk=692.180um, leaf=9061.061um, total=9753.242um
        hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=4 avg=0.152ns sd=0.029ns min=0.121ns max=0.182ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
         ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
      Legalizer API calls during this step: 1135 succeeded with high effort: 1135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.3 real=0:00:02.3)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 68 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 66 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
      cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=0.712pF, total=0.764pF
      wire lengths     : top=0.000um, trunk=692.180um, leaf=9061.061um, total=9753.242um
      hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=4 avg=0.152ns sd=0.029ns min=0.121ns max=0.182ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=63 avg=0.147ns sd=0.050ns min=0.045ns max=0.199ns {15 <= 0.120ns, 4 <= 0.160ns, 31 <= 0.180ns, 7 <= 0.190ns, 6 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.361, max=0.549, avg=0.505, sd=0.054], skew [0.189 vs 0.200], 100% {0.361, 0.549} (wid=0.006 ws=0.005) (gid=0.545 gs=0.187)
    Legalizer API calls during this step: 1135 succeeded with high effort: 1135 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
  Total capacitance is (rise=1.192pF fall=1.143pF), of which (rise=0.764pF fall=0.764pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
  Stage::Polishing done. (took cpu=0:00:15.0 real=0:00:15.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 66 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:06:26 mem=2152.4M) ***
Total net bbox length = 1.506e+05 (8.209e+04 6.853e+04) (ext = 1.031e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2152.4MB
Summary Report:
Instances move: 0 (out of 9184 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.506e+05 (8.209e+04 6.853e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2152.4MB
*** Finished refinePlace (0:06:26 mem=2152.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2027).
  Restoring pStatusCts on 66 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:16.6 real=0:00:16.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5638 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5638
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10121 nets ( ignored 10054 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 63
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.959700e+02um
[NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.522990e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.003257e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.055412e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.160064e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12094  35233 
[NR-eGR]  Metal2   (2V)         51953  24520 
[NR-eGR]  Metal3   (3H)         64639   5084 
[NR-eGR]  Metal4   (4V)         21195   2780 
[NR-eGR]  Metal5   (5H)         17617   1451 
[NR-eGR]  Metal6   (6V)          6459     69 
[NR-eGR]  Metal7   (7H)           786     35 
[NR-eGR]  Metal8   (8V)           219     27 
[NR-eGR]  Metal9   (9H)           217      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       175187  69215 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 150621um
[NR-eGR] Total length: 175187um, number of vias: 69215
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9928um, number of vias: 8395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2093 
[NR-eGR]  Metal2   (2V)          1352  2349 
[NR-eGR]  Metal3   (3H)          1326  1343 
[NR-eGR]  Metal4   (4V)           369  1302 
[NR-eGR]  Metal5   (5H)          2250  1302 
[NR-eGR]  Metal6   (6V)          4628     6 
[NR-eGR]  Metal7   (7H)             2     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9928  8395 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6407um
[NR-eGR] Total length: 9928um, number of vias: 8395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9928um, number of vias: 8395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2152.50 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2152.496M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
          wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
          hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
            cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
            wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
            hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
             ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          .100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 19, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 48, numSkippedDueToCloseToSkewTarget = 0
          CCOpt-eGRPC Downsizing: considered: 19, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 18, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=18.468um^2, i=0.000um^2, icg=403.218um^2, dcg=0.000um^2, l=0.000um^2, total=421.686um^2
            cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
            wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
            hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=5, worst=[0.008ns, 0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.006ns sd=0.003ns sum=0.028ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 28 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {5 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
             ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 4 TLATNTSCAX3: 31 TLATNTSCAX2: 17 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 67, tested: 67, violation detected: 5, violation ignored (due to small violation): 1, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 1
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf               4 [100.0%]           1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              4 [100.0%]           1 (25.0%)           0            0                    1 (25.0%)           3 (75.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 3, Area change: 0.342um^2 (0.081%)
          Max. move: 3.420um (RC_CG_HIER_INST11/RC_CGIC_INST and 2 others), Min. move: 0.000um, Avg. move: 0.855um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
            cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
            wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
            hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=4, worst=[0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.020ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 29 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
             ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568], skew [0.190 vs 0.200]
          Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=4, unsuccessful=0, alreadyClose=0, noImprovementFound=4, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.4 real=0:00:00.4)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
          cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.755pF, total=0.814pF
          wire lengths     : top=0.000um, trunk=697.480um, leaf=9230.390um, total=9927.870um
          hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5928.515um, total=6342.555um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=4, worst=[0.008ns, 0.007ns, 0.005ns, 0.000ns]} avg=0.005ns sd=0.003ns sum=0.020ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=4 avg=0.167ns sd=0.033ns min=0.130ns max=0.199ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=63 avg=0.151ns sd=0.052ns min=0.045ns max=0.208ns {15 <= 0.120ns, 2 <= 0.160ns, 29 <= 0.180ns, 10 <= 0.190ns, 3 <= 0.200ns} {4 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
           ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.379, max=0.568, avg=0.525, sd=0.054], skew [0.190 vs 0.200], 100% {0.379, 0.568} (wid=0.005 ws=0.004) (gid=0.565 gs=0.188)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 66 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:28 mem=2190.7M) ***
Total net bbox length = 1.506e+05 (8.209e+04 6.854e+04) (ext = 1.031e+04)
Move report: Detail placement moves 575 insts, mean move: 0.84 um, max move: 8.22 um 
	Max move on inst (g62548): (45.80, 83.41) --> (50.60, 79.99)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2190.7MB
Summary Report:
Instances move: 575 (out of 9184 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 8.22 um (Instance: g62548) (45.8, 83.41) -> (50.6, 79.99)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.508e+05 (8.220e+04 6.864e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2190.7MB
*** Finished refinePlace (0:06:28 mem=2190.7M) ***
  ClockRefiner summary
  All clock instances: Moved 139, flipped 8 and cell swapped 0 (out of a total of 2027).
  The largest move was 2.91 um for cpuregs_reg[28][11].
  Restoring pStatusCts on 66 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.1 real=0:00:02.1)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=300, trialRouted=9996, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5638 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5638
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10121 nets ( ignored 10054 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 63
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.993900e+02um
[NR-eGR] Layer group 2: route 63 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 9.546930e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.006677e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.058832e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.163484e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12094  35233 
[NR-eGR]  Metal2   (2V)         51961  24528 
[NR-eGR]  Metal3   (3H)         64649   5075 
[NR-eGR]  Metal4   (4V)         21199   2774 
[NR-eGR]  Metal5   (5H)         17645   1452 
[NR-eGR]  Metal6   (6V)          6457     65 
[NR-eGR]  Metal7   (7H)           785     35 
[NR-eGR]  Metal8   (8V)           219     27 
[NR-eGR]  Metal9   (9H)           217      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       175233  69205 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 150831um
[NR-eGR] Total length: 175233um, number of vias: 69205
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 9974um, number of vias: 8385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2093 
[NR-eGR]  Metal2   (2V)          1360  2357 
[NR-eGR]  Metal3   (3H)          1337  1334 
[NR-eGR]  Metal4   (4V)           373  1296 
[NR-eGR]  Metal5   (5H)          2278  1303 
[NR-eGR]  Metal6   (6V)          4625     2 
[NR-eGR]  Metal7   (7H)             1     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         9974  8385 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 6411um
[NR-eGR] Total length: 9974um, number of vias: 8385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 9974um, number of vias: 8385
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.25 sec, Curr Mem: 2152.83 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 67 clock nets with NanoRoute.
  63 nets are default rule and 4 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/24 03:47:18, mem=1600.3M)

globalDetailRoute

#Start globalDetailRoute on Wed Jan 24 03:47:18 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=67)
#num needed restored net=0
#need_extraction net=0 (total=10363)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 9974 um.
#Total half perimeter of net bounding box = 6451 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 1360 um.
#Total wire length on LAYER Metal3 = 1337 um.
#Total wire length on LAYER Metal4 = 373 um.
#Total wire length on LAYER Metal5 = 2278 um.
#Total wire length on LAYER Metal6 = 4625 um.
#Total wire length on LAYER Metal7 = 1 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 8385
#Up-Via Summary (total 8385):
#           
#-----------------------
# Metal1           2093
# Metal2           2357
# Metal3           1334
# Metal4           1296
# Metal5           1303
# Metal6              2
#-----------------------
#                  8385 
#
#Start routing data preparation on Wed Jan 24 03:47:18 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10230 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1611.74 (MB), peak = 1714.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1678.32 (MB), peak = 1714.95 (MB)
#
#Connectivity extraction summary:
#67 routed net(s) are imported.
#240 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 307.
#
#Data initialization: cpu:00:00:07, real:00:00:07, mem:1.6 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6253 ( 2         pin),   2528 ( 3         pin),    492 ( 4         pin),
#      221 ( 5         pin),    100 ( 6         pin),     49 ( 7         pin),
#       51 ( 8         pin),     40 ( 9         pin),    145 (10-19      pin),
#       49 (20-29      pin),    171 (30-39      pin),     12 (40-49      pin),
#        2 (50-59      pin),      8 (60-69      pin),      1 (80-89      pin),
#        1 (90-99      pin),      0 (>=2000     pin).
#Total: 10363 nets, 10123 non-trivial nets, 67 fully global routed, 67 clocks,
#       2 tie-nets, 4 nets have nondefault rule, 67 nets have layer range,
#       67 nets have weight, 67 nets have avoid detour, 67 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13            4           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       67 ( 0.7%)
#
#67 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.66 (MB)
#Total memory = 1706.80 (MB)
#Peak memory = 1714.95 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 6025
#  Total number of overlap segments     =    1 (  0.0%)
#  Total number of assigned segments    = 3853 ( 64.0%)
#  Total number of shifted segments     =  146 (  2.4%)
#  Average movement of shifted segments =    4.15 tracks
#
#  Total number of overlaps             =    1
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 10168 um.
#Total half perimeter of net bounding box = 6451 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 1490 um.
#Total wire length on LAYER Metal3 = 1517 um.
#Total wire length on LAYER Metal4 = 420 um.
#Total wire length on LAYER Metal5 = 2163 um.
#Total wire length on LAYER Metal6 = 4575 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7980
#Up-Via Summary (total 7980):
#           
#-----------------------
# Metal1           2093
# Metal2           2449
# Metal3           1219
# Metal4           1147
# Metal5           1072
#-----------------------
#                  7980 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:08
#Increased memory = 102.89 (MB)
#Total memory = 1704.28 (MB)
#Peak memory = 1714.95 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1706.36 (MB), peak = 1759.82 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 10384 um.
#Total half perimeter of net bounding box = 6451 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 1147 um.
#Total wire length on LAYER Metal3 = 1591 um.
#Total wire length on LAYER Metal4 = 580 um.
#Total wire length on LAYER Metal5 = 2330 um.
#Total wire length on LAYER Metal6 = 4734 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7737
#Up-Via Summary (total 7737):
#           
#-----------------------
# Metal1           2094
# Metal2           2030
# Metal3           1353
# Metal4           1173
# Metal5           1087
#-----------------------
#                  7737 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 2.11 (MB)
#Total memory = 1706.39 (MB)
#Peak memory = 1759.82 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 2.12 (MB)
#Total memory = 1706.39 (MB)
#Peak memory = 1759.82 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 58.72 (MB)
#Total memory = 1659.10 (MB)
#Peak memory = 1759.82 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 24 03:47:37 2024
#
% End globalDetailRoute (date=01/24 03:47:37, total cpu=0:00:19.8, real=0:00:19.0, peak res=1759.8M, current mem=1659.2M)
        NanoRoute done. (took cpu=0:00:19.8 real=0:00:19.8)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 67 net(s)
Set FIXED placed status on 66 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2199.27 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 344698
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 11339
[NR-eGR] Read 10121 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10054
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10054 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.589941e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.27%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]  Metal2 ( 2)         7( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        24( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12192  35430 
[NR-eGR]  Metal2   (2V)         52416  24333 
[NR-eGR]  Metal3   (3H)         64982   5158 
[NR-eGR]  Metal4   (4V)         21584   2671 
[NR-eGR]  Metal5   (5H)         18081   1249 
[NR-eGR]  Metal6   (6V)          6489     65 
[NR-eGR]  Metal7   (7H)           948     41 
[NR-eGR]  Metal8   (8V)           215     27 
[NR-eGR]  Metal9   (9H)           148      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            8      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       177064  68990 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 150831um
[NR-eGR] Total length: 177064um, number of vias: 68990
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.59 sec, Curr Mem: 2204.89 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.6 real=0:00:00.6)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=242, trialRouted=10054, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:20.9 real=0:00:20.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9184 and nets=10363 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2197.895M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=18.468um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.028um^2
    cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
    wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
    hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=5, worst=[0.011ns, 0.010ns, 0.010ns, 0.003ns, 0.003ns]} avg=0.007ns sd=0.004ns sum=0.037ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=4 avg=0.175ns sd=0.037ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {1 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 6 CLKBUFX3: 2 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580, avg=0.534, sd=0.055], skew [0.198 vs 0.200], 100% {0.382, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.196)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580, avg=0.534, sd=0.055], skew [0.198 vs 0.200], 100% {0.382, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.196)
  CCOpt::Phase::Routing done. (took cpu=0:00:21.2 real=0:00:21.2)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 1
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      ----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk              2 [40.0%]            1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
      leaf               3 [60.0%]            0                   0            0                    0 (0.0%)            3 (100.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      Total              5 [100.0%]           1 (20.0%)           0            0                    1 (20.0%)           4 (80.0%)
      ----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.342um^2 (0.081%)
      Max. move: 0.200um (CTS_ccl_a_buf_00008), Min. move: 0.000um, Avg. move: 0.040um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=18.810um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.370um^2
        cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
        wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
        hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=4, worst=[0.011ns, 0.010ns, 0.010ns, 0.002ns]} avg=0.008ns sd=0.004ns sum=0.033ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=4 avg=0.165ns sd=0.032ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
         ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
      Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 4, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              1 [25.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
      leaf               3 [75.0%]            0           0            0                    0 (0.0%)           3 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              4 [100.0%]           0           0            0                    0 (0.0%)           4 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=8, i=0, icg=58, dcg=0, l=0, total=66
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=18.810um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=422.370um^2
        cell capacitance : b=0.003pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.064pF, leaf=0.743pF, total=0.807pF
        wire lengths     : top=0.000um, trunk=705.275um, leaf=9678.700um, total=10383.975um
        hp wire lengths  : top=0.000um, trunk=414.040um, leaf=5934.515um, total=6348.555um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=4, worst=[0.011ns, 0.010ns, 0.010ns, 0.002ns]} avg=0.008ns sd=0.004ns sum=0.033ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=4 avg=0.165ns sd=0.032ns min=0.134ns max=0.210ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=63 avg=0.149ns sd=0.051ns min=0.046ns max=0.211ns {14 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 8 <= 0.190ns, 2 <= 0.200ns} {2 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 7 CLKBUFX3: 1 
         ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.382, max=0.580], skew [0.198 vs 0.200]
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 6 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 3, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 67, nets tested: 67, nets violation detected: 4, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 4, nets unsuccessful: 1, buffered: 3
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
      wire lengths     : top=0.000um, trunk=721.125um, leaf=9662.850um, total=10383.975um
      hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
    Buffering to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
        cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
        wire lengths     : top=0.000um, trunk=721.125um, leaf=9662.850um, total=10383.975um
        hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
         ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 72 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:06:51 mem=2198.2M) ***
Total net bbox length = 1.509e+05 (8.223e+04 6.866e+04) (ext = 1.031e+04)
Move report: Detail placement moves 17 insts, mean move: 1.56 um, max move: 4.60 um 
	Max move on inst (g70994__1881): (74.00, 117.61) --> (78.60, 117.61)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2201.2MB
Summary Report:
Instances move: 17 (out of 9190 movable)
Instances flipped: 0
Mean displacement: 1.56 um
Max displacement: 4.60 um (Instance: g70994__1881) (74, 117.61) -> (78.6, 117.61)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: OAI2BB1X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.509e+05 (8.225e+04 6.867e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2201.2MB
*** Finished refinePlace (0:06:51 mem=2201.2M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2033).
    Restoring pStatusCts on 72 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  PostConditioning done.
Net route status summary:
  Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=73, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10296 (unrouted=242, trialRouted=10054, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
    wire lengths     : top=0.000um, trunk=734.335um, leaf=9672.245um, total=10406.580um
    hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.6 real=0:00:01.6)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    14       28.728       0.004
  Inverters                   0        0.000       0.000
  Integrated Clock Gates     58      403.560       0.012
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        72      432.288       0.017
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk       734.335
  Leaf       9672.245
  Total     10406.580
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        441.610
  Leaf        5962.740
  Total       6404.350
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.017    0.066    0.083
  Leaf     0.413    0.743    1.156
  Total    0.429    0.809    1.238
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  --------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  --------------------------------------------------------------------------------------------
  Remaining Transition    ns         1       0.010       0.000      0.010    [0.010]
  --------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       7       0.108       0.074      0.028    0.210    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  --------------------------------------------
  Name           Type      Inst     Inst Area 
                           Count    (um^2)
  --------------------------------------------
  CLKBUFX4       buffer      6        14.364
  CLKBUFX3       buffer      2         4.104
  CLKBUFX2       buffer      4         6.840
  BUFX2          buffer      2         3.420
  TLATNTSCAX8    icg         2        17.784
  TLATNTSCAX6    icg         4        34.200
  TLATNTSCAX4    icg         5        35.910
  TLATNTSCAX3    icg        30       205.200
  TLATNTSCAX2    icg        17       110.466
  --------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.381     0.580     0.199       0.200         0.004           0.002           0.535        0.046     100% {0.381, 0.580}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.381     0.580     0.199       0.200         0.004           0.002           0.535        0.046     100% {0.381, 0.580}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 36 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  ------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST31/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST32/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST33/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST34/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST35/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST36/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST37/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST38/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  RC_CG_HIER_INST45/RC_CGIC_INST/CK
  default_emulate_delay_corner:both.late    0.010    0.200    0.210    N      N      explicit  CTS_ccl_a_buf_00006/Y
  ------------------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2251.46)
Total number of fetched objects 10215
End delay calculation. (MEM=2286.67 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2286.67 CPU=0:00:00.5 REAL=0:00:00.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.59246
	 Executing: set_clock_latency -source -early -max -rise -0.59246 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.59246
	 Executing: set_clock_latency -source -late -max -rise -0.59246 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.591039
	 Executing: set_clock_latency -source -early -max -fall -0.591039 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.591039
	 Executing: set_clock_latency -source -late -max -fall -0.591039 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
  cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.066pF, leaf=0.743pF, total=0.809pF
  wire lengths     : top=0.000um, trunk=734.335um, leaf=9672.245um, total=10406.580um
  hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5962.740um, total=6404.350um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=1, worst=[0.010ns]} avg=0.010ns sd=0.000ns sum=0.010ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=7 avg=0.108ns sd=0.074ns min=0.028ns max=0.210ns {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf  : target=0.200ns count=66 avg=0.146ns sd=0.052ns min=0.042ns max=0.197ns {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
   ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.381, max=0.580, avg=0.535, sd=0.046], skew [0.199 vs 0.200], 100% {0.381, 0.580} (wid=0.005 ws=0.004) (gid=0.576 gs=0.197)
Logging CTS constraint violations...
  Clock tree clk has 1 slew violation.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 36 slew violations below cell CTS_ccl_a_buf_00006 (a lib_cell CLKBUFX4) at (52.600,158.650), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00006/Y with a slew time target of 0.200ns. Achieved a slew time of 0.210ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
Runtime done. (took cpu=0:00:51.3 real=0:00:51.4)
Runtime Summary
===============
Clock Runtime:  (48%) Core CTS          24.53 (Init 1.68, Construction 3.20, Implementation 16.51, eGRPC 1.15, PostConditioning 1.22, Other 0.77)
Clock Runtime:  (44%) CTS services      22.61 (RefinePlace 1.46, EarlyGlobalClock 0.95, NanoRoute 19.77, ExtractRC 0.43, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          3.50 (Init 0.86, CongRepair/EGR-DP 1.28, TimingUpdate 1.37, Other 0.00)
Clock Runtime: (100%) Total             50.64

*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:50.5/0:00:50.5 (1.0), totSession cpu/real = 0:06:52.6/0:29:21.5 (0.2), mem = 2267.6M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1669.6M, totSessionCpu=0:06:53 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:52.6/0:29:21.5 (0.2), mem = 2180.6M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1678.0M, totSessionCpu=0:06:54 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2198.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2196.64)
Total number of fetched objects 10215
End delay calculation. (MEM=2239.85 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2239.85 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:06:56 mem=2239.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.233  |  2.354  |  3.609  |  2.233  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.006   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.229%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1688.4M, totSessionCpu=0:06:57 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:06:56.7/0:29:25.6 (0.2), mem = 2210.1M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:57.2/0:29:26.1 (0.2), mem = 2214.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:06:58.0/0:29:27.0 (0.2), mem = 2429.9M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2429.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2429.9M) ***
*** Starting optimizing excluded clock nets MEM= 2429.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2429.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:58.1/0:29:27.0 (0.2), mem = 2429.9M
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:58.6/0:29:27.6 (0.2), mem = 2336.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:58.8/0:29:27.8 (0.2), mem = 2336.9M
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     8|    17|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.23%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       7|       0|       2| 71.26%| 0:00:00.0|  2427.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.23|     0.00|       0|       0|       0| 71.26%| 0:00:00.0|  2427.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2427.3M) ***

*** Starting refinePlace (0:07:00 mem=2424.3M) ***
Total net bbox length = 1.509e+05 (8.225e+04 6.868e+04) (ext = 1.031e+04)
Move report: Detail placement moves 21 insts, mean move: 2.68 um, max move: 10.24 um 
	Max move on inst (FE_OFC553_inc_add_1559_34_n_1395): (47.80, 139.84) --> (51.20, 146.68)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2427.4MB
Summary Report:
Instances move: 21 (out of 9125 movable)
Instances flipped: 0
Mean displacement: 2.68 um
Max displacement: 10.24 um (Instance: FE_OFC553_inc_add_1559_34_n_1395) (47.8, 139.84) -> (51.2, 146.68)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.510e+05 (8.228e+04 6.874e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2427.4MB
*** Finished refinePlace (0:07:01 mem=2427.4M) ***
*** maximum move = 10.24 um ***
*** Finished re-routing un-routed nets (2424.4M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2424.4M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:00.9/0:29:29.8 (0.2), mem = 2341.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1798.4M, totSessionCpu=0:07:01 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:01.0/0:29:29.9 (0.2), mem = 2341.3M
*info: 73 clock nets excluded
*info: 47 no-driver nets excluded.
*info: 73 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|   71.26%|   0:00:00.0| 2398.5M|default_emulate_view|       NA| NA                                                |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2398.5M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2398.5M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:02.4/0:29:31.3 (0.2), mem = 2339.5M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:02.8/0:29:31.7 (0.2), mem = 2392.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.26
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.26%|        -|   0.000|   0.000|   0:00:00.0| 2398.7M|
|   71.22%|       17|   0.000|   0.000|   0:00:06.0| 2473.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.22
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:07:09.3/0:29:38.2 (0.2), mem = 2473.0M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2351.95M, totSessionCpu=0:07:09).
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:09.4/0:29:38.3 (0.2), mem = 2409.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.22
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.22%|        -|   0.083|   0.000|   0:00:00.0| 2409.2M|
|   71.22%|        0|   0.083|   0.000|   0:00:01.0| 2409.2M|
|   71.22%|        0|   0.083|   0.000|   0:00:00.0| 2409.2M|
|   71.20%|        5|   0.083|   0.000|   0:00:00.0| 2428.3M|
|   71.16%|       14|   0.083|   0.000|   0:00:01.0| 2432.8M|
|   71.16%|        0|   0.083|   0.000|   0:00:00.0| 2432.8M|
|   71.16%|        0|   0.083|   0.000|   0:00:00.0| 2432.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.16
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 23 skipped = 0, called in commitmove = 14, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:11 mem=2432.8M) ***
Total net bbox length = 1.509e+05 (8.227e+04 6.862e+04) (ext = 1.031e+04)
Move report: Detail placement moves 8 insts, mean move: 1.22 um, max move: 3.31 um 
	Max move on inst (g128981): (138.40, 192.85) --> (136.80, 194.56)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2435.8MB
Summary Report:
Instances move: 8 (out of 9109 movable)
Instances flipped: 0
Mean displacement: 1.22 um
Max displacement: 3.31 um (Instance: g128981) (138.4, 192.85) -> (136.8, 194.56)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: NOR2BX1
Total net bbox length = 1.509e+05 (8.227e+04 6.862e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2435.8MB
*** Finished refinePlace (0:07:12 mem=2435.8M) ***
*** maximum move = 3.31 um ***
*** Finished re-routing un-routed nets (2432.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:01.0 mem=2432.8M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:07:11.9/0:29:40.8 (0.2), mem = 2432.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2352.77M, totSessionCpu=0:07:12).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:07:12 mem=2352.8M) ***
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
Timing cost in AAE based: 607.6418056177553808
Move report: Detail placement moves 1691 insts, mean move: 3.38 um, max move: 33.22 um 
	Max move on inst (FE_OFC198_n_1874): (122.40, 91.96) --> (152.20, 88.54)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2371.2MB
Summary Report:
Instances move: 1691 (out of 9109 movable)
Instances flipped: 0
Mean displacement: 3.38 um
Max displacement: 33.22 um (Instance: FE_OFC198_n_1874) (122.4, 91.96) -> (152.2, 88.54)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2371.2MB
*** Finished refinePlace (0:07:21 mem=2371.2M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2341.67)
Total number of fetched objects 10206
End delay calculation. (MEM=2369.61 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2369.61 CPU=0:00:01.8 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 344583
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 73  Num Prerouted Wires = 11494
[NR-eGR] Read 10118 nets ( ignored 73 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10045
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10045 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.580553e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        21( 0.33%)         0( 0.00%)   ( 0.33%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        27( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12146  35419 
[NR-eGR]  Metal2   (2V)         52402  24085 
[NR-eGR]  Metal3   (3H)         64888   4993 
[NR-eGR]  Metal4   (4V)         21257   2639 
[NR-eGR]  Metal5   (5H)         17851   1252 
[NR-eGR]  Metal6   (6V)          6272     68 
[NR-eGR]  Metal7   (7H)           765     37 
[NR-eGR]  Metal8   (8V)           234     27 
[NR-eGR]  Metal9   (9H)           199      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)           10      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       176024  68536 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 149721um
[NR-eGR] Total length: 176024um, number of vias: 68536
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.68 sec, Curr Mem: 2317.98 MB )
Extraction called for design 'picorv32' of instances=9181 and nets=10360 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2312.977M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:24.8/0:29:53.7 (0.2), mem = 2332.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:24.8/0:29:53.7 (0.2), mem = 2332.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2330.05)
Total number of fetched objects 10206
End delay calculation. (MEM=2371.72 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2371.72 CPU=0:00:01.8 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:07:27.3/0:29:56.2 (0.2), mem = 2371.7M
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|   126|    -0.11|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|       0|       0|       0| 71.16%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|      24|       0|       8| 71.27%| 0:00:00.0|  2441.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.22|     0.00|       0|       0|       0| 71.27%| 0:00:00.0|  2441.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2441.1M) ***

*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:28.4/0:29:57.3 (0.2), mem = 2355.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:28 mem=2355.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.051%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2355.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 117 insts, mean move: 3.38 um, max move: 14.26 um 
	Max move on inst (FE_OFC584_n_2126): (136.40, 95.38) --> (140.40, 105.64)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2358.1MB
Summary Report:
Instances move: 117 (out of 9133 movable)
Instances flipped: 0
Mean displacement: 3.38 um
Max displacement: 14.26 um (Instance: FE_OFC584_n_2126) (136.4, 95.38) -> (140.4, 105.64)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2358.1MB
*** Finished refinePlace (0:07:29 mem=2358.1M) ***
Register exp ratio and priority group on 0 nets on 10172 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9205 and nets=10384 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2341.766M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2343.78)
Total number of fetched objects 10230
End delay calculation. (MEM=2371.72 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2371.72 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:07:32 mem=2371.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1799.6M, totSessionCpu=0:07:32 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.216  |  2.357  |  3.660  |  2.216  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.266%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:42, mem = 1801.1M, totSessionCpu=0:07:33 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 16 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:31.7/0:01:33.1 (1.0), totSession cpu/real = 0:07:32.9/0:30:03.2 (0.3), mem = 2341.2M
#% End ccopt_design (date=01/24 03:48:23, total cpu=0:01:32, real=0:01:33, peak res=1848.2M, current mem=1688.8M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1688.8M, totSessionCpu=0:07:37 **
*** optDesign #1 [begin] : totSession cpu/real = 0:07:37.5/0:31:08.6 (0.2), mem = 2242.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:37.5/0:31:08.6 (0.2), mem = 2242.0M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1696.6M, totSessionCpu=0:07:39 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2258.1M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.216  |  2.357  |  3.660  |  2.216  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.266%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1799.6M, totSessionCpu=0:07:40 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:07:40.4/0:31:11.6 (0.2), mem = 2355.0M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:40.9/0:31:12.1 (0.2), mem = 2355.0M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.1), totSession cpu/real = 0:07:40.9/0:31:12.1 (0.2), mem = 2355.0M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2355.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2355.0M) ***
*** Starting optimizing excluded clock nets MEM= 2355.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2355.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.0/0:31:12.1 (0.2), mem = 2355.0M
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:07:41.5/0:31:12.7 (0.2), mem = 2355.1M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:41.8/0:31:12.9 (0.2), mem = 2355.1M
*info: 73 clock nets excluded
*info: 47 no-driver nets excluded.
*info: 73 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                     |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+
|   0.000|   0.000|   71.27%|   0:00:00.0| 2412.4M|default_emulate_view|       NA| NA                                                |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2412.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2412.4M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:07:43.1/0:31:14.2 (0.2), mem = 2353.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:07:43.6/0:31:14.7 (0.2), mem = 2406.5M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.27%|        -|   0.000|   0.000|   0:00:00.0| 2412.5M|
|   71.20%|       23|   0.000|   0.000|   0:00:05.0| 2482.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 71.20
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.4/0:00:06.4 (1.0), totSession cpu/real = 0:07:49.9/0:31:21.1 (0.2), mem = 2482.9M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=2361.77M, totSessionCpu=0:07:50).
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:50.1/0:31:21.3 (0.2), mem = 2419.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 71.20
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.20%|        -|   0.083|   0.000|   0:00:00.0| 2419.0M|
|   71.20%|        0|   0.083|   0.000|   0:00:01.0| 2419.0M|
|   71.20%|        0|   0.083|   0.000|   0:00:00.0| 2419.0M|
|   71.16%|        9|   0.083|   0.000|   0:00:00.0| 2438.1M|
|   71.14%|        8|   0.083|   0.000|   0:00:01.0| 2442.6M|
|   71.14%|        1|   0.083|   0.000|   0:00:00.0| 2442.6M|
|   71.14%|        0|   0.083|   0.000|   0:00:00.0| 2442.6M|
|   71.14%|        0|   0.083|   0.000|   0:00:00.0| 2442.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 71.14
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 14 skipped = 0, called in commitmove = 9, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:52 mem=2442.6M) ***
Total net bbox length = 1.501e+05 (8.189e+04 6.823e+04) (ext = 1.031e+04)
Move report: Detail placement moves 15 insts, mean move: 2.26 um, max move: 5.11 um 
	Max move on inst (g127035): (184.80, 110.77) --> (188.20, 112.48)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2445.7MB
Summary Report:
Instances move: 15 (out of 9102 movable)
Instances flipped: 0
Mean displacement: 2.26 um
Max displacement: 5.11 um (Instance: g127035) (184.8, 110.77) -> (188.2, 112.48)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X1
Total net bbox length = 1.502e+05 (8.191e+04 6.826e+04) (ext = 1.031e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2445.7MB
*** Finished refinePlace (0:07:52 mem=2445.7M) ***
*** maximum move = 5.11 um ***
*** Finished re-routing un-routed nets (2442.7M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=2442.7M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:07:52.4/0:31:23.5 (0.3), mem = 2442.7M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2361.59M, totSessionCpu=0:07:52).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:07:52 mem=2361.6M) ***
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
Timing cost in AAE based: 607.6982313823846198
Move report: Detail placement moves 837 insts, mean move: 3.35 um, max move: 36.04 um 
	Max move on inst (FE_OFC265_n_3343): (60.00, 187.72) --> (89.20, 180.88)
	Runtime: CPU: 0:00:08.8 REAL: 0:00:08.0 MEM: 2382.8MB
Summary Report:
Instances move: 837 (out of 9102 movable)
Instances flipped: 0
Mean displacement: 3.35 um
Max displacement: 36.04 um (Instance: FE_OFC265_n_3343) (60, 187.72) -> (89.2, 180.88)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:08.9 REAL: 0:00:09.0 MEM: 2382.8MB
*** Finished refinePlace (0:08:01 mem=2382.8M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2359.3)
Total number of fetched objects 10199
End delay calculation. (MEM=2387.25 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2387.25 CPU=0:00:01.7 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4539 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 344524
[NR-eGR] #PG Blockages       : 4539
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 73  Num Prerouted Wires = 11494
[NR-eGR] Read 10111 nets ( ignored 73 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10038
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10038 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.579852e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        24( 0.38%)         0( 0.00%)   ( 0.38%) 
[NR-eGR]  Metal2 ( 2)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        32( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         12205  35480 
[NR-eGR]  Metal2   (2V)         52444  23962 
[NR-eGR]  Metal3   (3H)         65121   4986 
[NR-eGR]  Metal4   (4V)         21199   2593 
[NR-eGR]  Metal5   (5H)         17608   1242 
[NR-eGR]  Metal6   (6V)          6040     66 
[NR-eGR]  Metal7   (7H)           841     35 
[NR-eGR]  Metal8   (8V)           241     27 
[NR-eGR]  Metal9   (9H)           197      9 
[NR-eGR]  Metal10  (10V)            0      7 
[NR-eGR]  Metal11  (11H)            7      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       175903  68407 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 149607um
[NR-eGR] Total length: 175903um, number of vias: 68407
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 2337.61 MB )
Extraction called for design 'picorv32' of instances=9174 and nets=10353 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2331.609M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:05.2/0:31:36.4 (0.3), mem = 2350.7M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:08:05.3/0:31:36.4 (0.3), mem = 2350.7M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2348.69)
Total number of fetched objects 10199
End delay calculation. (MEM=2390.36 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2390.36 CPU=0:00:01.8 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:08:07.8/0:31:38.9 (0.3), mem = 2390.4M
Info: 73 nets with fixed/cover wires excluded.
Info: 73 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|    36|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       0|       0|       0| 71.14%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       9|       0|       3| 71.18%| 0:00:00.0|  2459.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     2.18|     0.00|       0|       0|       0| 71.18%| 0:00:00.0|  2459.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2459.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:08:08.7/0:31:39.9 (0.3), mem = 2370.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:08:09 mem=2370.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.027%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 39 insts, mean move: 3.30 um, max move: 13.55 um 
	Max move on inst (g125499): (172.60, 133.00) --> (167.60, 124.45)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2375.0MB
Summary Report:
Instances move: 39 (out of 9111 movable)
Instances flipped: 0
Mean displacement: 3.30 um
Max displacement: 13.55 um (Instance: g125499) (172.6, 133) -> (167.6, 124.45)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2375.0MB
*** Finished refinePlace (0:08:09 mem=2375.0M) ***
Register exp ratio and priority group on 0 nets on 10150 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9183 and nets=10362 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2357.656M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2359.67)
Total number of fetched objects 10208
End delay calculation. (MEM=2387.61 CPU=0:00:01.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2387.61 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:08:12 mem=2387.6M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1800.9M, totSessionCpu=0:08:12 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.180  |  2.351  |  3.617  |  2.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:38, mem = 1801.7M, totSessionCpu=0:08:13 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:35.6/0:00:37.5 (0.9), totSession cpu/real = 0:08:13.1/0:31:46.1 (0.3), mem = 2356.0M
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.83MB/3844.23MB/1833.65MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT)
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 10%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 20%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 30%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 40%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 50%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 60%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 70%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 80%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 90%

Finished Levelizing
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT)

Starting Activity Propagation
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT)
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 10%
2024-Jan-24 03:50:28 (2024-Jan-24 01:50:28 GMT): 20%

Finished Activity Propagation
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT)
 ... Calculating switching power
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 10%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 20%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 30%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 40%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 60%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 70%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 80%
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT): 90%

Finished Calculating power
2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1802.84MB/3844.23MB/1833.65MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-24 03:50:29 (2024-Jan-24 01:50:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.44171074 	   64.1642%
Total Switching Power:       0.24606117 	   35.7435%
Total Leakage Power:         0.00063543 	    0.0923%
Total Power:                 0.68840735
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2191      0.0383   0.0002465      0.2577       37.43
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1993      0.1773   0.0003787       0.377       54.76
Clock (Combinational)            0.00397     0.01751   1.189e-06     0.02148        3.12
Clock (Sequential)               0.01938     0.01291   9.048e-06      0.0323       4.692
-----------------------------------------------------------------------------------------
Total                             0.4417      0.2461   0.0006354      0.6884         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4417      0.2461   0.0006354      0.6884         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02335     0.03042   1.024e-05     0.05378       7.812
-----------------------------------------------------------------------------------------
Total                            0.02335     0.03042   1.024e-05     0.05378       7.812
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk2.pcpi_div_RC_CG_HIER_INST55/RC_CGIC_INST (TLATNTSCAX8):         0.003332
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (DFFHQX8):        3.498e-07
*                Total Cap:      2.21174e-11 F
*                Total instances in design:  9183
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1804.38MB/3844.23MB/1833.65MB)

<CMD> report_area > report_area_step14.txt
<CMD> report_timing > report_timing_step14.txt
<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

---------------------------------------------------------
Cell type                 Count    Area       Capacitance
---------------------------------------------------------
Buffers                    14       28.728       0.004
Inverters                   0        0.000       0.000
Integrated Clock Gates     58      403.560       0.012
Discrete Clock Gates        0        0.000       0.000
Clock Logic                 0        0.000       0.000
All                        72      432.288       0.017
---------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk       734.335
Leaf       9672.245
Total     10406.580
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        441.610
Leaf        5957.940
Total       6399.550
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.017    0.066    0.082
Leaf     0.413    0.741    1.154
Total    0.429    0.807    1.237
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

--------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
--------------------------------------------------------------------------------------------
Remaining Transition    ns         1       0.009       0.000      0.009    [0.009]
--------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       7       0.108       0.074      0.028    0.209    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

--------------------------------------------
Name           Type      Inst     Inst Area 
                         Count    (um^2)
--------------------------------------------
CLKBUFX4       buffer      6        14.364
CLKBUFX3       buffer      2         4.104
CLKBUFX2       buffer      4         6.840
BUFX2          buffer      2         3.420
TLATNTSCAX8    icg         2        17.784
TLATNTSCAX6    icg         4        34.200
TLATNTSCAX4    icg         5        35.910
TLATNTSCAX3    icg        30       205.200
TLATNTSCAX2    icg        17       110.466
--------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (pF)   (pF)   
                                                                (Ohms)                                
---------------------------------------------------------------------------------------------------------------------
clk          58     14    0      0       35       95    143.81    2072.1      432.288   0.807  0.429  clk
---------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
 58     14    0      0       35     10.2857     95    29.7121  143.810    207.210     432.288   0.807  0.429
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    3.700    62.890  143.810  35.001
Source-sink manhattan distance (um)   3.695    59.613  143.555  33.702
Source-sink resistance (Ohm)         29.193   120.142  207.210  47.611
-----------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       7       0.108       0.074      0.028    0.209    {3 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}      {1 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Leaf        0.200      66       0.146       0.052      0.042    0.197    {16 <= 0.120ns, 2 <= 0.160ns, 34 <= 0.180ns, 9 <= 0.190ns, 5 <= 0.200ns}                                      -
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0            36
---------------------------------------------------------------------------------------
Total               0                 0               0             0            36
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 36 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST31/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST32/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST33/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST34/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST35/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST36/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST37/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST38/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  RC_CG_HIER_INST45/RC_CGIC_INST/CK
default_emulate_delay_corner:both.late    0.009    0.200    0.209    N      N      explicit  CTS_ccl_a_buf_00006/Y
------------------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  58
Minimum clock gating depth :   1
Maximum clock gating depth :   1
Clock gate area (um^2)     : 403.560

Clock Tree Buffering Structure (Logical):

# Buffers             : 14
# Inverters           :  0
  Total               : 14
Minimum depth         :  2
Maximum depth         :  3
Buffering area (um^2) : 28.728

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root    58      255       0       0       0         0         0
  1      0     1706       0       0       0         0         0
-----------------------------------------------------------------
Total   58     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.182          0.196         0.169          0.207      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.184          0.197         0.172          0.209      explicit      0.200     explicit     *0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.343     0.537     0.494        0.045       ignored                  -         0.194              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.381     0.578     0.533        0.045       explicit             0.200         0.197    100% {0.381, 0.578}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.343       1       0.537       2
-    min count_cycle_reg[20]/CK
-    max reg_op1_reg[27]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.381       3       0.578       4
-    min count_cycle_reg[20]/CK
-    max reg_op1_reg[27]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : count_cycle_reg[20]/CK
Delay     : 0.343

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.037  0.009  (0.000,112.955)   -            3    
CTS_ccl_a_buf_00007/A
-     CLKBUFX3  rise   0.000   0.000   0.037  -      (19.300,120.175)   26.520   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX3  rise   0.136   0.136   0.124  0.016  (19.085,120.760)    0.800      9    
CTS_ccl_a_buf_00005/A
-     CLKBUFX4  rise   0.001   0.137   0.124  -      (36.230,104.780)   33.125   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX4  rise   0.206   0.343   0.155  0.027  (35.960,105.160)    0.650     47    
count_cycle_reg[20]/CK
-     DFFHQX1   rise   0.001   0.343   0.155  -      (34.075,106.750)    3.475   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : reg_op1_reg[21]/CK
Delay     : 0.537

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.037  0.009  (0.000,112.955)    -            3    
CTS_ccl_a_buf_00006/A
-     CLKBUFX4     rise   0.001   0.001   0.037  -      (53.630,159.500)   100.175   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX4     rise   0.170   0.170   0.169  0.030  (53.360,159.880)     0.650     35    
RC_CG_HIER_INST14/RC_CGIC_INST/CK
-     TLATNTSCAX4  rise   0.002   0.172   0.169  -      (104.500,166.155)   57.415   -       
RC_CG_HIER_INST14/RC_CGIC_INST/ECK
-     TLATNTSCAX4  rise   0.364   0.536   0.160  0.025  (107.715,165.815)    3.555     32    
reg_op1_reg[21]/CK
-     DFFHQX1      rise   0.001   0.537   0.160  -      (136.075,103.330)   90.845   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : count_cycle_reg[20]/CK
Delay     : 0.381

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.110  0.009  (0.000,112.955)   -            3    
CTS_ccl_a_buf_00007/A
-     CLKBUFX3  rise   0.000   0.000   0.110  -      (19.300,120.175)   26.520   -       
CTS_ccl_a_buf_00007/Y
-     CLKBUFX3  rise   0.172   0.173   0.125  0.016  (19.085,120.760)    0.800      9    
CTS_ccl_a_buf_00005/A
-     CLKBUFX4  rise   0.001   0.173   0.125  -      (36.230,104.780)   33.125   -       
CTS_ccl_a_buf_00005/Y
-     CLKBUFX4  rise   0.207   0.380   0.156  0.027  (35.960,105.160)    0.650     47    
count_cycle_reg[20]/CK
-     DFFHQX1   rise   0.001   0.381   0.156  -      (34.075,106.750)    3.475   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : reg_op1_reg[21]/CK
Delay     : 0.578

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.110  0.009  (0.000,112.955)    -            3    
CTS_ccl_a_buf_00006/A
-     CLKBUFX4     rise   0.001   0.001   0.110  -      (53.630,159.500)   100.175   -       
CTS_ccl_a_buf_00006/Y
-     CLKBUFX4     rise   0.208   0.208   0.172  0.030  (53.360,159.880)     0.650     35    
RC_CG_HIER_INST14/RC_CGIC_INST/CK
-     TLATNTSCAX4  rise   0.002   0.210   0.172  -      (104.500,166.155)   57.415   -       
RC_CG_HIER_INST14/RC_CGIC_INST/ECK
-     TLATNTSCAX4  rise   0.366   0.576   0.161  0.025  (107.715,165.815)    3.555     32    
reg_op1_reg[21]/CK
-     DFFHQX1      rise   0.001   0.578   0.161  -      (136.075,103.330)   90.845   -       
---------------------------------------------------------------------------------------------------


<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1693.25 (MB), peak = 1851.87 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             true
setNanoRouteMode -routeWithTimingDriven         true
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2264.2M, init mem=2264.2M)
*info: Placed = 9183           (Fixed = 72)
*info: Unplaced = 0           
Placement Density:71.18%(27642/38832)
Placement Density (including fixed std cells):71.18%(27642/38832)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2264.2M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (73) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2264.2M) ***

globalDetailRoute

#Start globalDetailRoute on Wed Jan 24 03:52:58 2024
#
#Generating timing data, please wait...
#10150 total nets, 10120 already routed, 10120 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1660.46 (MB), peak = 1851.87 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1703.24 (MB), peak = 1851.87 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 83.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1703.27 (MB), peak = 1851.87 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1710.61 (MB), peak = 1851.87 (MB)
#Default setup view is reset to default_emulate_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1710.62 (MB), peak = 1851.87 (MB)
#Current view: default_emulate_view 
#Current enabled view: default_emulate_view 
#Generating timing data took: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1709.86 (MB), peak = 1851.87 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10362)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Start routing data preparation on Wed Jan 24 03:53:03 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10229 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1714.57 (MB), peak = 1851.87 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1773.77 (MB), peak = 1851.87 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.23 (MB), peak = 1851.87 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
#Total number of routable nets = 10122.
#Total number of nets in the design = 10362.
#10067 routable nets do not have any wires.
#55 routable nets have routed wires.
#10067 nets will be global routed.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Connectivity extraction summary:
#73 routed net(s) are imported.
#10049 (96.98%) nets are without wires.
#240 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10362.
#
#
#Finished routing data preparation on Wed Jan 24 03:53:10 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.12 (MB)
#Total memory = 1776.36 (MB)
#Peak memory = 1851.87 (MB)
#
#
#Start global routing on Wed Jan 24 03:53:10 2024
#
#
#Start global routing initialization on Wed Jan 24 03:53:10 2024
#
#Number of eco nets is 18
#
#Start global routing data preparation on Wed Jan 24 03:53:10 2024
#
#Start routing resource analysis on Wed Jan 24 03:53:10 2024
#
#Routing resource analysis is done on Wed Jan 24 03:53:11 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         363         821        6320    60.13%
#  Metal2         V        1070          76        6320     0.90%
#  Metal3         H        1149          35        6320     0.00%
#  Metal4         V        1081          65        6320     0.90%
#  Metal5         H        1152          32        6320     0.00%
#  Metal6         V        1076          70        6320     0.90%
#  Metal7         H        1172          12        6320     0.00%
#  Metal8         V        1096          50        6320     0.90%
#  Metal9         H        1160          24        6320     0.00%
#  Metal10        V         423          35        6320     2.37%
#  Metal11        H         377          96        6320     9.62%
#  --------------------------------------------------------------
#  Total                  10121      11.68%       69520     6.88%
#
#
#
#
#Global routing data preparation is done on Wed Jan 24 03:53:11 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.74 (MB), peak = 1851.87 (MB)
#
#
#Global routing initialization is done on Wed Jan 24 03:53:11 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1778.81 (MB), peak = 1851.87 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.44 (MB), peak = 1851.87 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1782.44 (MB), peak = 1851.87 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1812.65 (MB), peak = 1851.87 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1812.09 (MB), peak = 1851.87 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
#Total number of routable nets = 10122.
#Total number of nets in the design = 10362.
#
#10122 routable nets have routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#55 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           15             15           10049  
#       NDR_13            3              3               0  
#---------------------------------------------------------
#        Total           18             18           10049  
#---------------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           69             69           10049  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           73             73           10049  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        7(0.11%)      4(0.06%)      1(0.02%)   (0.19%)
#  Metal3        7(0.11%)      2(0.03%)      1(0.02%)   (0.16%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     14(0.02%)      6(0.01%)      2(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.02% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              1.00 |    82.08    68.39    88.92    75.23 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 169439 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 141 um.
#Total wire length on LAYER Metal2 = 37025 um.
#Total wire length on LAYER Metal3 = 57145 um.
#Total wire length on LAYER Metal4 = 32980 um.
#Total wire length on LAYER Metal5 = 32394 um.
#Total wire length on LAYER Metal6 = 7798 um.
#Total wire length on LAYER Metal7 = 1214 um.
#Total wire length on LAYER Metal8 = 105 um.
#Total wire length on LAYER Metal9 = 539 um.
#Total wire length on LAYER Metal10 = 17 um.
#Total wire length on LAYER Metal11 = 80 um.
#Total number of vias = 70867
#Up-Via Summary (total 70867):
#           
#-----------------------
# Metal1          33613
# Metal2          23718
# Metal3           7767
# Metal4           4220
# Metal5           1385
# Metal6             96
# Metal7             27
# Metal8             27
# Metal9              7
# Metal10             7
#-----------------------
#                 70867 
#
#Total number of involved regular nets 1577
#Maximum src to sink distance  200.6
#Average of max src_to_sink distance  46.1
#Average of ave src_to_sink distance  30.6
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 118.1
#Average of max src_to_sink distance for priority net 61.3
#Average of ave src_to_sink distance for priority net 33.8
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.16%.
#
#Global routing statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 35.98 (MB)
#Total memory = 1812.34 (MB)
#Peak memory = 1851.87 (MB)
#
#Finished global routing on Wed Jan 24 03:53:23 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1811.08 (MB), peak = 1851.87 (MB)
#Start Track Assignment.
#Done with 15297 horizontal wires in 3 hboxes and 13930 vertical wires in 3 hboxes.
#Done with 3586 horizontal wires in 3 hboxes and 3244 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       129.10 	  0.00%  	  0.00% 	  0.00%
# Metal2     35103.05 	  0.08%  	  0.00% 	  0.01%
# Metal3     54562.02 	  0.17%  	  0.00% 	  0.00%
# Metal4     32154.36 	  0.02%  	  0.00% 	  0.00%
# Metal5     30080.53 	  0.01%  	  0.00% 	  0.00%
# Metal6      3056.46 	  0.00%  	  0.00% 	  0.00%
# Metal7      1205.85 	  0.00%  	  0.00% 	  0.00%
# Metal8       102.26 	  0.00%  	  0.00% 	  0.00%
# Metal9       529.57 	  0.00%  	  0.00% 	  0.00%
# Metal10       16.75 	  0.00%  	  0.00% 	  0.00%
# Metal11       80.39 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      157020.33  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 166748 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 129 um.
#Total wire length on LAYER Metal2 = 35994 um.
#Total wire length on LAYER Metal3 = 55894 um.
#Total wire length on LAYER Metal4 = 32653 um.
#Total wire length on LAYER Metal5 = 32371 um.
#Total wire length on LAYER Metal6 = 7780 um.
#Total wire length on LAYER Metal7 = 1202 um.
#Total wire length on LAYER Metal8 = 101 um.
#Total wire length on LAYER Metal9 = 528 um.
#Total wire length on LAYER Metal10 = 17 um.
#Total wire length on LAYER Metal11 = 79 um.
#Total number of vias = 70867
#Up-Via Summary (total 70867):
#           
#-----------------------
# Metal1          33613
# Metal2          23718
# Metal3           7767
# Metal4           4220
# Metal5           1385
# Metal6             96
# Metal7             27
# Metal8             27
# Metal9              7
# Metal10             7
#-----------------------
#                 70867 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1811.38 (MB), peak = 1851.87 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Metal6    Total 
#	5         2         7         
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1814.15 (MB), peak = 1851.87 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1819.24 (MB)
#Peak memory = 1851.87 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 4792 horizontal wires in 3 hboxes and 3993 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10120 nets were built. 273 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:04 .
#   Increased memory =    60.20 (MB), total memory =  1880.58 (MB), peak memory =  1880.61 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1840.85 (MB), peak = 1880.61 (MB)
#RC Statistics: 44905 Res, 28743 Ground Cap, 4094 XCap (Edge to Edge)
#RC V/H edge ratio: 0.46, Avg V/H Edge Length: 3521.21 (30326), Avg L-Edge Length: 13823.34 (8905)
#Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 63677 nodes, 53557 edges, and 8662 xcaps
#273 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2464.293M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_6C0jmu.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2439.293M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 29.97 (MB)
#Total memory = 1841.60 (MB)
#Peak memory = 1880.61 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 10.000 (ns)
#Stage 1: cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1846.37 (MB), peak = 1880.61 (MB)
#Library Standard Delay: 41.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.14 (MB), peak = 1880.61 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1847.78 (MB), peak = 1880.61 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 2.331440 (late)
*** writeDesignTiming (0:00:00.6) ***
#Stage 4: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1848.09 (MB), peak = 1880.61 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10120
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:09:12, real=0:35:25, peak res=1880.6M, current mem=1778.3M)
picorv32
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1789.1M, current mem=1789.1M)
Current (total cpu=0:09:12, real=0:35:25, peak res=1880.6M, current mem=1789.1M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1789.21 (MB), peak = 1880.61 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10120
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 548 horizontal wires in 3 hboxes and 478 vertical wires in 3 hboxes.
#Done with 122 horizontal wires in 3 hboxes and 114 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       128.90 	  0.00%  	  0.00% 	  0.00%
# Metal2     35090.04 	  0.03%  	  0.00% 	  0.00%
# Metal3     54565.54 	  0.15%  	  0.00% 	  0.00%
# Metal4     32148.49 	  0.02%  	  0.00% 	  0.00%
# Metal5     30081.56 	  0.01%  	  0.00% 	  0.00%
# Metal6      3053.80 	  0.00%  	  0.00% 	  0.00%
# Metal7      1204.45 	  0.00%  	  0.00% 	  0.00%
# Metal8       102.64 	  0.00%  	  0.00% 	  0.00%
# Metal9       529.57 	  0.00%  	  0.00% 	  0.00%
# Metal10       16.75 	  0.00%  	  0.00% 	  0.00%
# Metal11       80.39 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      157002.12  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 166771 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 129 um.
#Total wire length on LAYER Metal2 = 36001 um.
#Total wire length on LAYER Metal3 = 55917 um.
#Total wire length on LAYER Metal4 = 32648 um.
#Total wire length on LAYER Metal5 = 32372 um.
#Total wire length on LAYER Metal6 = 7777 um.
#Total wire length on LAYER Metal7 = 1200 um.
#Total wire length on LAYER Metal8 = 102 um.
#Total wire length on LAYER Metal9 = 528 um.
#Total wire length on LAYER Metal10 = 17 um.
#Total wire length on LAYER Metal11 = 79 um.
#Total number of vias = 70867
#Up-Via Summary (total 70867):
#           
#-----------------------
# Metal1          33613
# Metal2          23718
# Metal3           7767
# Metal4           4220
# Metal5           1385
# Metal6             96
# Metal7             27
# Metal8             27
# Metal9              7
# Metal10             7
#-----------------------
#                 70867 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1789.27 (MB), peak = 1880.61 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:40
#Increased memory = 78.70 (MB)
#Total memory = 1789.27 (MB)
#Peak memory = 1880.61 (MB)
#Start reading timing information from file .timing_file_28723.tif.gz ...
#Read in timing information for 409 ports, 9183 instances from timing file .timing_file_28723.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 103
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1        1       36       43        1       81
#	Metal2        0        0       22        0       22
#	Totals        1       36       65        1      103
#2254 out of 9183 instances (24.5%) need to be verified(marked ipoed), dirty area = 9.3%.
#72.6% of the total area is being checked for drcs
#72.6% of the total area was checked
#   number of violations = 105
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   Totals
#	Metal1        1       36       45        1       83
#	Metal2        0        0       22        0       22
#	Totals        1       36       67        1      105
#cpu time = 00:01:21, elapsed time = 00:01:21, memory = 1787.15 (MB), peak = 1904.88 (MB)
#start 1st optimization iteration ...
#   number of violations = 18
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        2        2
#	Metal2        3       13       16
#	Totals        3       15       18
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1784.80 (MB), peak = 1914.88 (MB)
#start 2nd optimization iteration ...
#   number of violations = 16
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	Metal1        0        1        1
#	Metal2        3       12       15
#	Totals        3       13       16
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1786.13 (MB), peak = 1914.88 (MB)
#start 3rd optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1787.29 (MB), peak = 1914.88 (MB)
#start 4th optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	         MetSpc   Totals
#	Metal1        0        0
#	Metal2        1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.17 (MB), peak = 1914.88 (MB)
#start 5th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1787.09 (MB), peak = 1914.88 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 177966 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 2695 um.
#Total wire length on LAYER Metal2 = 44831 um.
#Total wire length on LAYER Metal3 = 56768 um.
#Total wire length on LAYER Metal4 = 32936 um.
#Total wire length on LAYER Metal5 = 31073 um.
#Total wire length on LAYER Metal6 = 7873 um.
#Total wire length on LAYER Metal7 = 1158 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 433 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 63 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49709 ( 65.7%)
#Total number of single cut vias = 25982 ( 34.3%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
# Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
# Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
# Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                25982 ( 34.3%)     49709 ( 65.7%)      75691 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:32
#Elapsed time = 00:01:32
#Increased memory = -2.18 (MB)
#Total memory = 1787.10 (MB)
#Peak memory = 1914.88 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1787.39 (MB), peak = 1914.88 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 177966 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 2695 um.
#Total wire length on LAYER Metal2 = 44831 um.
#Total wire length on LAYER Metal3 = 56768 um.
#Total wire length on LAYER Metal4 = 32936 um.
#Total wire length on LAYER Metal5 = 31073 um.
#Total wire length on LAYER Metal6 = 7873 um.
#Total wire length on LAYER Metal7 = 1158 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 433 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 63 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49709 ( 65.7%)
#Total number of single cut vias = 25982 ( 34.3%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
# Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
# Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
# Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                25982 ( 34.3%)     49709 ( 65.7%)      75691 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 177966 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 2695 um.
#Total wire length on LAYER Metal2 = 44831 um.
#Total wire length on LAYER Metal3 = 56768 um.
#Total wire length on LAYER Metal4 = 32936 um.
#Total wire length on LAYER Metal5 = 31073 um.
#Total wire length on LAYER Metal6 = 7873 um.
#Total wire length on LAYER Metal7 = 1158 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 433 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 63 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49709 ( 65.7%)
#Total number of single cut vias = 25982 ( 34.3%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
# Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
# Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
# Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                25982 ( 34.3%)     49709 ( 65.7%)      75691 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1785.55 (MB), peak = 1914.88 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 24 03:55:22 2024
#
#
#Start Post Route Wire Spread.
#Done with 2435 horizontal wires in 5 hboxes and 1881 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179750 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 2720 um.
#Total wire length on LAYER Metal2 = 45080 um.
#Total wire length on LAYER Metal3 = 57398 um.
#Total wire length on LAYER Metal4 = 33440 um.
#Total wire length on LAYER Metal5 = 31428 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49709 ( 65.7%)
#Total number of single cut vias = 25982 ( 34.3%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
# Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
# Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
# Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                25982 ( 34.3%)     49709 ( 65.7%)      75691 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1784.79 (MB), peak = 1914.88 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1784.79 (MB), peak = 1914.88 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179750 um.
#Total half perimeter of net bounding box = 159907 um.
#Total wire length on LAYER Metal1 = 2720 um.
#Total wire length on LAYER Metal2 = 45080 um.
#Total wire length on LAYER Metal3 = 57398 um.
#Total wire length on LAYER Metal4 = 33440 um.
#Total wire length on LAYER Metal5 = 31428 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49709 ( 65.7%)
#Total number of single cut vias = 25982 ( 34.3%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12038 ( 34.5%)     22828 ( 65.5%)      34866
# Metal2          8023 ( 30.0%)     18677 ( 70.0%)      26700
# Metal3          3112 ( 36.9%)      5322 ( 63.1%)       8434
# Metal4          1670 ( 40.8%)      2427 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                25982 ( 34.3%)     49709 ( 65.7%)      75691 
#
#detailRoute Statistics:
#Cpu time = 00:01:47
#Elapsed time = 00:01:46
#Increased memory = -4.48 (MB)
#Total memory = 1784.80 (MB)
#Peak memory = 1914.88 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:32
#Elapsed time = 00:02:32
#Increased memory = 32.07 (MB)
#Total memory = 1725.85 (MB)
#Peak memory = 1914.88 (MB)
#Number of warnings = 2
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 24 03:55:30 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:32, elapsed time = 00:02:33, memory = 1714.05 (MB), peak = 1914.88 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1714.0M, totSessionCpu=0:11:18 **
*** optDesign #2 [begin] : totSession cpu/real = 0:11:17.9/0:41:19.1 (0.3), mem = 2334.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:17.9/0:41:19.1 (0.3), mem = 2334.0M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1693.8M, totSessionCpu=0:11:19 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2298.5M, init mem=2298.5M)
*info: Placed = 9183           (Fixed = 72)
*info: Unplaced = 0           
Placement Density:71.18%(27642/38832)
Placement Density (including fixed std cells):71.18%(27642/38832)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2298.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:11:18.9/0:41:20.1 (0.3), mem = 2296.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10362)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Jan 24 03:59:40 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1688.93 (MB), peak = 1914.88 (MB)
#Start routing data preparation on Wed Jan 24 03:59:41 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10229 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1733.75 (MB), peak = 1914.88 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1735.64 (MB), peak = 1914.88 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1735.64 (MB)
#Peak memory = 1914.88 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10120 nets were built. 171 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    71.07 (MB), total memory =  1806.77 (MB), peak memory =  1914.88 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1757.10 (MB), peak = 1914.88 (MB)
#RC Statistics: 55088 Res, 30459 Ground Cap, 9226 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3766.79 (29235), Avg L-Edge Length: 8421.00 (17152)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 65393 nodes, 55273 edges, and 18722 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1753.42 (MB), peak = 1914.88 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2360.617M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3egRyC.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2353.355M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 19.87 (MB)
#Total memory = 1753.62 (MB)
#Peak memory = 1914.88 (MB)
#
#171 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(45613591)
#Calculate SNet Signature in MT (100029873)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1702.40 (MB), peak memory =  1914.88 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1702.38 (MB), peak memory =  1914.88 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.02 (MB), total memory =  1702.39 (MB), peak memory =  1914.88 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.04 (MB), total memory =  1702.38 (MB), peak memory =  1914.88 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2335.25 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:30.6/0:41:32.0 (0.3), mem = 2335.2M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2335.25 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2335.25)
Total number of fetched objects 10208
End delay calculation. (MEM=2411.79 CPU=0:00:01.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2375.18 CPU=0:00:01.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:11:34 mem=2399.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:11:34 mem=2399.2M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2370.71)
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2371.58 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2371.58 CPU=0:00:03.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2395.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2395.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2337.7)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2382.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2382.39 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:11:40 mem=2406.4M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (2)       |   -0.006   |      1 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.183%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:11:40.0/0:41:41.4 (0.3), mem = 2421.7M
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1770.2M, totSessionCpu=0:11:40 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:40.8/0:41:42.2 (0.3), mem = 2379.7M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=73, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10289 (unrouted=240, trialRouted=0, noStatus=0, routed=10049, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 72 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cannot_merge_reason is set for at least one object
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX2/A BUFX2/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 38832.048um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.200ns
      Slew time target (trunk):   0.200ns
      Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.142ns
      Buffer max distance: 145.732um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.200ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
      hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    ----------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    ----------------------------------------------------------------------------
       0          0        69      [min=7, max=184, avg=87, sd=50, total=5986]
       0          1         3      [min=100, max=128, avg=117, sd=15, total=350]
       1          1         1      [min=164, max=164, avg=164, sd=0, total=164]
    ----------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
    wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
    hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545, avg=0.507, sd=0.042], skew [0.188 vs 0.200], 100% {0.357, 0.545} (wid=0.004 ws=0.003) (gid=0.542 gs=0.187)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 73, tested: 73, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
      cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
      wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
      hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
       ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default_emulate_constraint_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545], skew [0.188 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=14, i=0, icg=58, dcg=0, l=0, total=72
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=28.728um^2, i=0.000um^2, icg=403.560um^2, dcg=0.000um^2, l=0.000um^2, total=432.288um^2
    cell capacitance : b=0.004pF, i=0.000pF, icg=0.012pF, dcg=0.000pF, l=0.000pF, total=0.017pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.057pF, leaf=0.676pF, total=0.733pF
    wire lengths     : top=0.000um, trunk=748.490um, leaf=9678.920um, total=10427.410um
    hp wire lengths  : top=0.000um, trunk=441.610um, leaf=5957.940um, total=6399.550um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.200ns count=7 avg=0.098ns sd=0.063ns min=0.027ns max=0.182ns {4 <= 0.120ns, 2 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=66 avg=0.138ns sd=0.049ns min=0.042ns max=0.192ns {17 <= 0.120ns, 16 <= 0.160ns, 27 <= 0.180ns, 5 <= 0.190ns, 1 <= 0.200ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 6 CLKBUFX3: 2 CLKBUFX2: 4 BUFX2: 2 
     ICGs: TLATNTSCAX8: 2 TLATNTSCAX6: 4 TLATNTSCAX4: 5 TLATNTSCAX3: 30 TLATNTSCAX2: 17 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.357, max=0.545, avg=0.507, sd=0.042], skew [0.188 vs 0.200], 100% {0.357, 0.545} (wid=0.004 ws=0.003) (gid=0.542 gs=0.187)
PRO done.
Net route status summary:
  Clock:        73 (unrouted=0, trialRouted=0, noStatus=0, routed=73, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10289 (unrouted=240, trialRouted=0, noStatus=0, routed=10049, fixed=0, [crossesIlmBoundary=0, tooFewTerms=240, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.5 real=0:00:02.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:11:43.3/0:41:44.8 (0.3), mem = 2386.1M
**INFO: Start fixing DRV (Mem = 2383.10M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:43.6/0:41:45.0 (0.3), mem = 2383.1M
Info: 73 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     4|     8|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       0| 71.18%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       4| 71.19%| 0:00:00.0|  2623.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     2.08|     0.00|       0|       0|       0| 71.19%| 0:00:00.0|  2623.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         69 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2623.1M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:11:45.5/0:41:46.9 (0.3), mem = 2522.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1891.7M, totSessionCpu=0:11:45 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2521.98M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2522.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1892.8M, totSessionCpu=0:11:46 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:47 mem=2560.3M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:11:46.8/0:41:48.3 (0.3), mem = 2560.3M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2508.57)
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2488.91 CPU=0:00:02.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2488.91 CPU=0:00:03.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2512.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2512.9M)

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2480.3)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 36. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2494.72 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2494.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:11:53 mem=2518.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:11:53 mem=2518.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:11:53 mem=2534.0M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:11:54 mem=2543.5M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.428  |  0.554  |  1.014  |  0.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1937.4M, totSessionCpu=0:11:55 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:08.5/0:00:08.6 (1.0), totSession cpu/real = 0:11:55.4/0:41:56.8 (0.3), mem = 2549.7M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:55.4/0:41:56.8 (0.3), mem = 2549.7M
*info: Run optDesign holdfix with 1 thread.
Info: 73 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.2), totSession cpu/real = 0:11:55.5/0:41:56.9 (0.3), mem = 2587.9M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:38, real = 0:00:38, mem = 1931.5M, totSessionCpu=0:11:56 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2548.01M, totSessionCpu=0:11:56).
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 1937.7M, totSessionCpu=0:11:56 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:57 mem=2586.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2586.2MB
Summary Report:
Instances move: 0 (out of 9111 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2586.2MB
*** Finished refinePlace (0:11:57 mem=2586.2M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 2.720 ns

Start Layer Assignment ...
WNS(2.720ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10362.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(10360) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 2.080 ns

Start Layer Assignment ...
WNS(2.080ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10362.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.080  |  2.719  |  4.025  |  2.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1836.0M, totSessionCpu=0:11:58 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:57.6/0:41:59.0 (0.3), mem = 2447.7M

globalDetailRoute

#Start globalDetailRoute on Wed Jan 24 04:00:19 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10362)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
#Total number of routable nets = 10122.
#Total number of nets in the design = 10362.
#13 routable nets do not have any wires.
#10109 routable nets have routed wires.
#13 nets will be global routed.
#73 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Wed Jan 24 04:00:19 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10229 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 7/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(4 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1837.42 (MB), peak = 1981.81 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1878.47 (MB), peak = 1981.81 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Jan 24 04:00:22 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.11 (MB)
#Total memory = 1878.48 (MB)
#Peak memory = 1981.81 (MB)
#
#
#Start global routing on Wed Jan 24 04:00:22 2024
#
#
#Start global routing initialization on Wed Jan 24 04:00:22 2024
#
#Number of eco nets is 13
#
#Start global routing data preparation on Wed Jan 24 04:00:22 2024
#
#Start routing resource analysis on Wed Jan 24 04:00:22 2024
#
#Routing resource analysis is done on Wed Jan 24 04:00:22 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         357         827        6320    60.13%
#  Metal2         V         501         645        6320     0.90%
#  Metal3         H         610         574        6320     0.00%
#  Metal4         V         836         310        6320     0.90%
#  Metal5         H         955         229        6320     0.00%
#  Metal6         V        1052          94        6320     0.90%
#  Metal7         H        1165          19        6320     0.00%
#  Metal8         V        1095          51        6320     0.90%
#  Metal9         H        1158          26        6320     0.00%
#  Metal10        V         422          36        6320     2.37%
#  Metal11        H         377          96        6320     9.62%
#  --------------------------------------------------------------
#  Total                   8531      24.11%       69520     6.88%
#
#
#
#
#Global routing data preparation is done on Wed Jan 24 04:00:22 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.73 (MB), peak = 1981.81 (MB)
#
#
#Global routing initialization is done on Wed Jan 24 04:00:22 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1879.73 (MB), peak = 1981.81 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.01 (MB), peak = 1981.81 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1880.01 (MB), peak = 1981.81 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 240 (skipped).
#Total number of routable nets = 10122.
#Total number of nets in the design = 10362.
#
#10122 routable nets have routed wires.
#73 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              13  
#       NDR_13               0  
#-----------------------------
#        Total              13  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           69             69           10049  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           73             73           10049  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        2(0.03%)      1(0.02%)   (0.05%)
#  Metal3        0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      2(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179771 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2720 um.
#Total wire length on LAYER Metal2 = 45083 um.
#Total wire length on LAYER Metal3 = 57409 um.
#Total wire length on LAYER Metal4 = 33446 um.
#Total wire length on LAYER Metal5 = 31430 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49691 ( 65.6%)
#Total number of single cut vias = 26000 ( 34.4%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12046 ( 34.6%)     22818 ( 65.4%)      34864
# Metal2          8030 ( 30.1%)     18672 ( 69.9%)      26702
# Metal3          3114 ( 36.9%)      5320 ( 63.1%)       8434
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26000 ( 34.4%)     49691 ( 65.6%)      75691 
#
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.54 (MB)
#Total memory = 1880.01 (MB)
#Peak memory = 1981.81 (MB)
#
#Finished global routing on Wed Jan 24 04:00:22 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1878.75 (MB), peak = 1981.81 (MB)
#Start Track Assignment.
#Done with 5 horizontal wires in 3 hboxes and 5 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179771 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2720 um.
#Total wire length on LAYER Metal2 = 45082 um.
#Total wire length on LAYER Metal3 = 57409 um.
#Total wire length on LAYER Metal4 = 33446 um.
#Total wire length on LAYER Metal5 = 31430 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75691
#Total number of multi-cut vias = 49691 ( 65.6%)
#Total number of single cut vias = 26000 ( 34.4%)
#Up-Via Summary (total 75691):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12046 ( 34.6%)     22818 ( 65.4%)      34864
# Metal2          8030 ( 30.1%)     18672 ( 69.9%)      26702
# Metal3          3114 ( 36.9%)      5320 ( 63.1%)       8434
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26000 ( 34.4%)     49691 ( 65.6%)      75691 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.61 (MB), peak = 1981.81 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 57.48 (MB)
#Total memory = 1890.84 (MB)
#Peak memory = 1981.81 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.2% of the total area was rechecked for DRC, and 1.8% required routing.
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        1        1
#	Metal2        2        2
#	Totals        3        3
#4 out of 9183 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 3
#
#    By Layer and Type :
#	          Short   Totals
#	Metal1        1        1
#	Metal2        2        2
#	Totals        3        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.34 (MB), peak = 1981.81 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1898.23 (MB), peak = 1981.81 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179772 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2714 um.
#Total wire length on LAYER Metal2 = 45075 um.
#Total wire length on LAYER Metal3 = 57421 um.
#Total wire length on LAYER Metal4 = 33445 um.
#Total wire length on LAYER Metal5 = 31433 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75715
#Total number of multi-cut vias = 49677 ( 65.6%)
#Total number of single cut vias = 26038 ( 34.4%)
#Up-Via Summary (total 75715):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
# Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
# Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26038 ( 34.4%)     49677 ( 65.6%)      75715 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 7.38 (MB)
#Total memory = 1898.23 (MB)
#Peak memory = 1981.81 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1898.23 (MB), peak = 1981.81 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179772 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2714 um.
#Total wire length on LAYER Metal2 = 45075 um.
#Total wire length on LAYER Metal3 = 57421 um.
#Total wire length on LAYER Metal4 = 33445 um.
#Total wire length on LAYER Metal5 = 31433 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75715
#Total number of multi-cut vias = 49677 ( 65.6%)
#Total number of single cut vias = 26038 ( 34.4%)
#Up-Via Summary (total 75715):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
# Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
# Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26038 ( 34.4%)     49677 ( 65.6%)      75715 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179772 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2714 um.
#Total wire length on LAYER Metal2 = 45075 um.
#Total wire length on LAYER Metal3 = 57421 um.
#Total wire length on LAYER Metal4 = 33445 um.
#Total wire length on LAYER Metal5 = 31433 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75715
#Total number of multi-cut vias = 49677 ( 65.6%)
#Total number of single cut vias = 26038 ( 34.4%)
#Up-Via Summary (total 75715):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
# Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
# Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26038 ( 34.4%)     49677 ( 65.6%)      75715 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Jan 24 04:00:28 2024
#
#
#Start Post Route Wire Spread.
#Done with 100 horizontal wires in 5 hboxes and 248 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179798 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2716 um.
#Total wire length on LAYER Metal2 = 45079 um.
#Total wire length on LAYER Metal3 = 57430 um.
#Total wire length on LAYER Metal4 = 33451 um.
#Total wire length on LAYER Metal5 = 31436 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75715
#Total number of multi-cut vias = 49677 ( 65.6%)
#Total number of single cut vias = 26038 ( 34.4%)
#Up-Via Summary (total 75715):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
# Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
# Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26038 ( 34.4%)     49677 ( 65.6%)      75715 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1899.79 (MB), peak = 1981.81 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 179798 um.
#Total half perimeter of net bounding box = 159920 um.
#Total wire length on LAYER Metal1 = 2716 um.
#Total wire length on LAYER Metal2 = 45079 um.
#Total wire length on LAYER Metal3 = 57430 um.
#Total wire length on LAYER Metal4 = 33451 um.
#Total wire length on LAYER Metal5 = 31436 um.
#Total wire length on LAYER Metal6 = 7886 um.
#Total wire length on LAYER Metal7 = 1163 um.
#Total wire length on LAYER Metal8 = 109 um.
#Total wire length on LAYER Metal9 = 435 um.
#Total wire length on LAYER Metal10 = 28 um.
#Total wire length on LAYER Metal11 = 64 um.
#Total number of vias = 75715
#Total number of multi-cut vias = 49677 ( 65.6%)
#Total number of single cut vias = 26038 ( 34.4%)
#Up-Via Summary (total 75715):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         12060 ( 34.6%)     22804 ( 65.4%)      34864
# Metal2          8048 ( 30.1%)     18672 ( 69.9%)      26720
# Metal3          3120 ( 37.0%)      5320 ( 63.0%)       8440
# Metal4          1671 ( 40.8%)      2426 ( 59.2%)       4097
# Metal5          1129 ( 78.7%)       305 ( 21.3%)       1434
# Metal6             6 (  6.9%)        81 ( 93.1%)         87
# Metal7             1 (  3.6%)        27 ( 96.4%)         28
# Metal8             3 (  9.7%)        28 ( 90.3%)         31
# Metal9             0 (  0.0%)         7 (100.0%)          7
# Metal10            0 (  0.0%)         7 (100.0%)          7
#-----------------------------------------------------------
#                26038 ( 34.4%)     49677 ( 65.6%)      75715 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 8.95 (MB)
#Total memory = 1899.79 (MB)
#Peak memory = 1981.81 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -22.36 (MB)
#Total memory = 1813.63 (MB)
#Peak memory = 1981.81 (MB)
#Number of warnings = 0
#Total number of warnings = 6
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Jan 24 04:00:30 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:11.4/0:00:11.4 (1.0), totSession cpu/real = 0:12:09.0/0:42:10.4 (0.3), mem = 2402.9M
**optDesign ... cpu = 0:00:51, real = 0:00:51, mem = 1807.6M, totSessionCpu=0:12:09 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10362)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Wed Jan 24 04:00:31 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.63 (MB), peak = 1981.81 (MB)
#Start routing data preparation on Wed Jan 24 04:00:31 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10229 nets.
#Voltage range [0.000 - 0.000] has 132 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1853.52 (MB), peak = 1981.81 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1857.71 (MB), peak = 1981.81 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1857.71 (MB)
#Peak memory = 1981.81 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 10120 nets were built. 170 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    83.03 (MB), total memory =  1940.87 (MB), peak memory =  1981.81 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.38 (MB), peak = 1981.81 (MB)
#RC Statistics: 55097 Res, 30468 Ground Cap, 9228 XCap (Edge to Edge)
#RC V/H edge ratio: 0.43, Avg V/H Edge Length: 3761.25 (29236), Avg L-Edge Length: 8437.62 (17174)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 65402 nodes, 55282 edges, and 18728 xcaps
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1905.85 (MB), peak = 1981.81 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2478.609M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_28723_cn89.it.auth.gr_paschalk_zsNmnG/nr28723_3tRQOo.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 2486.613M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 52.51 (MB)
#Total memory = 1906.03 (MB)
#Peak memory = 1981.81 (MB)
#
#170 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(34559624)
#Calculate SNet Signature in MT (44046908)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1848.22 (MB), peak memory =  1981.81 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1848.23 (MB), peak memory =  1981.81 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -1.04 (MB), total memory =  1848.22 (MB), peak memory =  1981.81 (MB)
**optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1848.2M, totSessionCpu=0:12:20 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2439.62)
Reading RCDB with compressed RC data.
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2450.11 CPU=0:00:03.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2450.11 CPU=0:00:03.3 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2474.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 2474.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2390.23)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 34. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  0.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2436.93 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2436.93 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:12:26 mem=2460.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2433.51M, totSessionCpu=0:12:27).
**optDesign ... cpu = 0:01:09, real = 0:01:09, mem = 1852.2M, totSessionCpu=0:12:27 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:10, real = 0:01:10, mem = 1850.2M, totSessionCpu=0:12:28 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2420.32)
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  99.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2435.75 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2435.75 CPU=0:00:03.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2459.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2459.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2386.86)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 34. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10208. 
Total number of fetched objects 10208
AAE_INFO-618: Total number of nets in the design is 10362,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=2433.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2433.57 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:12:34 mem=2457.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  2.062  |  2.720  |  4.026  |  2.062  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.428  |  0.554  |  1.014  |  0.428  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  2359   |  2032   |   58    |   724   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.187%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:19, real = 0:01:21, mem = 1889.4M, totSessionCpu=0:12:37 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:01:18.9/0:01:20.9 (1.0), totSession cpu/real = 0:12:36.8/0:42:39.9 (0.3), mem = 2453.2M
<CMD> report_power > report_power_step15.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.50MB/3983.12MB/1948.50MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT)
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 10%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 20%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 30%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 40%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 50%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 60%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 70%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 80%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 90%

Finished Levelizing
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT)

Starting Activity Propagation
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT)
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 10%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 20%

Finished Activity Propagation
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.67MB/3983.12MB/1948.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT)
 ... Calculating switching power
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 10%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 20%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 30%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 40%
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-24 04:01:29 (2024-Jan-24 02:01:29 GMT): 60%
2024-Jan-24 04:01:30 (2024-Jan-24 02:01:30 GMT): 70%
2024-Jan-24 04:01:30 (2024-Jan-24 02:01:30 GMT): 80%
2024-Jan-24 04:01:30 (2024-Jan-24 02:01:30 GMT): 90%

Finished Calculating power
2024-Jan-24 04:01:30 (2024-Jan-24 02:01:30 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1899.71MB/3983.12MB/1948.50MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-24 04:01:30 (2024-Jan-24 02:01:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.44189560 	   64.8151%
Total Switching Power:       0.23924718 	   35.0916%
Total Leakage Power:         0.00063550 	    0.0932%
Total Power:                 0.68177828
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.2192     0.03831   0.0002465      0.2578       37.81
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.1993      0.1727   0.0003788      0.3724       54.62
Clock (Combinational)           0.003975     0.01624   1.189e-06     0.02021       2.965
Clock (Sequential)               0.01941     0.01198   9.048e-06     0.03139       4.605
-----------------------------------------------------------------------------------------
Total                             0.4419      0.2392   0.0006355      0.6818         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.4419      0.2392   0.0006355      0.6818         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.02338     0.02821   1.024e-05      0.0516       7.569
-----------------------------------------------------------------------------------------
Total                            0.02338     0.02821   1.024e-05      0.0516       7.569
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk2.pcpi_div_RC_CG_HIER_INST55/RC_CGIC_INST (TLATNTSCAX8):         0.003193
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (DFFHQX8):        3.498e-07
*                Total Cap:      2.2019e-11 F
*                Total instances in design:  9183
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1901.36MB/3983.12MB/1948.50MB)

<CMD> report_area > report_area_step15.txt
<CMD> report_timing > report_timing_step15.txt
