

================================================================
== Vitis HLS Report for 'run_single_head'
================================================================
* Date:           Thu Nov 27 14:52:30 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        drive_group_head_phase
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.187 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        4|  30.000 ns|  40.000 ns|    3|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ctx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %ctx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 6 'read' 'ctx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lshr_ln47_1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %ctx_read, i32 4, i32 5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 7 'partselect' 'lshr_ln47_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i2 %lshr_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 8 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%head_ctx_ref_addr = getelementptr i66 %head_ctx_ref, i64 0, i64 %zext_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 9 'getelementptr' 'head_ctx_ref_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.67ns)   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 10 'load' 'head_ctx_ref_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i6 %ctx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 11 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.18>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %head_ctx_ref, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %start_r" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 13 'read' 'start_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer_idx_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41]   --->   Operation 14 'read' 'layer_idx_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] ( I:0.67ns O:0.67ns )   --->   "%head_ctx_ref_load = load i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 15 'load' 'head_ctx_ref_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln47, i3 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i7 %shl_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 17 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.53ns)   --->   "%lshr_ln47 = lshr i66 %head_ctx_ref_load, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 18 'lshr' 'lshr_ln47' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i66.i32.i32, i66 %lshr_ln47, i32 51, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln47_1 = trunc i66 %lshr_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 20 'trunc' 'trunc_ln47_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i15.i9.i42, i15 %tmp_1, i9 0, i42 %trunc_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47]   --->   Operation 21 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i66 %lshr_ln47" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 22 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.01ns)   --->   "%icmp_ln50 = icmp_ne  i32 %trunc_ln50, i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 23 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i32 %layer_idx_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:6->/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:51]   --->   Operation 24 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.42ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i66 %zext_ln6, i66 %and_ln" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 25 'select' 'select_ln50' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.53ns)   --->   "%shl_ln50 = shl i66 %select_ln50, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 26 'shl' 'shl_ln50' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln50 = store i66 %shl_ln50, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50]   --->   Operation 27 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln50, i32 41" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.47ns)   --->   "%br_ln55 = br i1 %tmp, void %if.end16, void %if.then1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:55]   --->   Operation 29 'br' 'br_ln55' <Predicate = true> <Delay = 0.47>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln50, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 30 'bitselect' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %select_ln50, i32 60, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 31 'partselect' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i66 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 32 'trunc' 'trunc_ln56' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i6.i1.i59, i6 %tmp_3, i1 1, i59 %trunc_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 33 'bitconcatenate' 'or_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.42ns)   --->   "%select_ln56 = select i1 %tmp_2, i66 %or_ln, i66 %select_ln50" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56]   --->   Operation 34 'select' 'select_ln56' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln56, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 35 'bitselect' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i5 @_ssdm_op_PartSelect.i5.i66.i32.i32, i66 %select_ln56, i32 61, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 36 'partselect' 'tmp_5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i66 %select_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 37 'trunc' 'trunc_ln57' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i5.i1.i60, i5 %tmp_5, i1 1, i60 %trunc_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 38 'bitconcatenate' 'or_ln1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%select_ln57 = select i1 %tmp_4, i66 %or_ln1, i66 %select_ln56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57]   --->   Operation 39 'select' 'select_ln57' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln57, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 40 'bitselect' 'tmp_6' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %select_ln57, i32 62, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 41 'partselect' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i66 %select_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 42 'trunc' 'trunc_ln58' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i4.i1.i61, i4 %tmp_7, i1 1, i61 %trunc_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 43 'bitconcatenate' 'or_ln2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%select_ln58 = select i1 %tmp_6, i66 %or_ln2, i66 %select_ln57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58]   --->   Operation 44 'select' 'select_ln58' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln58, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 45 'bitselect' 'tmp_8' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i66.i32.i32, i66 %select_ln58, i32 63, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 46 'partselect' 'tmp_9' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i66 %select_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 47 'trunc' 'trunc_ln59' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i3.i1.i62, i3 %tmp_9, i1 1, i62 %trunc_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 48 'bitconcatenate' 'or_ln3' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.42ns)   --->   "%select_ln59 = select i1 %tmp_8, i66 %or_ln3, i66 %select_ln58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59]   --->   Operation 49 'select' 'select_ln59' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln59, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 50 'bitselect' 'tmp_10' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i66.i32.i32, i66 %select_ln59, i32 64, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i66 %select_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 52 'trunc' 'trunc_ln60' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i2.i1.i63, i2 %tmp_s, i1 1, i63 %trunc_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 53 'bitconcatenate' 'or_ln4' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.42ns)   --->   "%select_ln60 = select i1 %tmp_10, i66 %or_ln4, i66 %select_ln59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60]   --->   Operation 54 'select' 'select_ln60' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln60, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 55 'bitselect' 'tmp_11' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln60, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 56 'bitselect' 'tmp_12' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i66 %select_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 57 'trunc' 'trunc_ln61' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i64, i1 %tmp_12, i1 1, i64 %trunc_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 58 'bitconcatenate' 'or_ln5' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%select_ln61 = select i1 %tmp_11, i66 %or_ln5, i66 %select_ln60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61]   --->   Operation 59 'select' 'select_ln61' <Predicate = (tmp)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62 = or i1 %tmp_2, i1 %tmp_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 60 'or' 'or_ln62' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_1 = or i1 %or_ln62, i1 %tmp_4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 61 'or' 'or_ln62_1' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_2 = or i1 %tmp_10, i1 %tmp_11" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 62 'or' 'or_ln62_2' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln62_5)   --->   "%or_ln62_3 = or i1 %or_ln62_2, i1 %tmp_8" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 63 'or' 'or_ln62_3' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln62_5 = or i1 %or_ln62_3, i1 %or_ln62_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 64 'or' 'or_ln62_5' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %or_ln62_5, void %if.then1._crit_edge, void" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 65 'br' 'br_ln62' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 66 [1/1] (1.53ns)   --->   "%shl_ln62 = shl i66 %select_ln61, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 66 'shl' 'shl_ln62' <Predicate = (or_ln62_5)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i66 %shl_ln62, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 67 'store' 'store_ln62' <Predicate = (or_ln62_5)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln62 = br void %if.then1._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 68 'br' 'br_ln62' <Predicate = (or_ln62_5)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %select_ln61, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 69 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.47ns)   --->   "%br_ln62 = br i1 %tmp_13, void %if.end16, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 70 'br' 'br_ln62' <Predicate = true> <Delay = 0.47>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i66 %select_ln61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 71 'trunc' 'trunc_ln62' <Predicate = (tmp & tmp_13)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln62_4 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i65, i1 1, i65 %trunc_ln62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 72 'bitconcatenate' 'or_ln62_4' <Predicate = (tmp & tmp_13)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.53ns)   --->   "%shl_ln62_1 = shl i66 %or_ln62_4, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 73 'shl' 'shl_ln62_1' <Predicate = (tmp & tmp_13)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i66 %shl_ln62_1, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 74 'store' 'store_ln62' <Predicate = (tmp & tmp_13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_4 : Operation 75 [1/1] (0.47ns)   --->   "%br_ln62 = br void %if.end16" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 75 'br' 'br_ln62' <Predicate = (tmp & tmp_13)> <Delay = 0.47>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%empty = phi i66 %or_ln62_4, void %if.then14, i66 %select_ln50, void %entry, i66 %select_ln61, void %if.then1._crit_edge" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62]   --->   Operation 76 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %empty, i32 32, i32 39" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 77 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.76ns)   --->   "%switch_ln66 = switch i8 %trunc_ln9, void %sw.epilog, i8 0, void %sw.bb, i8 1, void %sw.bb36, i8 2, void %sw.bb52, i8 3, void %sw.bb70, i8 4, void %sw.bb72, i8 5, void %sw.bb74, i8 6, void %sw.bb92, i8 7, void %sw.bb94, i8 8, void %sw.bb96, i8 9, void %sw.bb98, i8 10, void %sw.bb116, i8 11, void %sw.bb134, i8 12, void %sw.bb152, i8 13, void %sw.bb170" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 78 'switch' 'switch_ln66' <Predicate = true> <Delay = 0.76>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 79 'bitselect' 'tmp_25' <Predicate = (trunc_ln9 == 12)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp_25, void %if.else160, void %land.lhs.true154" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 80 'br' 'br_ln175' <Predicate = (trunc_ln9 == 12)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 81 'bitselect' 'tmp_62' <Predicate = (trunc_ln9 == 12 & tmp_25)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %tmp_62, void %if.then156, void %if.else160" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:175]   --->   Operation 82 'br' 'br_ln175' <Predicate = (trunc_ln9 == 12 & tmp_25)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 83 'bitselect' 'tmp_66' <Predicate = (trunc_ln9 == 12 & tmp_62) | (trunc_ln9 == 12 & !tmp_25)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.48ns)   --->   "%br_ln179 = br i1 %tmp_66, void %sw.epilog, void %land.lhs.true162" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 84 'br' 'br_ln179' <Predicate = (trunc_ln9 == 12 & tmp_62) | (trunc_ln9 == 12 & !tmp_25)> <Delay = 0.48>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 85 'bitselect' 'tmp_81' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66) | (trunc_ln9 == 12 & !tmp_25 & tmp_66)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.48ns)   --->   "%br_ln179 = br i1 %tmp_81, void %sw.epilog, void %if.then164" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 86 'br' 'br_ln179' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66) | (trunc_ln9 == 12 & !tmp_25 & tmp_66)> <Delay = 0.48>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:164]   --->   Operation 87 'bitselect' 'tmp_24' <Predicate = (trunc_ln9 == 11)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %tmp_24, void %if.else142, void %land.lhs.true136" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:164]   --->   Operation 88 'br' 'br_ln164' <Predicate = (trunc_ln9 == 11)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:164]   --->   Operation 89 'bitselect' 'tmp_54' <Predicate = (trunc_ln9 == 11 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln164 = br i1 %tmp_54, void %if.then138, void %if.else142" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:164]   --->   Operation 90 'br' 'br_ln164' <Predicate = (trunc_ln9 == 11 & tmp_24)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 91 'bitselect' 'tmp_58' <Predicate = (trunc_ln9 == 11 & tmp_54) | (trunc_ln9 == 11 & !tmp_24)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.48ns)   --->   "%br_ln168 = br i1 %tmp_58, void %sw.epilog, void %land.lhs.true144" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 92 'br' 'br_ln168' <Predicate = (trunc_ln9 == 11 & tmp_54) | (trunc_ln9 == 11 & !tmp_24)> <Delay = 0.48>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 93 'bitselect' 'tmp_80' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58) | (trunc_ln9 == 11 & !tmp_24 & tmp_58)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.48ns)   --->   "%br_ln168 = br i1 %tmp_80, void %sw.epilog, void %if.then146" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 94 'br' 'br_ln168' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58) | (trunc_ln9 == 11 & !tmp_24 & tmp_58)> <Delay = 0.48>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 95 'bitselect' 'tmp_23' <Predicate = (trunc_ln9 == 10)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp_23, void %if.else124, void %land.lhs.true118" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 96 'br' 'br_ln153' <Predicate = (trunc_ln9 == 10)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 97 'bitselect' 'tmp_47' <Predicate = (trunc_ln9 == 10 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp_47, void %if.then120, void %if.else124" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:153]   --->   Operation 98 'br' 'br_ln153' <Predicate = (trunc_ln9 == 10 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:157]   --->   Operation 99 'bitselect' 'tmp_50' <Predicate = (trunc_ln9 == 10 & tmp_47) | (trunc_ln9 == 10 & !tmp_23)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.48ns)   --->   "%br_ln157 = br i1 %tmp_50, void %sw.epilog, void %land.lhs.true126" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:157]   --->   Operation 100 'br' 'br_ln157' <Predicate = (trunc_ln9 == 10 & tmp_47) | (trunc_ln9 == 10 & !tmp_23)> <Delay = 0.48>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:157]   --->   Operation 101 'bitselect' 'tmp_79' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50) | (trunc_ln9 == 10 & !tmp_23 & tmp_50)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.48ns)   --->   "%br_ln157 = br i1 %tmp_79, void %sw.epilog, void %if.then128" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:157]   --->   Operation 102 'br' 'br_ln157' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50) | (trunc_ln9 == 10 & !tmp_23 & tmp_50)> <Delay = 0.48>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 103 'bitselect' 'tmp_22' <Predicate = (trunc_ln9 == 9)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_22, void %if.else106, void %land.lhs.true100" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 104 'br' 'br_ln142' <Predicate = (trunc_ln9 == 9)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 105 'bitselect' 'tmp_41' <Predicate = (trunc_ln9 == 9 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %tmp_41, void %if.then102, void %if.else106" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:142]   --->   Operation 106 'br' 'br_ln142' <Predicate = (trunc_ln9 == 9 & tmp_22)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:146]   --->   Operation 107 'bitselect' 'tmp_44' <Predicate = (trunc_ln9 == 9 & tmp_41) | (trunc_ln9 == 9 & !tmp_22)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.48ns)   --->   "%br_ln146 = br i1 %tmp_44, void %sw.epilog, void %land.lhs.true108" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:146]   --->   Operation 108 'br' 'br_ln146' <Predicate = (trunc_ln9 == 9 & tmp_41) | (trunc_ln9 == 9 & !tmp_22)> <Delay = 0.48>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:146]   --->   Operation 109 'bitselect' 'tmp_78' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44) | (trunc_ln9 == 9 & !tmp_22 & tmp_44)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.48ns)   --->   "%br_ln146 = br i1 %tmp_78, void %sw.epilog, void %if.then110" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:146]   --->   Operation 110 'br' 'br_ln146' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44) | (trunc_ln9 == 9 & !tmp_22 & tmp_44)> <Delay = 0.48>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121]   --->   Operation 111 'bitselect' 'tmp_18' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp_18, void %if.else82, void %land.lhs.true76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121]   --->   Operation 112 'br' 'br_ln121' <Predicate = (trunc_ln9 == 5)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121]   --->   Operation 113 'bitselect' 'tmp_35' <Predicate = (trunc_ln9 == 5 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %tmp_35, void %if.then78, void %if.else82" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:121]   --->   Operation 114 'br' 'br_ln121' <Predicate = (trunc_ln9 == 5 & tmp_18)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 115 'bitselect' 'tmp_38' <Predicate = (trunc_ln9 == 5 & tmp_35) | (trunc_ln9 == 5 & !tmp_18)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.48ns)   --->   "%br_ln126 = br i1 %tmp_38, void %sw.epilog, void %land.lhs.true84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 116 'br' 'br_ln126' <Predicate = (trunc_ln9 == 5 & tmp_35) | (trunc_ln9 == 5 & !tmp_18)> <Delay = 0.48>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 117 'bitselect' 'tmp_77' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38) | (trunc_ln9 == 5 & !tmp_18 & tmp_38)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.48ns)   --->   "%br_ln126 = br i1 %tmp_77, void %sw.epilog, void %if.then86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:126]   --->   Operation 118 'br' 'br_ln126' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38) | (trunc_ln9 == 5 & !tmp_18 & tmp_38)> <Delay = 0.48>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 119 'bitselect' 'tmp_15' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_15, void %if.else60, void %land.lhs.true54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 120 'br' 'br_ln103' <Predicate = (trunc_ln9 == 2)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 121 'bitselect' 'tmp_31' <Predicate = (trunc_ln9 == 2 & tmp_15)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %tmp_31, void %if.then56, void %if.else60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:103]   --->   Operation 122 'br' 'br_ln103' <Predicate = (trunc_ln9 == 2 & tmp_15)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 123 'bitselect' 'tmp_32' <Predicate = (trunc_ln9 == 2 & tmp_31) | (trunc_ln9 == 2 & !tmp_15)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.48ns)   --->   "%br_ln108 = br i1 %tmp_32, void %sw.epilog, void %land.lhs.true62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 124 'br' 'br_ln108' <Predicate = (trunc_ln9 == 2 & tmp_31) | (trunc_ln9 == 2 & !tmp_15)> <Delay = 0.48>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 125 'bitselect' 'tmp_74' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32) | (trunc_ln9 == 2 & !tmp_15 & tmp_32)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.48ns)   --->   "%br_ln108 = br i1 %tmp_74, void %sw.epilog, void %if.then64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:108]   --->   Operation 126 'br' 'br_ln108' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32) | (trunc_ln9 == 2 & !tmp_15 & tmp_32)> <Delay = 0.48>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 40" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 127 'bitselect' 'tmp_14' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp_14, void %if.else, void %land.lhs.true" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 128 'br' 'br_ln91' <Predicate = (trunc_ln9 == 1)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 129 'bitselect' 'tmp_28' <Predicate = (trunc_ln9 == 1 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %tmp_28, void %if.then39, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:91]   --->   Operation 130 'br' 'br_ln91' <Predicate = (trunc_ln9 == 1 & tmp_14)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 131 'bitselect' 'tmp_29' <Predicate = (trunc_ln9 == 1 & tmp_28) | (trunc_ln9 == 1 & !tmp_14)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.48ns)   --->   "%br_ln96 = br i1 %tmp_29, void %sw.epilog, void %land.lhs.true44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 132 'br' 'br_ln96' <Predicate = (trunc_ln9 == 1 & tmp_28) | (trunc_ln9 == 1 & !tmp_14)> <Delay = 0.48>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 133 'bitselect' 'tmp_71' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29) | (trunc_ln9 == 1 & !tmp_14 & tmp_29)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.48ns)   --->   "%br_ln96 = br i1 %tmp_71, void %sw.epilog, void %if.then46" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:96]   --->   Operation 134 'br' 'br_ln96' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29) | (trunc_ln9 == 1 & !tmp_14 & tmp_29)> <Delay = 0.48>
ST_4 : Operation 135 [1/1] (0.48ns)   --->   "%br_ln68 = br i1 %start_read, void %sw.epilog, void %if.then17" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:68]   --->   Operation 135 'br' 'br_ln68' <Predicate = (trunc_ln9 == 0)> <Delay = 0.48>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 136 'partselect' 'tmp_26' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 137 'trunc' 'trunc_ln186' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln11 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_26, i8 14, i32 %trunc_ln186" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 138 'bitconcatenate' 'or_ln11' <Predicate = (trunc_ln9 == 13)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.53ns)   --->   "%shl_ln186 = shl i66 %or_ln11, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 139 'shl' 'shl_ln186' <Predicate = (trunc_ln9 == 13)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln186 = store i66 %shl_ln186, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:186]   --->   Operation 140 'store' 'store_ln186' <Predicate = (trunc_ln9 == 13)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 141 [1/1] (0.48ns)   --->   "%br_ln187 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:187]   --->   Operation 141 'br' 'br_ln187' <Predicate = (trunc_ln9 == 13)> <Delay = 0.48>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i7 @_ssdm_op_PartSelect.i7.i66.i32.i32, i66 %empty, i32 59, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:176]   --->   Operation 142 'partselect' 'tmp_48' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i7 @_ssdm_op_PartSelect.i7.i66.i32.i32, i66 %empty, i32 51, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:176]   --->   Operation 143 'partselect' 'tmp_49' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:176]   --->   Operation 144 'trunc' 'trunc_ln176' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln19 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i7.i1.i7.i9.i42, i7 %tmp_48, i1 1, i7 %tmp_49, i9 15, i42 %trunc_ln176" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 145 'bitconcatenate' 'or_ln19' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.53ns)   --->   "%shl_ln178 = shl i66 %or_ln19, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 146 'shl' 'shl_ln178' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln178 = store i66 %shl_ln178, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:178]   --->   Operation 147 'store' 'store_ln178' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 148 [1/1] (0.48ns)   --->   "%br_ln179 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:179]   --->   Operation 148 'br' 'br_ln179' <Predicate = (trunc_ln9 == 12 & tmp_25 & !tmp_62)> <Delay = 0.48>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 59, i32 64" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:180]   --->   Operation 149 'partselect' 'tmp_75' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i18 @_ssdm_op_PartSelect.i18.i66.i32.i32, i66 %empty, i32 40, i32 57" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:180]   --->   Operation 150 'partselect' 'tmp_76' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln180 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:180]   --->   Operation 151 'trunc' 'trunc_ln180' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln26 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i6.i1.i18.i8.i32, i6 %tmp_75, i1 0, i18 %tmp_76, i8 13, i32 %trunc_ln180" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:180]   --->   Operation 152 'bitconcatenate' 'or_ln26' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i65 %or_ln26" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182]   --->   Operation 153 'zext' 'zext_ln182' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.53ns)   --->   "%shl_ln182 = shl i66 %zext_ln182, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182]   --->   Operation 154 'shl' 'shl_ln182' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln182 = store i66 %shl_ln182, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182]   --->   Operation 155 'store' 'store_ln182' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 156 [1/1] (0.48ns)   --->   "%br_ln183 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:183]   --->   Operation 156 'br' 'br_ln183' <Predicate = (trunc_ln9 == 12 & tmp_62 & tmp_66 & tmp_81) | (trunc_ln9 == 12 & !tmp_25 & tmp_66 & tmp_81)> <Delay = 0.48>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i66.i32.i32, i66 %empty, i32 58, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 157 'partselect' 'tmp_45' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 51, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 158 'partselect' 'tmp_46' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln165 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:165]   --->   Operation 159 'trunc' 'trunc_ln165' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln18 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i8.i1.i6.i9.i42, i8 %tmp_45, i1 1, i6 %tmp_46, i9 13, i42 %trunc_ln165" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:167]   --->   Operation 160 'bitconcatenate' 'or_ln18' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.53ns)   --->   "%shl_ln167 = shl i66 %or_ln18, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:167]   --->   Operation 161 'shl' 'shl_ln167' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln167 = store i66 %shl_ln167, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:167]   --->   Operation 162 'store' 'store_ln167' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 163 [1/1] (0.48ns)   --->   "%br_ln168 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:168]   --->   Operation 163 'br' 'br_ln168' <Predicate = (trunc_ln9 == 11 & tmp_24 & !tmp_54)> <Delay = 0.48>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 164 'bitselect' 'tmp_82' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 58, i32 63" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 165 'partselect' 'tmp_72' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i17 @_ssdm_op_PartSelect.i17.i66.i32.i32, i66 %empty, i32 40, i32 56" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 166 'partselect' 'tmp_73' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln169 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 167 'trunc' 'trunc_ln169' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln25 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i1.i1.i6.i1.i17.i8.i32, i1 %tmp_82, i1 0, i6 %tmp_72, i1 0, i17 %tmp_73, i8 12, i32 %trunc_ln169" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:169]   --->   Operation 168 'bitconcatenate' 'or_ln25' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.53ns)   --->   "%shl_ln171 = shl i66 %or_ln25, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:171]   --->   Operation 169 'shl' 'shl_ln171' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln171 = store i66 %shl_ln171, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:171]   --->   Operation 170 'store' 'store_ln171' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 171 [1/1] (0.48ns)   --->   "%br_ln172 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:172]   --->   Operation 171 'br' 'br_ln172' <Predicate = (trunc_ln9 == 11 & tmp_54 & tmp_58 & tmp_80) | (trunc_ln9 == 11 & !tmp_24 & tmp_58 & tmp_80)> <Delay = 0.48>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i9 @_ssdm_op_PartSelect.i9.i66.i32.i32, i66 %empty, i32 57, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:154]   --->   Operation 172 'partselect' 'tmp_42' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i5 @_ssdm_op_PartSelect.i5.i66.i32.i32, i66 %empty, i32 51, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:154]   --->   Operation 173 'partselect' 'tmp_43' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:154]   --->   Operation 174 'trunc' 'trunc_ln154' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln17 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i9.i1.i5.i9.i42, i9 %tmp_42, i1 1, i5 %tmp_43, i9 11, i42 %trunc_ln154" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:156]   --->   Operation 175 'bitconcatenate' 'or_ln17' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.53ns)   --->   "%shl_ln156 = shl i66 %or_ln17, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:156]   --->   Operation 176 'shl' 'shl_ln156' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln156 = store i66 %shl_ln156, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:156]   --->   Operation 177 'store' 'store_ln156' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 178 [1/1] (0.48ns)   --->   "%br_ln157 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:157]   --->   Operation 178 'br' 'br_ln157' <Predicate = (trunc_ln9 == 10 & tmp_23 & !tmp_47)> <Delay = 0.48>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i2 @_ssdm_op_PartSelect.i2.i66.i32.i32, i66 %empty, i32 64, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 179 'partselect' 'tmp_67' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 57, i32 62" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 180 'partselect' 'tmp_68' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i66.i32.i32, i66 %empty, i32 40, i32 55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 181 'partselect' 'tmp_69' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln158 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 182 'trunc' 'trunc_ln158' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln24 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i2.i1.i6.i1.i16.i8.i32, i2 %tmp_67, i1 0, i6 %tmp_68, i1 0, i16 %tmp_69, i8 11, i32 %trunc_ln158" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:158]   --->   Operation 183 'bitconcatenate' 'or_ln24' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (1.53ns)   --->   "%shl_ln160 = shl i66 %or_ln24, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 184 'shl' 'shl_ln160' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln160 = store i66 %shl_ln160, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:160]   --->   Operation 185 'store' 'store_ln160' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 186 [1/1] (0.48ns)   --->   "%br_ln161 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:161]   --->   Operation 186 'br' 'br_ln161' <Predicate = (trunc_ln9 == 10 & tmp_47 & tmp_50 & tmp_79) | (trunc_ln9 == 10 & !tmp_23 & tmp_50 & tmp_79)> <Delay = 0.48>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i10 @_ssdm_op_PartSelect.i10.i66.i32.i32, i66 %empty, i32 56, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 187 'partselect' 'tmp_39' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %empty, i32 51, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 188 'partselect' 'tmp_40' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:143]   --->   Operation 189 'trunc' 'trunc_ln143' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln16 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i10.i1.i4.i9.i42, i10 %tmp_39, i1 1, i4 %tmp_40, i9 9, i42 %trunc_ln143" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 190 'bitconcatenate' 'or_ln16' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.00>
ST_5 : Operation 191 [1/1] (1.53ns)   --->   "%shl_ln145 = shl i66 %or_ln16, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 191 'shl' 'shl_ln145' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln145 = store i66 %shl_ln145, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:145]   --->   Operation 192 'store' 'store_ln145' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 193 [1/1] (0.48ns)   --->   "%br_ln146 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:146]   --->   Operation 193 'br' 'br_ln146' <Predicate = (trunc_ln9 == 9 & tmp_22 & !tmp_41)> <Delay = 0.48>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i3 @_ssdm_op_PartSelect.i3.i66.i32.i32, i66 %empty, i32 63, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:147]   --->   Operation 194 'partselect' 'tmp_63' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 56, i32 61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:147]   --->   Operation 195 'partselect' 'tmp_64' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i15 @_ssdm_op_PartSelect.i15.i66.i32.i32, i66 %empty, i32 40, i32 54" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:147]   --->   Operation 196 'partselect' 'tmp_65' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:147]   --->   Operation 197 'trunc' 'trunc_ln147' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%or_ln23 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i3.i1.i6.i1.i15.i8.i32, i3 %tmp_63, i1 0, i6 %tmp_64, i1 0, i15 %tmp_65, i8 10, i32 %trunc_ln147" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:147]   --->   Operation 198 'bitconcatenate' 'or_ln23' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (1.53ns)   --->   "%shl_ln149 = shl i66 %or_ln23, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 199 'shl' 'shl_ln149' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln149 = store i66 %shl_ln149, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:149]   --->   Operation 200 'store' 'store_ln149' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 201 [1/1] (0.48ns)   --->   "%br_ln150 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:150]   --->   Operation 201 'br' 'br_ln150' <Predicate = (trunc_ln9 == 9 & tmp_41 & tmp_44 & tmp_78) | (trunc_ln9 == 9 & !tmp_22 & tmp_44 & tmp_78)> <Delay = 0.48>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 202 'partselect' 'tmp_21' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 203 'trunc' 'trunc_ln139' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_21, i8 9, i32 %trunc_ln139" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 204 'bitconcatenate' 'or_ln10' <Predicate = (trunc_ln9 == 8)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (1.53ns)   --->   "%shl_ln139 = shl i66 %or_ln10, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 205 'shl' 'shl_ln139' <Predicate = (trunc_ln9 == 8)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln139 = store i66 %shl_ln139, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:139]   --->   Operation 206 'store' 'store_ln139' <Predicate = (trunc_ln9 == 8)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 207 [1/1] (0.48ns)   --->   "%br_ln140 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:140]   --->   Operation 207 'br' 'br_ln140' <Predicate = (trunc_ln9 == 8)> <Delay = 0.48>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 208 'partselect' 'tmp_20' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 209 'trunc' 'trunc_ln136' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_20, i8 8, i32 %trunc_ln136" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 210 'bitconcatenate' 'or_ln9' <Predicate = (trunc_ln9 == 7)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (1.53ns)   --->   "%shl_ln136 = shl i66 %or_ln9, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 211 'shl' 'shl_ln136' <Predicate = (trunc_ln9 == 7)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 212 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln136 = store i66 %shl_ln136, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:136]   --->   Operation 212 'store' 'store_ln136' <Predicate = (trunc_ln9 == 7)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 213 [1/1] (0.48ns)   --->   "%br_ln137 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:137]   --->   Operation 213 'br' 'br_ln137' <Predicate = (trunc_ln9 == 7)> <Delay = 0.48>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 214 'partselect' 'tmp_19' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln133 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 215 'trunc' 'trunc_ln133' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_19, i8 7, i32 %trunc_ln133" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 216 'bitconcatenate' 'or_ln8' <Predicate = (trunc_ln9 == 6)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (1.53ns)   --->   "%shl_ln133 = shl i66 %or_ln8, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 217 'shl' 'shl_ln133' <Predicate = (trunc_ln9 == 6)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 218 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln133 = store i66 %shl_ln133, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:133]   --->   Operation 218 'store' 'store_ln133' <Predicate = (trunc_ln9 == 6)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 219 [1/1] (0.48ns)   --->   "%br_ln134 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:134]   --->   Operation 219 'br' 'br_ln134' <Predicate = (trunc_ln9 == 6)> <Delay = 0.48>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i11 @_ssdm_op_PartSelect.i11.i66.i32.i32, i66 %empty, i32 55, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 220 'partselect' 'tmp_36' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i3 @_ssdm_op_PartSelect.i3.i66.i32.i32, i66 %empty, i32 51, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 221 'partselect' 'tmp_37' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln122 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:122]   --->   Operation 222 'trunc' 'trunc_ln122' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln15 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i11.i1.i3.i9.i42, i11 %tmp_36, i1 1, i3 %tmp_37, i9 7, i42 %trunc_ln122" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 223 'bitconcatenate' 'or_ln15' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (1.53ns)   --->   "%shl_ln124 = shl i66 %or_ln15, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 224 'shl' 'shl_ln124' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 225 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln124 = store i66 %shl_ln124, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:124]   --->   Operation 225 'store' 'store_ln124' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 226 [1/1] (0.48ns)   --->   "%br_ln125 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:125]   --->   Operation 226 'br' 'br_ln125' <Predicate = (trunc_ln9 == 5 & tmp_18 & !tmp_35)> <Delay = 0.48>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i4 @_ssdm_op_PartSelect.i4.i66.i32.i32, i66 %empty, i32 62, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:127]   --->   Operation 227 'partselect' 'tmp_59' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 55, i32 60" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:127]   --->   Operation 228 'partselect' 'tmp_60' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i14 @_ssdm_op_PartSelect.i14.i66.i32.i32, i66 %empty, i32 40, i32 53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:127]   --->   Operation 229 'partselect' 'tmp_61' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:127]   --->   Operation 230 'trunc' 'trunc_ln127' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%or_ln22 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i4.i1.i6.i1.i14.i8.i32, i4 %tmp_59, i1 0, i6 %tmp_60, i1 0, i14 %tmp_61, i8 6, i32 %trunc_ln127" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:127]   --->   Operation 231 'bitconcatenate' 'or_ln22' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (1.53ns)   --->   "%shl_ln129 = shl i66 %or_ln22, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 232 'shl' 'shl_ln129' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 233 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln129 = store i66 %shl_ln129, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:129]   --->   Operation 233 'store' 'store_ln129' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 234 [1/1] (0.48ns)   --->   "%br_ln130 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:130]   --->   Operation 234 'br' 'br_ln130' <Predicate = (trunc_ln9 == 5 & tmp_35 & tmp_38 & tmp_77) | (trunc_ln9 == 5 & !tmp_18 & tmp_38 & tmp_77)> <Delay = 0.48>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 235 'partselect' 'tmp_17' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 236 'trunc' 'trunc_ln118' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_17, i8 5, i32 %trunc_ln118" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 237 'bitconcatenate' 'or_ln7' <Predicate = (trunc_ln9 == 4)> <Delay = 0.00>
ST_5 : Operation 238 [1/1] (1.53ns)   --->   "%shl_ln118 = shl i66 %or_ln7, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 238 'shl' 'shl_ln118' <Predicate = (trunc_ln9 == 4)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 239 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln118 = store i66 %shl_ln118, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:118]   --->   Operation 239 'store' 'store_ln118' <Predicate = (trunc_ln9 == 4)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 240 [1/1] (0.48ns)   --->   "%br_ln119 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:119]   --->   Operation 240 'br' 'br_ln119' <Predicate = (trunc_ln9 == 4)> <Delay = 0.48>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i26 @_ssdm_op_PartSelect.i26.i66.i32.i32, i66 %empty, i32 40, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 241 'partselect' 'tmp_16' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 242 'trunc' 'trunc_ln115' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i26.i8.i32, i26 %tmp_16, i8 4, i32 %trunc_ln115" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 243 'bitconcatenate' 'or_ln6' <Predicate = (trunc_ln9 == 3)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.53ns)   --->   "%shl_ln115 = shl i66 %or_ln6, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 244 'shl' 'shl_ln115' <Predicate = (trunc_ln9 == 3)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln115 = store i66 %shl_ln115, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:115]   --->   Operation 245 'store' 'store_ln115' <Predicate = (trunc_ln9 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 246 [1/1] (0.48ns)   --->   "%br_ln116 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:116]   --->   Operation 246 'br' 'br_ln116' <Predicate = (trunc_ln9 == 3)> <Delay = 0.48>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i66.i32.i32, i66 %empty, i32 54, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:104]   --->   Operation 247 'partselect' 'tmp_33' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i2 @_ssdm_op_PartSelect.i2.i66.i32.i32, i66 %empty, i32 51, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:104]   --->   Operation 248 'partselect' 'tmp_34' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:104]   --->   Operation 249 'trunc' 'trunc_ln104' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln14 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i12.i1.i2.i9.i42, i12 %tmp_33, i1 1, i2 %tmp_34, i9 5, i42 %trunc_ln104" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 250 'bitconcatenate' 'or_ln14' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (1.53ns)   --->   "%shl_ln106 = shl i66 %or_ln14, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 251 'shl' 'shl_ln106' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln106 = store i66 %shl_ln106, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:106]   --->   Operation 252 'store' 'store_ln106' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 253 [1/1] (0.48ns)   --->   "%br_ln107 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:107]   --->   Operation 253 'br' 'br_ln107' <Predicate = (trunc_ln9 == 2 & tmp_15 & !tmp_31)> <Delay = 0.48>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i5 @_ssdm_op_PartSelect.i5.i66.i32.i32, i66 %empty, i32 61, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 254 'partselect' 'tmp_55' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 54, i32 59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 255 'partselect' 'tmp_56' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i13 @_ssdm_op_PartSelect.i13.i66.i32.i32, i66 %empty, i32 40, i32 52" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 256 'partselect' 'tmp_57' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln109 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 257 'trunc' 'trunc_ln109' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln21 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i5.i1.i6.i1.i13.i8.i32, i5 %tmp_55, i1 0, i6 %tmp_56, i1 0, i13 %tmp_57, i8 3, i32 %trunc_ln109" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:109]   --->   Operation 258 'bitconcatenate' 'or_ln21' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.53ns)   --->   "%shl_ln111 = shl i66 %or_ln21, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:111]   --->   Operation 259 'shl' 'shl_ln111' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln111 = store i66 %shl_ln111, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:111]   --->   Operation 260 'store' 'store_ln111' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 261 [1/1] (0.48ns)   --->   "%br_ln112 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:112]   --->   Operation 261 'br' 'br_ln112' <Predicate = (trunc_ln9 == 2 & tmp_31 & tmp_32 & tmp_74) | (trunc_ln9 == 2 & !tmp_15 & tmp_32 & tmp_74)> <Delay = 0.48>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i13 @_ssdm_op_PartSelect.i13.i66.i32.i32, i66 %empty, i32 53, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 262 'partselect' 'tmp_30' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %empty, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 263 'bitselect' 'tmp_70' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln92 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:92]   --->   Operation 264 'trunc' 'trunc_ln92' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.00>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln13 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i13.i1.i1.i9.i42, i13 %tmp_30, i1 1, i1 %tmp_70, i9 3, i42 %trunc_ln92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:94]   --->   Operation 265 'bitconcatenate' 'or_ln13' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (1.53ns)   --->   "%shl_ln94 = shl i66 %or_ln13, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:94]   --->   Operation 266 'shl' 'shl_ln94' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln94 = store i66 %shl_ln94, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:94]   --->   Operation 267 'store' 'store_ln94' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 268 [1/1] (0.48ns)   --->   "%br_ln95 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:95]   --->   Operation 268 'br' 'br_ln95' <Predicate = (trunc_ln9 == 1 & tmp_14 & !tmp_28)> <Delay = 0.48>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 60, i32 65" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 269 'partselect' 'tmp_51' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i6 @_ssdm_op_PartSelect.i6.i66.i32.i32, i66 %empty, i32 53, i32 58" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 270 'partselect' 'tmp_52' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i12 @_ssdm_op_PartSelect.i12.i66.i32.i32, i66 %empty, i32 40, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 271 'partselect' 'tmp_53' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 272 'trunc' 'trunc_ln97' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%or_ln20 = bitconcatenate i66 @_ssdm_op_BitConcatenate.i66.i6.i1.i6.i1.i12.i8.i32, i6 %tmp_51, i1 0, i6 %tmp_52, i1 0, i12 %tmp_53, i8 2, i32 %trunc_ln97" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:97]   --->   Operation 273 'bitconcatenate' 'or_ln20' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (1.53ns)   --->   "%shl_ln99 = shl i66 %or_ln20, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 274 'shl' 'shl_ln99' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln99 = store i66 %shl_ln99, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:99]   --->   Operation 275 'store' 'store_ln99' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 276 [1/1] (0.48ns)   --->   "%br_ln100 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:100]   --->   Operation 276 'br' 'br_ln100' <Predicate = (trunc_ln9 == 1 & tmp_28 & tmp_29 & tmp_71) | (trunc_ln9 == 1 & !tmp_14 & tmp_29 & tmp_71)> <Delay = 0.48>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i9 @_ssdm_op_PartSelect.i9.i66.i32.i32, i66 %empty, i32 43, i32 51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 277 'partselect' 'tmp_27' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i66 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:70]   --->   Operation 278 'trunc' 'trunc_ln70' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln12 = bitconcatenate i52 @_ssdm_op_BitConcatenate.i52.i9.i11.i32, i9 %tmp_27, i11 1, i32 %trunc_ln70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:87]   --->   Operation 279 'bitconcatenate' 'or_ln12' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i52 %or_ln12" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:87]   --->   Operation 280 'zext' 'zext_ln87' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (1.49ns)   --->   "%shl_ln87 = shl i66 %zext_ln87, i66 %zext_ln47_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:87]   --->   Operation 281 'shl' 'shl_ln87' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 1.49> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln87 = store i66 %shl_ln87, i2 %head_ctx_ref_addr" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:87]   --->   Operation 282 'store' 'store_ln87' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 66> <Depth = 4> <RAM>
ST_5 : Operation 283 [1/1] (0.48ns)   --->   "%br_ln88 = br void %sw.epilog" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:88]   --->   Operation 283 'br' 'br_ln88' <Predicate = (trunc_ln9 == 0 & start_read)> <Delay = 0.48>
ST_5 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln194)   --->   "%empty_11 = phi i8 14, void %sw.bb170, i8 9, void %sw.bb96, i8 8, void %sw.bb94, i8 7, void %sw.bb92, i8 5, void %sw.bb72, i8 4, void %sw.bb70, i8 12, void %if.then156, i8 13, void %if.then164, i8 11, void %if.then138, i8 12, void %if.then146, i8 10, void %if.then120, i8 11, void %if.then128, i8 9, void %if.then102, i8 10, void %if.then110, i8 5, void %if.then78, i8 6, void %if.then86, i8 2, void %if.then56, i8 3, void %if.then64, i8 1, void %if.then39, i8 2, void %if.then46, i8 1, void %if.then17, i8 %trunc_ln9, void %if.end16, i8 0, void %sw.bb, i8 1, void %if.else, i8 1, void %land.lhs.true44, i8 2, void %if.else60, i8 2, void %land.lhs.true62, i8 5, void %if.else82, i8 5, void %land.lhs.true84, i8 9, void %if.else106, i8 9, void %land.lhs.true108, i8 10, void %if.else124, i8 10, void %land.lhs.true126, i8 11, void %if.else142, i8 11, void %land.lhs.true144, i8 12, void %if.else160, i8 12, void %land.lhs.true162" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:66]   --->   Operation 284 'phi' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln194 = icmp_eq  i8 %empty_11, i8 14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:194]   --->   Operation 285 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%ret_ln194 = ret i1 %icmp_ln194" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:194]   --->   Operation 286 'ret' 'ret_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.677ns
The critical path consists of the following:
	wire read operation ('ctx_read', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41) on port 'ctx' (/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:41) [8]  (0.000 ns)
	'getelementptr' operation 2 bit ('head_ctx_ref_addr', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) [11]  (0.000 ns)
	'load' operation 66 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) on array 'head_ctx_ref' [12]  (0.677 ns)

 <State 2>: 6.187ns
The critical path consists of the following:
	'load' operation 66 bit ('head_ctx_ref_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) on array 'head_ctx_ref' [12]  (0.677 ns)
	'lshr' operation 66 bit ('lshr_ln47', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:47) [16]  (1.535 ns)
	'icmp' operation 1 bit ('icmp_ln50', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50) [21]  (1.016 ns)
	'select' operation 66 bit ('select_ln50', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:50) [23]  (0.423 ns)
	'select' operation 66 bit ('select_ln56', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:56) [33]  (0.423 ns)
	'select' operation 66 bit ('select_ln57', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:57) [38]  (0.423 ns)
	'select' operation 66 bit ('select_ln58', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:58) [43]  (0.423 ns)
	'select' operation 66 bit ('select_ln59', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:59) [48]  (0.423 ns)
	'select' operation 66 bit ('select_ln60', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:60) [53]  (0.423 ns)
	'select' operation 66 bit ('select_ln61', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:61) [58]  (0.423 ns)

 <State 3>: 2.211ns
The critical path consists of the following:
	'shl' operation 66 bit ('shl_ln62', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [66]  (1.535 ns)
	'store' operation 0 bit ('store_ln62', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) of variable 'shl_ln62', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62 on array 'head_ctx_ref' [67]  (0.677 ns)

 <State 4>: 2.211ns
The critical path consists of the following:
	'shl' operation 66 bit ('shl_ln62_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) [75]  (1.535 ns)
	'store' operation 0 bit ('store_ln62', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62) of variable 'shl_ln62_1', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:62 on array 'head_ctx_ref' [76]  (0.677 ns)

 <State 5>: 2.212ns
The critical path consists of the following:
	'shl' operation 66 bit ('shl_ln182', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182) [115]  (1.535 ns)
	'store' operation 0 bit ('store_ln182', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182) of variable 'shl_ln182', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_head_helpers/simple_head_helpers.cpp:182 on array 'head_ctx_ref' [116]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
