Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Applications/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_top_top glbl -Oenable_linking_all_libraries -prj top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s top 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/ip/xil_defaultlib/top_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fadd_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/ip/xil_defaultlib/top_fdiv_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fdiv_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/ip/xil_defaultlib/top_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/ip/xil_defaultlib/top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsqrt_32ns_32ns_32_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/ip/xil_defaultlib/top_fsub_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsub_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_master_A_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_A_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_master_CONV_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_CONV_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_master_MM_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_MM_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_master_OUTPUT_BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_OUTPUT_BUS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_axi_slave_control_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module top_ama_addmuladd_12ns_12ns_12s_12ns_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_A_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_A_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Block_entry3_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Block_entry3_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_control_r_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_r_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvBias.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvBias
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvBias_Pipeline_VITIS_LOOP_663_1_VITIS_LOOP_666_2_VITIS_LOOP_668_3_VITIS_LOOP_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvBN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvBN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvBN_Pipeline_VITIS_LOOP_688_1_VITIS_LOOP_691_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertBias_BN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertBias_BN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertBias_BN_Pipeline_VITIS_LOOP_7_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertInputToArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertInputToArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertInputToArray_Pipeline_VITIS_LOOP_201_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertInputToStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertInputToStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream_Pipeline_VITIS_LOOP_570_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertToOutStream_Pipeline_VITIS_LOOP_592_5_VITIS_LOOP_595_6_VITIS_LOOP_598_7_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream_Pipeline_VITIS_LOOP_229_1_VITIS_LOOP_232_2_VITIS_LOOP_234_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvertWeightToStream_Pipeline_VITIS_LOOP_251_5_VITIS_LOOP_254_6_VITIS_LOOP_257_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvToOutStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvToOutStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvToOutStream_Pipeline_VITIS_LOOP_624_1_VITIS_LOOP_627_2_VITIS_LOOP_630_3_VITI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvWeightToArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvWeightToArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ConvWeightToArray_Pipeline_VITIS_LOOP_275_1_VITIS_LOOP_278_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_CONV_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_CONV_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fadd_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fadd_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fdiv_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fdiv_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d1_S
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d4_S
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d8_S
INFO: [VRFC 10-311] analyzing module top_fifo_w128_d8_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w1_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w1_d2_S
INFO: [VRFC 10-311] analyzing module top_fifo_w1_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w30_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w30_d2_S
INFO: [VRFC 10-311] analyzing module top_fifo_w30_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d16_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d16_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d16_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d1_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d1_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d1_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d2_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d2_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d4_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d5_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d5_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d7_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d7_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d7_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d8_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d8_S
INFO: [VRFC 10-311] analyzing module top_fifo_w32_d8_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w512_d128_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d128_A
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d128_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w512_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d4_A
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d4_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w512_d8_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d8_A
INFO: [VRFC 10-311] analyzing module top_fifo_w512_d8_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w64_d11_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fifo_w64_d11_S
INFO: [VRFC 10-311] analyzing module top_fifo_w64_d11_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fsqrt_32ns_32ns_32_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsqrt_32ns_32ns_32_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_fsub_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_fsub_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mac_muladd_12s_12s_12ns_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mac_muladd_12s_12s_12ns_12_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module top_mac_muladd_12s_12s_12ns_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_MMWeightToArray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MMWeightToArray
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MMWeightToArray_Pipeline_VITIS_LOOP_295_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_MM_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_MM_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_12s_12s_12_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_12s_12s_12_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_32ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_32ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_36ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_36ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_60ns_88_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_60ns_88_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_64ns_92_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_64ns_92_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_92ns_120_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_92ns_120_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_28ns_96ns_124_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_28ns_96ns_124_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32ns_28ns_60_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_28ns_60_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32ns_30ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_30ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32ns_60ns_92_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_60ns_92_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32ns_64ns_96_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32ns_64ns_96_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32s_28ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32s_28ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32s_2ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32s_2ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_mul_9s_2ns_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_mul_9s_2ns_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_MuxWeightStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MuxWeightStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_MuxWeightStream_Pipeline_VITIS_LOOP_314_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_OUTPUT_BUS_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_load
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_store
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_read
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_write
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_throttle
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_fifo
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_srl
INFO: [VRFC 10-311] analyzing module top_OUTPUT_BUS_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Padding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Padding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Padding_Pipeline_VITIS_LOOP_62_1_VITIS_LOOP_65_2_VITIS_LOOP_68_3_VITIS_LOOP_71_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_PE_Pipeline_VITIS_LOOP_385_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_PE_Pipeline_VITIS_LOOP_385_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ResOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ResOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ResOutput_Pipeline_VITIS_LOOP_718_1_VITIS_LOOP_721_2_VITIS_LOOP_724_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ResOutput_Pipeline_VITIS_LOOP_734_4_VITIS_LOOP_737_5_VITIS_LOOP_740_6_VITIS_LOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Sliding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_Sliding_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_row_buffer_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_sparsemux_65_5_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sparsemux_65_5_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBias_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_ConvBias_U0
INFO: [VRFC 10-311] analyzing module top_start_for_ConvBias_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBN_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_ConvBN_U0
INFO: [VRFC 10-311] analyzing module top_start_for_ConvBN_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvertToOutStream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_ConvertToOutStream_U0
INFO: [VRFC 10-311] analyzing module top_start_for_ConvertToOutStream_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_MuxWeightStream_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_MuxWeightStream_U0
INFO: [VRFC 10-311] analyzing module top_start_for_MuxWeightStream_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Padding_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_Padding_U0
INFO: [VRFC 10-311] analyzing module top_start_for_Padding_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ResOutput_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_ResOutput_U0
INFO: [VRFC 10-311] analyzing module top_start_for_ResOutput_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Sliding_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_start_for_Sliding_U0
INFO: [VRFC 10-311] analyzing module top_start_for_Sliding_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_udiv_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_udiv_32ns_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module top_udiv_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_udiv_32ns_32s_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_udiv_32ns_32s_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module top_udiv_32ns_32s_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/top_urem_4ns_32ns_4_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_urem_4ns_32ns_4_8_1_divider
INFO: [VRFC 10-311] analyzing module top_urem_4ns_32ns_4_8_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Download/SDA/SDA/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w64_d11_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d3_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w30_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d7_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d5_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d1_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w1_d2_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d8_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d4_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w128_d8_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_fifo_w32_d16_S.v:49]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Padding_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_Sliding_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ResOutput_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBias_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvBN_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_ConvertToOutStream_U0.v:46]
WARNING: [VRFC 10-5021] port 'reset' is not connected on this instance [D:/Download/SDA/SDA/solution1/sim/verilog/top_start_for_MuxWeightStream_U0.v:46]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_11.xbip_utils_v3_0_11_pkg
Compiling package axi_utils_v2_0_7.axi_utils_v2_0_7_pkg
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_exp_table...
Compiling package mult_gen_v12_0_19.mult_gen_v12_0_19_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_16.floating_point_v7_1_16_pkg
Compiling package floating_point_v7_1_16.flt_utils
Compiling package xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.top_control_s_axi
Compiling module xil_defaultlib.top_control_r_s_axi
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=9...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=1...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_store(NUM_WRITE_...
Compiling module xil_defaultlib.top_A_BUS_m_axi_mem(MEM_STYLE="b...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(MEM_STYLE="...
Compiling module xil_defaultlib.top_A_BUS_m_axi_load(NUM_READ_OU...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_burst_converter(...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=8...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=7...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_srl(DATA_WIDTH=5...
Compiling module xil_defaultlib.top_A_BUS_m_axi_fifo(DATA_WIDTH=...
Compiling module xil_defaultlib.top_A_BUS_m_axi_throttle(CONSERV...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_write(CONSERVATI...
Compiling module xil_defaultlib.top_A_BUS_m_axi_reg_slice(DATA_W...
Compiling module xil_defaultlib.top_A_BUS_m_axi_read(C_USER_VALU...
Compiling module xil_defaultlib.top_A_BUS_m_axi(CONSERVATIVE=1,N...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_burst_convert...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_throttle(CONS...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_write(CONSERV...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.top_CONV_BUS_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_store(NUM_WRITE...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_mem(MEM_STYLE="...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(MEM_STYLE=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_load(NUM_READ_O...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_burst_converter...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_srl(DATA_WIDTH=...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_fifo(DATA_WIDTH...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_throttle(CONSER...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_write(CONSERVAT...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_reg_slice(DATA_...
Compiling module xil_defaultlib.top_MM_BUS_m_axi_read(C_USER_VAL...
Compiling module xil_defaultlib.top_MM_BUS_m_axi(CONSERVATIVE=1,...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_store(NUM_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_mem(MEM_STY...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(MEM_ST...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_load(NUM_RE...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_burst_conve...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_srl(DATA_WI...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_fifo(DATA_W...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_throttle(CO...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_write(CONSE...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_reg_slice(D...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi_read(C_USER...
Compiling module xil_defaultlib.top_OUTPUT_BUS_m_axi(CONSERVATIV...
Compiling module xil_defaultlib.top_entry_proc
Compiling module xil_defaultlib.top_mul_28ns_32s_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.top_mul_32s_28ns_32_1_1(NUM_STAG...
Compiling module xil_defaultlib.top_mul_32s_32s_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.top_udiv_32ns_32ns_32_36_seq_1_d...
Compiling module xil_defaultlib.top_udiv_32ns_32ns_32_36_seq_1(N...
Compiling module xil_defaultlib.top_Block_entry3_proc
Compiling module xil_defaultlib.top_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.top_ConvertBias_BN_Pipeline_VITI...
Compiling module xil_defaultlib.top_ConvertBias_BN
Compiling module xil_defaultlib.top_ConvertInputToStream_Pipelin...
Compiling module xil_defaultlib.top_ConvertInputToStream_Pipelin...
Compiling module xil_defaultlib.top_mul_28ns_32ns_60_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_28ns_60ns_88_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_28ns_92ns_120_1_1(NUM_ST...
Compiling module xil_defaultlib.top_mul_32ns_28ns_60_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_60ns_92_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvertInputToStream
Compiling module xil_defaultlib.top_Padding_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.top_Padding
Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.top_urem_4ns_32ns_4_8_1_divider(...
Compiling module xil_defaultlib.top_urem_4ns_32ns_4_8_1(NUM_STAG...
Compiling module xil_defaultlib.top_mul_12s_12s_12_1_1(NUM_STAGE...
Compiling module xil_defaultlib.top_ama_addmuladd_12ns_12ns_12s_...
Compiling module xil_defaultlib.top_ama_addmuladd_12ns_12ns_12s_...
Compiling module xil_defaultlib.top_mac_muladd_12s_12s_12ns_12_4...
Compiling module xil_defaultlib.top_mac_muladd_12s_12s_12ns_12_4...
Compiling module xil_defaultlib.top_Sliding_Pipeline_VITIS_LOOP_...
Compiling module xil_defaultlib.top_udiv_32ns_32s_32_36_seq_1_di...
Compiling module xil_defaultlib.top_udiv_32ns_32s_32_36_seq_1(NU...
Compiling module xil_defaultlib.top_Sliding
Compiling module xil_defaultlib.top_ConvertInputToArray_Pipeline...
Compiling module xil_defaultlib.top_ConvertInputToArray
Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...
Compiling module xil_defaultlib.top_mul_32s_2ns_32_1_1(NUM_STAGE...
Compiling module xil_defaultlib.top_ConvertWeightToStream_Pipeli...
Compiling module xil_defaultlib.top_mul_28ns_64ns_92_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_30ns_62_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvertWeightToStream
Compiling module xil_defaultlib.top_ConvWeightToArray_Pipeline_V...
Compiling module xil_defaultlib.top_ConvWeightToArray
Compiling module xil_defaultlib.top_MMWeightToArray_Pipeline_VIT...
Compiling module xil_defaultlib.top_MMWeightToArray
Compiling module xil_defaultlib.top_MuxWeightStream_Pipeline_VIT...
Compiling module xil_defaultlib.top_MuxWeightStream
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcvu35p...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_16.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_16.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.top_fadd_32ns_32ns_32_2_full_dsp...
Compiling module xil_defaultlib.top_fadd_32ns_32ns_32_2_full_dsp...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_16.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_16.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_16.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.top_fmul_32ns_32ns_32_2_max_dsp_...
Compiling module xil_defaultlib.top_fmul_32ns_32ns_32_2_max_dsp_...
Compiling module xil_defaultlib.top_PE_Pipeline_VITIS_LOOP_385_5
Compiling module xil_defaultlib.top_PE
Compiling module xil_defaultlib.top_Compute
Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...
Compiling module xil_defaultlib.top_ConvertToOutStream_Pipeline_...
Compiling module xil_defaultlib.top_mul_28ns_36ns_64_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvertToOutStream
Compiling module xil_defaultlib.top_sparsemux_65_5_32_1_1(din0_W...
Compiling module xil_defaultlib.top_ConvToOutStream_Pipeline_VIT...
Compiling module xil_defaultlib.top_mul_28ns_96ns_124_1_1(NUM_ST...
Compiling module xil_defaultlib.top_mul_32ns_32ns_64_1_1(NUM_STA...
Compiling module xil_defaultlib.top_mul_32ns_64ns_96_1_1(NUM_STA...
Compiling module xil_defaultlib.top_ConvToOutStream
Compiling module xil_defaultlib.top_mul_9s_2ns_9_1_1(NUM_STAGE=1...
Compiling module xil_defaultlib.top_ConvBias_Pipeline_VITIS_LOOP...
Compiling module xil_defaultlib.top_ConvBias
Compiling architecture rtl of entity floating_point_v7_1_16.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.top_fsub_32ns_32ns_32_2_full_dsp...
Compiling module xil_defaultlib.top_fsub_32ns_32ns_32_2_full_dsp...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=3,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.top_fdiv_32ns_32ns_32_6_no_dsp_1...
Compiling module xil_defaultlib.top_fdiv_32ns_32ns_32_6_no_dsp_1...
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=8,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_7.xbip_pipe_v3_0_7_viv [\xbip_pipe_v3_0_7_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_16.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_16.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture virtex of entity floating_point_v7_1_16.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16_viv [\floating_point_v7_1_16_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_16.floating_point_v7_1_16 [\floating_point_v7_1_16(c_xdevic...]
Compiling module xil_defaultlib.top_fsqrt_32ns_32ns_32_6_no_dsp_...
Compiling module xil_defaultlib.top_fsqrt_32ns_32ns_32_6_no_dsp_...
Compiling module xil_defaultlib.top_ConvBN_Pipeline_VITIS_LOOP_6...
Compiling module xil_defaultlib.top_ConvBN
Compiling module xil_defaultlib.top_ResOutput_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.top_ResOutput_Pipeline_VITIS_LOO...
Compiling module xil_defaultlib.top_ResOutput
Compiling module xil_defaultlib.top_fifo_w64_d11_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w64_d11_S
Compiling module xil_defaultlib.top_fifo_w32_d4_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d4_S
Compiling module xil_defaultlib.top_fifo_w32_d3_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d3_S
Compiling module xil_defaultlib.top_fifo_w30_d2_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w30_d2_S
Compiling module xil_defaultlib.top_fifo_w32_d7_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d7_S
Compiling module xil_defaultlib.top_fifo_w32_d5_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d5_S
Compiling module xil_defaultlib.top_fifo_w128_d1_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w128_d1_S
Compiling module xil_defaultlib.top_fifo_w32_d1_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d1_S
Compiling module xil_defaultlib.top_fifo_w512_d128_A_ram
Compiling module xil_defaultlib.top_fifo_w512_d128_A
Compiling module xil_defaultlib.top_fifo_w32_d2_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d2_S
Compiling module xil_defaultlib.top_fifo_w1_d2_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w1_d2_S
Compiling module xil_defaultlib.top_fifo_w512_d8_A_ram
Compiling module xil_defaultlib.top_fifo_w512_d8_A
Compiling module xil_defaultlib.top_fifo_w512_d4_A_ram
Compiling module xil_defaultlib.top_fifo_w512_d4_A
Compiling module xil_defaultlib.top_fifo_w32_d8_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d8_S
Compiling module xil_defaultlib.top_fifo_w128_d4_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w128_d4_S
Compiling module xil_defaultlib.top_fifo_w128_d8_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w128_d8_S
Compiling module xil_defaultlib.top_fifo_w32_d16_S_ShiftReg
Compiling module xil_defaultlib.top_fifo_w32_d16_S
Compiling module xil_defaultlib.top_start_for_Padding_U0_ShiftRe...
Compiling module xil_defaultlib.top_start_for_Padding_U0
Compiling module xil_defaultlib.top_start_for_Sliding_U0_ShiftRe...
Compiling module xil_defaultlib.top_start_for_Sliding_U0
Compiling module xil_defaultlib.top_start_for_ResOutput_U0_Shift...
Compiling module xil_defaultlib.top_start_for_ResOutput_U0
Compiling module xil_defaultlib.top_start_for_ConvBias_U0_ShiftR...
Compiling module xil_defaultlib.top_start_for_ConvBias_U0
Compiling module xil_defaultlib.top_start_for_ConvBN_U0_ShiftReg
Compiling module xil_defaultlib.top_start_for_ConvBN_U0
Compiling module xil_defaultlib.top_start_for_ConvertToOutStream...
Compiling module xil_defaultlib.top_start_for_ConvertToOutStream...
Compiling module xil_defaultlib.top_start_for_MuxWeightStream_U0...
Compiling module xil_defaultlib.top_start_for_MuxWeightStream_U0
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.AESL_axi_master_A_BUS
Compiling module xil_defaultlib.AESL_axi_master_CONV_BUS
Compiling module xil_defaultlib.AESL_axi_master_MM_BUS
Compiling module xil_defaultlib.AESL_axi_master_OUTPUT_BUS
Compiling module xil_defaultlib.AESL_axi_slave_control_r
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_top_top
Compiling module work.glbl
Built simulation snapshot top
