
*** Running vivado
    with args -log ButtonRotate.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ButtonRotate.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ButtonRotate.tcl -notrace
Command: synth_design -top ButtonRotate -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.074 ; gain = 100.156
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ButtonRotate' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:1]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 120 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_BASE' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26837]
WARNING: [Synth 8-567] referenced signal 'message' should be on the sensitivity list [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:154]
WARNING: [Synth 8-567] referenced signal 'pointer' should be on the sensitivity list [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:154]
INFO: [Synth 8-6157] synthesizing module 'LEDdecoder' [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDdecoder' (2#1) [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartA.v:1]
WARNING: [Synth 8-6014] Unused sequential element anti_bounce_reg was removed.  [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:113]
WARNING: [Synth 8-3848] Net PWRDWN in module/entity ButtonRotate does not have driver. [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:95]
WARNING: [Synth 8-3848] Net RST in module/entity ButtonRotate does not have driver. [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:96]
INFO: [Synth 8-6155] done synthesizing module 'ButtonRotate' (3#1) [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/sources_1/new/PartC.v:1]
WARNING: [Synth 8-3917] design ButtonRotate has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 443.480 ; gain = 155.562
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.480 ; gain = 155.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 443.480 ; gain = 155.562
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ButtonRotate_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ButtonRotate_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.402 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.449 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 769.449 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 769.449 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 769.449 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 769.449 ; gain = 481.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 769.449 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ButtonRotate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 18    
	                1 Bit    Registers := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design ButtonRotate has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'message_reg[15][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[14][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[13][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[12][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[11][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[10][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[9][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[8][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[7][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[6][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[5][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[4][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[3][0]' (FD) to 'message_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'message_reg[2][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[1][0]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[0][0]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[15][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[14][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[13][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[12][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[11][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[10][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[9][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[8][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[7][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[6][1]' (FD) to 'message_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'message_reg[5][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[4][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[3][1]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[2][1]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[1][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[0][1]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[15][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[14][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[13][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[12][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[11][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[10][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[9][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[8][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[7][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[6][2]' (FD) to 'message_reg[5][2]'
INFO: [Synth 8-3886] merging instance 'message_reg[5][2]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[4][2]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[3][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[2][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[1][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[0][2]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[15][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[14][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[13][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[12][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[11][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[10][3]' (FD) to 'message_reg[9][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[9][3]' (FD) to 'message_reg[8][3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\message_reg[8][3] )
INFO: [Synth 8-3886] merging instance 'message_reg[7][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[6][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[5][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[4][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[3][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[2][3]' (FD) to 'message_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'message_reg[1][3]' (FD) to 'message_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\message_reg[0][3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 769.449 ; gain = 481.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 782.949 ; gain = 495.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 792.980 ; gain = 505.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |LUT1        |     2|
|2     |LUT2        |     3|
|3     |LUT3        |     2|
|4     |LUT4        |     7|
|5     |LUT6        |    14|
|6     |MMCME2_BASE |     1|
|7     |MUXF7       |     3|
|8     |FDRE        |     5|
|9     |FDSE        |     4|
|10    |IBUF        |     3|
|11    |OBUF        |    12|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    56|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 793.031 ; gain = 179.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 793.031 ; gain = 505.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
85 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 807.438 ; gain = 531.656
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.438 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/project_1/project_1.runs/synth_1/ButtonRotate.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ButtonRotate_utilization_synth.rpt -pb ButtonRotate_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:01:52 2023...
