Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto ca69844bda384f03be8406ed4b9a44fc --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux_4to1_4bit_case_tb_behav xil_defaultlib.mux_4to1_4bit_case_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 2 for port sel [E:/Coding Projects/CECS 201 FALL 2019/project_4_final/project_4_final.srcs/sim_1/imports/project_4_files/mux_4to1_4bit_case_tb.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_4to1_4bit_case
Compiling module xil_defaultlib.mux_4to1_4bit_case_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux_4to1_4bit_case_tb_behav
