#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 10 22:08:30 2020
# Process ID: 2214
# Current directory: /home/user/Desktop/RCLAB/RC/RC_Labs
# Command line: vivado
# Log file: /home/user/Desktop/RCLAB/RC/RC_Labs/vivado.log
# Journal file: /home/user/Desktop/RCLAB/RC/RC_Labs/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/vaibh/Task_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6041.203 ; gain = 64.520 ; free physical = 113 ; free virtual = 2807
update_compile_order -fileset sources_1
open_bd_design {/home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:nandsrc:1.0 - nandsrc_0
Successfully read diagram <design_1> from BD file </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd>
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /nandsrc_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_0 
export_ip_user_files -of_objects  [get_files /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1
create_bd_design "design_1"
Wrote  : </home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference nandsrc nandsrc_0
startgroup
make_bd_pins_external  [get_bd_pins nandsrc_0/a]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins nandsrc_0/b]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins nandsrc_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins nandsrc_0/c]
endgroup
export_ip_user_files -of_objects  [get_files /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/user/Desktop/RCLAB/RC/RC_Labs/Task_2/Task_2.srcs/sources_1/bd/design_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 10 22:23:38 2020...
