<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/mips/utility.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_dde9a2d05fdc2dafdbc9060a892ecde4.html">mips</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">utility.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mips_2utility_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2003-2005 The Regents of The University of Michigan</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2007 MIPS Technologies, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Authors: Nathan Binkert</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *          Steve Reinhardt</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifndef __ARCH_MIPS_UTILITY_HH__</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define __ARCH_MIPS_UTILITY_HH__</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="mips_2isa__traits_8hh.html">arch/mips/isa_traits.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2mips_2types_8hh.html">arch/mips/types.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="logging_8hh.html">base/logging.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="base_2types_8hh.html">base/types.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">class </span><a class="code" href="classThreadContext.html">ThreadContext</a>;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceMipsISA.html">MipsISA</a> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">inline</span> <a class="code" href="namespaceMipsISA.html#a1635df2ff598e536b6acda9452262568">PCState</a></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a4142e18035ad884de1f750028d15907e">   48</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a4142e18035ad884de1f750028d15907e">buildRetPC</a>(<span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;curPC, <span class="keyword">const</span> <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;callPC)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> ret = callPC;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    ret.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">advance</a>();</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    ret.<a class="code" href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">pc</a>(curPC.<a class="code" href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">npc</a>());</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> ret;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;uint64_t <a class="code" href="namespaceMipsISA.html#a34f29e8ab2fffbe9be6ebbf940984638">getArgument</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> &amp;number, uint16_t size, <span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a56d5e501a666b1f5a3c76d7a7eb9ede3">fp</a>);</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">// Floating Point Utility Functions</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;uint64_t <a class="code" href="namespaceMipsISA.html#a157bc7af77ca28f7e1ba87ca34bf5894">fpConvert</a>(<a class="code" href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4">ConvertType</a> cvt_type, <span class="keywordtype">double</span> fp_val);</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="keywordtype">double</span> <a class="code" href="namespaceMipsISA.html#a55554559257b7680a60726991c846518">roundFP</a>(<span class="keywordtype">double</span> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <span class="keywordtype">int</span> digits);</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="keywordtype">double</span> <a class="code" href="namespaceMipsISA.html#aec8f8613494fb32f825fbe68cda353ea">truncFP</a>(<span class="keywordtype">double</span> val);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a2d30019aaec587d37a1e3bdb6e8f4461">getCondCode</a>(uint32_t fcsr, <span class="keywordtype">int</span> cc);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;uint32_t <a class="code" href="namespaceMipsISA.html#a3e69e80a45ffcafde7709a31950527d2">genCCVector</a>(uint32_t fcsr, <span class="keywordtype">int</span> num, uint32_t cc_val);</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;uint32_t <a class="code" href="namespaceMipsISA.html#add43ecf267c7bd90a2ec5c67e5331c9e">genInvalidVector</a>(uint32_t fcsr);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a756de51538a00fc0d506c7a2096b3f23">isNan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#a73aa941261b4e2b734484c71b9cab674">isQnan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keywordtype">bool</span> <a class="code" href="namespaceMipsISA.html#aaf07db42a124e403254e40a482cc6320">isSnan</a>(<span class="keywordtype">void</span> *val_ptr, <span class="keywordtype">int</span> size);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a1afb0b4065513135cf7543096d80cfc4">   75</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a1afb0b4065513135cf7543096d80cfc4">inUserMode</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;{</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Stat = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MISCREG_STATUS</a>);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Dbg = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59">MISCREG_DEBUG</a>);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;    <span class="keywordflow">if</span> ((Stat &amp; 0x10000006) == 0 &amp;&amp;  <span class="comment">// EXL, ERL or CU0 set, CP0 accessible</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        (Dbg &amp; 0x40000000) == 0 &amp;&amp;   <span class="comment">// DM bit set, CP0 accessible</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        (Stat &amp; 0x00000018) != 0) {  <span class="comment">// KSU = 0, kernel mode is base mode</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="comment">// Unable to use Status_CU0, etc directly, using bitfields &amp; masks</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    }</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> CPU&gt;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#abcf95301177d85dc8df62a2ebe1a73a1">zeroRegisters</a>(CPU *cpu);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">//  Translation stuff</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#af1bd75c8f07c18231e99e35caa6b4afa">   98</a></span>&#160;<a class="code" href="namespaceMipsISA.html#af1bd75c8f07c18231e99e35caa6b4afa">TruncPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{ <span class="keywordflow">return</span> addr &amp; ~(<a class="code" href="namespaceMipsISA.html#ad87cab71451b634ed7dc1f59d3255d73">PageBytes</a> - 1); }</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="keyword">inline</span> <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a1622cc59d1fccc77ce7e23ae1242c6b4">  102</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a1622cc59d1fccc77ce7e23ae1242c6b4">RoundPage</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{ <span class="keywordflow">return</span> (addr + <a class="code" href="namespaceMipsISA.html#ad87cab71451b634ed7dc1f59d3255d73">PageBytes</a> - 1) &amp; ~(<a class="code" href="namespaceMipsISA.html#ad87cab71451b634ed7dc1f59d3255d73">PageBytes</a> - 1); }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// CPU Utility</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a369375c7f8e0f43268c93b4e4b687fa0">startupCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a6d34bb7aa8883cabfa60052b65f3e6b7">initCPU</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keywordtype">int</span> cpuId);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#a9dd26121168ed03446715fcf542eb002">copyRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#adba4f12c8773c48c30c85741bfa2f8c0">copyMiscRegs</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *src, <a class="code" href="classThreadContext.html">ThreadContext</a> *dest);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="keywordtype">void</span> <a class="code" href="namespaceMipsISA.html#ab2f1a25ac72efbba2d3d8c03b948ba67">skipFunction</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc);</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a7b9549d2ac9bfe16e7e242e9d4359290">  118</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a7b9549d2ac9bfe16e7e242e9d4359290">advancePC</a>(<a class="code" href="classGenericISA_1_1DelaySlotPCState.html">PCState</a> &amp;<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    pc.<a class="code" href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">advance</a>();</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">inline</span> uint64_t</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="namespaceMipsISA.html#a9d9f0da90efcae315886a3d6240a4f36">  124</a></span>&#160;<a class="code" href="namespaceMipsISA.html#a9d9f0da90efcae315886a3d6240a4f36">getExecutingAsid</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc)</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;}</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;};</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="namespaceMipsISA_html_a73aa941261b4e2b734484c71b9cab674"><div class="ttname"><a href="namespaceMipsISA.html#a73aa941261b4e2b734484c71b9cab674">MipsISA::isQnan</a></div><div class="ttdeci">bool isQnan(void *val_ptr, int size)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00177">utility.cc:177</a></div></div>
<div class="ttc" id="logging_8hh_html"><div class="ttname"><a href="logging_8hh.html">logging.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aaf07db42a124e403254e40a482cc6320"><div class="ttname"><a href="namespaceMipsISA.html#aaf07db42a124e403254e40a482cc6320">MipsISA::isSnan</a></div><div class="ttdeci">bool isSnan(void *val_ptr, int size)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00199">utility.cc:199</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921acbad4fd5bff6155681fca59a9e0f09c9">MipsISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00181">registers.hh:181</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ab2f1a25ac72efbba2d3d8c03b948ba67"><div class="ttname"><a href="namespaceMipsISA.html#ab2f1a25ac72efbba2d3d8c03b948ba67">MipsISA::skipFunction</a></div><div class="ttdeci">void skipFunction(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00269">utility.cc:269</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_add43ecf267c7bd90a2ec5c67e5331c9e"><div class="ttname"><a href="namespaceMipsISA.html#add43ecf267c7bd90a2ec5c67e5331c9e">MipsISA::genInvalidVector</a></div><div class="ttdeci">uint32_t genInvalidVector(uint32_t fcsr_bits)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00140">utility.cc:140</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a369375c7f8e0f43268c93b4e4b687fa0"><div class="ttname"><a href="namespaceMipsISA.html#a369375c7f8e0f43268c93b4e4b687fa0">MipsISA::startupCPU</a></div><div class="ttdeci">void startupCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00232">utility.cc:232</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a56d5e501a666b1f5a3c76d7a7eb9ede3"><div class="ttname"><a href="namespaceMipsISA.html#a56d5e501a666b1f5a3c76d7a7eb9ede3">MipsISA::fp</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; fp</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00246">pra_constants.hh:246</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a55554559257b7680a60726991c846518"><div class="ttname"><a href="namespaceMipsISA.html#a55554559257b7680a60726991c846518">MipsISA::roundFP</a></div><div class="ttdeci">double roundFP(double val, int digits)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00102">utility.cc:102</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a3e69e80a45ffcafde7709a31950527d2"><div class="ttname"><a href="namespaceMipsISA.html#a3e69e80a45ffcafde7709a31950527d2">MipsISA::genCCVector</a></div><div class="ttdeci">uint32_t genCCVector(uint32_t fcsr, int cc_num, uint32_t cc_val)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00128">utility.cc:128</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_aec8f8613494fb32f825fbe68cda353ea"><div class="ttname"><a href="namespaceMipsISA.html#aec8f8613494fb32f825fbe68cda353ea">MipsISA::truncFP</a></div><div class="ttdeci">double truncFP(double val)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00113">utility.cc:113</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a9d9f0da90efcae315886a3d6240a4f36"><div class="ttname"><a href="namespaceMipsISA.html#a9d9f0da90efcae315886a3d6240a4f36">MipsISA::getExecutingAsid</a></div><div class="ttdeci">uint64_t getExecutingAsid(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00124">utility.hh:124</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_af1bd75c8f07c18231e99e35caa6b4afa"><div class="ttname"><a href="namespaceMipsISA.html#af1bd75c8f07c18231e99e35caa6b4afa">MipsISA::TruncPage</a></div><div class="ttdeci">Addr TruncPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00098">utility.hh:98</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1622cc59d1fccc77ce7e23ae1242c6b4"><div class="ttname"><a href="namespaceMipsISA.html#a1622cc59d1fccc77ce7e23ae1242c6b4">MipsISA::RoundPage</a></div><div class="ttdeci">Addr RoundPage(Addr addr)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00102">utility.hh:102</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a227b993ac419e080ec54dee0dcb1626b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a227b993ac419e080ec54dee0dcb1626b">GenericISA::SimplePCState::pc</a></div><div class="ttdeci">Addr pc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00148">types.hh:148</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59"><div class="ttname"><a href="namespaceMipsISA.html#ac5a0ec8416b938b7c304e5072591f921af59fd262416b4caf3695056bb6496c59">MipsISA::MISCREG_DEBUG</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2registers_8hh_source.html#l00229">registers.hh:229</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a6d34bb7aa8883cabfa60052b65f3e6b7"><div class="ttname"><a href="namespaceMipsISA.html#a6d34bb7aa8883cabfa60052b65f3e6b7">MipsISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00238">utility.cc:238</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a157bc7af77ca28f7e1ba87ca34bf5894"><div class="ttname"><a href="namespaceMipsISA.html#a157bc7af77ca28f7e1ba87ca34bf5894">MipsISA::fpConvert</a></div><div class="ttdeci">uint64_t fpConvert(ConvertType cvt_type, double fp_val)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00058">utility.cc:58</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a7b9549d2ac9bfe16e7e242e9d4359290"><div class="ttname"><a href="namespaceMipsISA.html#a7b9549d2ac9bfe16e7e242e9d4359290">MipsISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00118">utility.hh:118</a></div></div>
<div class="ttc" id="cpu_2static__inst_8hh_html"><div class="ttname"><a href="cpu_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html">GenericISA::DelaySlotPCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00294">types.hh:294</a></div></div>
<div class="ttc" id="arch_2mips_2types_8hh_html"><div class="ttname"><a href="arch_2mips_2types_8hh.html">types.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a756de51538a00fc0d506c7a2096b3f23"><div class="ttname"><a href="namespaceMipsISA.html#a756de51538a00fc0d506c7a2096b3f23">MipsISA::isNan</a></div><div class="ttdeci">bool isNan(void *val_ptr, int size)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00154">utility.cc:154</a></div></div>
<div class="ttc" id="base_2types_8hh_html"><div class="ttname"><a href="base_2types_8hh.html">types.hh</a></div><div class="ttdoc">Defines global host-dependent types: Counter, Tick, and (indirectly) {int,uint}{8,16,32,64}_t. </div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a2d30019aaec587d37a1e3bdb6e8f4461"><div class="ttname"><a href="namespaceMipsISA.html#a2d30019aaec587d37a1e3bdb6e8f4461">MipsISA::getCondCode</a></div><div class="ttdeci">bool getCondCode(uint32_t fcsr, int cc_idx)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00120">utility.cc:120</a></div></div>
<div class="ttc" id="mips_2isa__traits_8hh_html"><div class="ttname"><a href="mips_2isa__traits_8hh.html">isa_traits.hh</a></div></div>
<div class="ttc" id="classGenericISA_1_1SimplePCState_html_a27933143813a79b65b4183ff1360909b"><div class="ttname"><a href="classGenericISA_1_1SimplePCState.html#a27933143813a79b65b4183ff1360909b">GenericISA::SimplePCState::npc</a></div><div class="ttdeci">Addr npc() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00151">types.hh:151</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a34f29e8ab2fffbe9be6ebbf940984638"><div class="ttname"><a href="namespaceMipsISA.html#a34f29e8ab2fffbe9be6ebbf940984638">MipsISA::getArgument</a></div><div class="ttdeci">uint64_t getArgument(ThreadContext *tc, int &amp;number, uint16_t size, bool fp)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00051">utility.cc:51</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_adba4f12c8773c48c30c85741bfa2f8c0"><div class="ttname"><a href="namespaceMipsISA.html#adba4f12c8773c48c30c85741bfa2f8c0">MipsISA::copyMiscRegs</a></div><div class="ttdeci">void copyMiscRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00264">utility.cc:264</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4142e18035ad884de1f750028d15907e"><div class="ttname"><a href="namespaceMipsISA.html#a4142e18035ad884de1f750028d15907e">MipsISA::buildRetPC</a></div><div class="ttdeci">PCState buildRetPC(const PCState &amp;curPC, const PCState &amp;callPC)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00048">utility.hh:48</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a73cf4ca470b403423d098470696507b4"><div class="ttname"><a href="namespaceMipsISA.html#a73cf4ca470b403423d098470696507b4">MipsISA::ConvertType</a></div><div class="ttdeci">ConvertType</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00046">types.hh:46</a></div></div>
<div class="ttc" id="namespaceMipsISA_html"><div class="ttname"><a href="namespaceMipsISA.html">MipsISA</a></div><div class="ttdef"><b>Definition:</b> <a href="mips_2decoder_8cc_source.html#l00033">decoder.cc:33</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_ad87cab71451b634ed7dc1f59d3255d73"><div class="ttname"><a href="namespaceMipsISA.html#ad87cab71451b634ed7dc1f59d3255d73">MipsISA::PageBytes</a></div><div class="ttdeci">const Addr PageBytes</div><div class="ttdef"><b>Definition:</b> <a href="mips_2isa__traits_8hh_source.html#l00049">isa_traits.hh:49</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_abcf95301177d85dc8df62a2ebe1a73a1"><div class="ttname"><a href="namespaceMipsISA.html#abcf95301177d85dc8df62a2ebe1a73a1">MipsISA::zeroRegisters</a></div><div class="ttdeci">void zeroRegisters(CPU *cpu)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00222">utility.cc:222</a></div></div>
<div class="ttc" id="classGenericISA_1_1DelaySlotPCState_html_af46e566f8d4812dbde3e22f134c787fe"><div class="ttname"><a href="classGenericISA_1_1DelaySlotPCState.html#af46e566f8d4812dbde3e22f134c787fe">GenericISA::DelaySlotPCState::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00326">types.hh:326</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1635df2ff598e536b6acda9452262568"><div class="ttname"><a href="namespaceMipsISA.html#a1635df2ff598e536b6acda9452262568">MipsISA::PCState</a></div><div class="ttdeci">GenericISA::DelaySlotPCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2mips_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="namespaceMipsISA_html_a9dd26121168ed03446715fcf542eb002"><div class="ttname"><a href="namespaceMipsISA.html#a9dd26121168ed03446715fcf542eb002">MipsISA::copyRegs</a></div><div class="ttdeci">void copyRegs(ThreadContext *src, ThreadContext *dest)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8cc_source.html#l00242">utility.cc:242</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a1afb0b4065513135cf7543096d80cfc4"><div class="ttname"><a href="namespaceMipsISA.html#a1afb0b4065513135cf7543096d80cfc4">MipsISA::inUserMode</a></div><div class="ttdeci">static bool inUserMode(ThreadContext *tc)</div><div class="ttdef"><b>Definition:</b> <a href="mips_2utility_8hh_source.html#l00075">utility.hh:75</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
