Metric,Value
detailedplace__design__instance__displacement__total,240.708
detailedplace__design__instance__displacement__mean,4.222
detailedplace__design__instance__displacement__max,12.454
detailedplace__route__wirelength__estimated,1031.78
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,15.658
detailedplace__timing__drv__max_slew_limit,0.968602
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.944593
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,1.38001e-05
detailedplace__power__switching__total,3.09727e-07
detailedplace__power__leakage__total,9.61577e-09
detailedplace__power__total,1.41194e-05
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,57
detailedplace__design__instance__area,803.779
detailedplace__design__instance__count__stdcell,57
detailedplace__design__instance__area__stdcell,803.779
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.0264162
detailedplace__design__instance__utilization__stdcell,0.0264162
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,15.7578
globalplace__power__internal__total,1.36416e-05
globalplace__power__switching__total,9.45482e-09
globalplace__power__leakage__total,7.29647e-09
globalplace__power__total,1.36583e-05
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,32
globalplace__design__instance__area,615.082
globalplace__design__instance__count__stdcell,32
globalplace__design__instance__area__stdcell,615.082
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.0202147
globalplace__design__instance__utilization__stdcell,0.0202147
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,15.657
placeopt__timing__drv__max_slew_limit,0.969254
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.946063
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,1.38e-05
placeopt__power__switching__total,3.09367e-07
placeopt__power__leakage__total,9.61577e-09
placeopt__power__total,1.4119e-05
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,57
placeopt__design__instance__area,803.779
placeopt__design__instance__count__stdcell,57
placeopt__design__instance__area__stdcell,803.779
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.0264162
placeopt__design__instance__utilization__stdcell,0.0264162
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,990.523
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,15.5207
globalroute__clock__skew__setup,0.0012593
globalroute__clock__skew__hold,0.0012593
globalroute__timing__drv__max_slew_limit,0.967071
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.938719
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,1.55211e-05
globalroute__power__switching__total,2.3192e-06
globalroute__power__leakage__total,1.00098e-08
globalroute__power__total,1.78503e-05
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,61
globalroute__design__instance__area,830.995
globalroute__design__instance__count__stdcell,61
globalroute__design__instance__area__stdcell,830.995
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.0273107
globalroute__design__instance__utilization__stdcell,0.0273107
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,990.523
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,15.514
cts__clock__skew__setup,0.00126399
cts__clock__skew__hold,0.00126399
cts__timing__drv__max_slew_limit,0.96868
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.94477
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,1.55276e-05
cts__power__switching__total,2.44185e-06
cts__power__leakage__total,1.00098e-08
cts__power__total,1.79795e-05
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,61
cts__design__instance__area,830.995
cts__design__instance__count__stdcell,61
cts__design__instance__area__stdcell,830.995
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.0273107
cts__design__instance__utilization__stdcell,0.0273107
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.2
finish__design_powergrid__drop__worst__net:VPWR__corner:default,6.12316e-06
finish__design_powergrid__voltage__worst__net:VGND__corner:default,5.11354e-06
finish__design_powergrid__drop__average__net:VGND__corner:default,3.80981e-07
finish__design_powergrid__drop__worst__net:VGND__corner:default,5.11354e-06
finish__design__instance__count__class:fill_cell,93
finish__design__instance__count__class:other,2313
finish__design__instance__count__class:buffer,16
finish__design__instance__count__class:clock_buffer,3
finish__design__instance__count__class:timing_repair_buffer,12
finish__design__instance__count__class:clock_inverter,1
finish__design__instance__count__class:sequential_cell,9
finish__design__instance__count__class:multi_input_combinational_cell,20
finish__timing__setup__tns,0
finish__timing__setup__ws,15.4784
finish__clock__skew__setup,0.00801492
finish__clock__skew__hold,0.00801492
finish__timing__drv__max_slew_limit,0.953259
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.908937
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,1.5493e-05
finish__power__switching__total,2.97572e-06
finish__power__leakage__total,1.83763e-06
finish__power__total,2.03063e-05
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2374
finish__design__instance__area,30175.3
finish__design__instance__count__stdcell,2374
finish__design__instance__area__stdcell,30175.3
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.991711
finish__design__instance__utilization__stdcell,0.991711
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,88
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,9
detailedroute__route__wirelength__iter:1,1013
detailedroute__route__drc_errors__iter:2,0
detailedroute__route__wirelength__iter:2,1003
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,1003
detailedroute__route__vias,259
detailedroute__route__vias__singlecut,259
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,15.7587
floorplan__power__internal__total,1.36415e-05
floorplan__power__switching__total,8.487e-09
floorplan__power__leakage__total,7.29647e-09
floorplan__power__total,1.36573e-05
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,32
floorplan__design__instance__area,615.082
floorplan__design__instance__count__stdcell,32
floorplan__design__instance__area__stdcell,615.082
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.0202147
floorplan__design__instance__utilization__stdcell,0.0202147
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
