Allocating arrays of size 2000 elements.
Done allocating arrays.
Perfoming the fast_c compute loop...
Sum of arrays is: 6999500.000000
Freeing arrays...
Done.
CORE ID: 0 PROCESSED AN EXIT EVENT

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_7
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           11630
     GetS:                                       10905
     GetX:                                       725
     GetSEx:                                     0
- Total misses:                                  240
     GetS, miss on arrival:                      176
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      59
     GetX, miss after being blocked:             5
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    11390
     GetS, hit on arrival:                       10268
     GetS, hit after being blocked:              461
     GetX, hit on arrival:                       424
     GetX, hit after being blocked:              237
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.936%
- Miss ratio:                                    2.064%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   176
- GetX   I->M:                                   58
- GetX   S->M:                                   6
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    11932
- Requests handled by MSHR (MSHR hits):          943
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        56
- Latency GetS   I->S                            47
- Latency GetX   I->M                            81
- Latency GetX   S->M                            110

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_4
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           12790
     GetS:                                       11808
     GetX:                                       982
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      249
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      60
     GetX, miss after being blocked:             8
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    12473
     GetS, hit on arrival:                       11019
     GetS, hit after being blocked:              540
     GetX, hit on arrival:                       671
     GetX, hit after being blocked:              243
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.522%
- Miss ratio:                                    2.478%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   249
- GetX   I->M:                                   60
- GetX   S->M:                                   8
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 4]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    13175
- Requests handled by MSHR (MSHR hits):          1108
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        55
- Latency GetS   I->S                            50
- Latency GetX   I->M                            74
- Latency GetX   S->M                            133

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_2
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           13400
     GetS:                                       12418
     GetX:                                       982
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      248
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      60
     GetX, miss after being blocked:             9
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    13083
     GetS, hit on arrival:                       11648
     GetS, hit after being blocked:              522
     GetX, hit on arrival:                       677
     GetX, hit after being blocked:              236
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.634%
- Miss ratio:                                    2.366%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   248
- GetX   I->M:                                   60
- GetX   S->M:                                   9
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 5]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    13787
- Requests handled by MSHR (MSHR hits):          1084
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        54
- Latency GetS   I->S                            47
- Latency GetX   I->M                            76
- Latency GetX   S->M                            145

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_4
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           317
     GetS:                                       249
     GetX:                                       68
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      249
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      68
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   249
- GetS   M(present at another cache):            0
- GetX   I->M:                                   60
- GetX   S->M:                                   8
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 24
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    798
- Requests handled by MSHR (MSHR hits):          387
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        43
- Latency GetS   I->S                            44
- Latency GetX   I->M                            68
- Latency GetX   S->M                            72
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

Ariel Memory Management Statistics:
---------------------------------------------------------------------
Page Table Sizes:
- Map entries at level 0         238
Page Table Coverages:
- Bytes at level 0              974848

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_3
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           12948
     GetS:                                       11966
     GetX:                                       982
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      249
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      60
     GetX, miss after being blocked:             8
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    12631
     GetS, hit on arrival:                       11173
     GetS, hit after being blocked:              544
     GetX, hit on arrival:                       672
     GetX, hit after being blocked:              242
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.552%
- Miss ratio:                                    2.448%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   249
- GetX   I->M:                                   60
- GetX   S->M:                                   8
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 2]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    13334
- Requests handled by MSHR (MSHR hits):          1111
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        52
- Latency GetS   I->S                            46
- Latency GetX   I->M                            74
- Latency GetX   S->M                            124

------------------------------------------------------------------------
--- Cache Stats
--- Name: L3cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           13695
     GetS:                                       10839
     GetX:                                       2856
     GetSEx:                                     0
- Total misses:                                  11113
     GetS, miss on arrival:                      8438
     GetS, miss after being blocked:             11
     GetX, miss on arrival:                      2641
     GetX, miss after being blocked:             23
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    2582
     GetS, hit on arrival:                       2313
     GetS, hit after being blocked:              77
     GetX, hit on arrival:                       191
     GetX, hit after being blocked:              1
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     18.854%
- Miss ratio:                                    81.146%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   7546
- GetS   M(present at another cache):            903
- GetX   I->M:                                   2351
- GetX   S->M:                                   0
- GetX   M(present at another cache):            313
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 188
- PutM received:                                 1378
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    32328
- Requests handled by MSHR (MSHR hits):          11303
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        81
- Latency GetS   I->S                            87
- Latency GetS   M                               34
- Latency GetX   I->M                            87
- Latency GetX   M                               35
- NACKs sent (MSHR Full, TopCC):                  119
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_5
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           12372
     GetS:                                       11647
     GetX:                                       725
     GetSEx:                                     0
- Total misses:                                  243
     GetS, miss on arrival:                      178
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      59
     GetX, miss after being blocked:             6
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    12129
     GetS, hit on arrival:                       11007
     GetS, hit after being blocked:              462
     GetX, hit on arrival:                       425
     GetX, hit after being blocked:              235
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     98.036%
- Miss ratio:                                    1.964%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   178
- GetX   I->M:                                   58
- GetX   S->M:                                   7
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    12679
- Requests handled by MSHR (MSHR hits):          946
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        55
- Latency GetS   I->S                            46
- Latency GetX   I->M                            79
- Latency GetX   S->M                            136

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_6
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           11891
     GetS:                                       11166
     GetX:                                       725
     GetSEx:                                     0
- Total misses:                                  243
     GetS, miss on arrival:                      178
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      59
     GetX, miss after being blocked:             6
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    11648
     GetS, hit on arrival:                       10532
     GetS, hit after being blocked:              456
     GetX, hit on arrival:                       425
     GetX, hit after being blocked:              235
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.956%
- Miss ratio:                                    2.044%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   178
- GetX   I->M:                                   58
- GetX   S->M:                                   7
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 1]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    12196
- Requests handled by MSHR (MSHR hits):          940
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        58
- Latency GetS   I->S                            49
- Latency GetX   I->M                            82
- Latency GetX   S->M                            141

--------------------------------------------------------------------
--- Main Memory Stats
--- Name: memory
--------------------------------------------------------------------
- GetS received (read):  7546
- GetX received (read):  2351
- GetSEx received (read):  0
- PutM received (write):  0
- Avg. Requests outstanding/cycle: 0.192

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_2
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           317
     GetS:                                       248
     GetX:                                       69
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      248
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      68
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   248
- GetS   M(present at another cache):            0
- GetX   I->M:                                   61
- GetX   S->M:                                   8
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 29
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    803
- Requests handled by MSHR (MSHR hits):          391
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        42
- Latency GetS   I->S                            41
- Latency GetX   I->M                            71
- Latency GetX   S->M                            78
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_1
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           13396
     GetS:                                       12414
     GetX:                                       982
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      248
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      60
     GetX, miss after being blocked:             9
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    13079
     GetS, hit on arrival:                       11622
     GetS, hit after being blocked:              544
     GetX, hit on arrival:                       679
     GetX, hit after being blocked:              234
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.634%
- Miss ratio:                                    2.366%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   248
- GetX   I->M:                                   59
- GetX   S->M:                                   10
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 2]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    13796
- Requests handled by MSHR (MSHR hits):          1104
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        59
- Latency GetS   I->S                            54
- Latency GetX   I->M                            76
- Latency GetX   S->M                            131

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_3
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           317
     GetS:                                       249
     GetX:                                       68
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      249
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      68
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   249
- GetS   M(present at another cache):            0
- GetX   I->M:                                   60
- GetX   S->M:                                   8
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 25
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    788
- Requests handled by MSHR (MSHR hits):          388
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        40
- Latency GetS   I->S                            40
- Latency GetX   I->M                            68
- Latency GetX   S->M                            68
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l1cache_0
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           761657
     GetS:                                       558946
     GetX:                                       202711
     GetSEx:                                     0
- Total misses:                                  20665
     GetS, miss on arrival:                      17754
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      2906
     GetX, miss after being blocked:             5
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    740992
     GetS, hit on arrival:                       506300
     GetS, hit after being blocked:              34892
     GetX, hit on arrival:                       190719
     GetX, hit after being blocked:              9081
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     97.287%
- Miss ratio:                                    2.713%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   17754
- GetX   I->M:                                   2877
- GetX   S->M:                                   34
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 285]
- PUTE sent due to [inv, evictions]:             [0, 3125]
- PUTX sent due to [inv, evictions]:             [0, 16639]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    782587
- Requests handled by MSHR (MSHR hits):          64643
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        61
- Latency GetS   I->S                            57
- Latency GetX   I->M                            88
- Latency GetX   S->M                            87

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_6
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           243
     GetS:                                       178
     GetX:                                       65
     GetSEx:                                     0
- Total misses:                                  243
     GetS, miss on arrival:                      178
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      65
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   178
- GetS   M(present at another cache):            0
- GetX   I->M:                                   58
- GetX   S->M:                                   7
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 19
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    625
- Requests handled by MSHR (MSHR hits):          306
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        44
- Latency GetS   I->S                            43
- Latency GetX   I->M                            76
- Latency GetX   S->M                            81
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_7
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           240
     GetS:                                       176
     GetX:                                       64
     GetSEx:                                     0
- Total misses:                                  240
     GetS, miss on arrival:                      176
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      64
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   176
- GetS   M(present at another cache):            0
- GetX   I->M:                                   58
- GetX   S->M:                                   6
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 21
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    615
- Requests handled by MSHR (MSHR hits):          303
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        42
- Latency GetS   I->S                            41
- Latency GetX   I->M                            75
- Latency GetX   S->M                            61
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_1
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           317
     GetS:                                       248
     GetX:                                       69
     GetSEx:                                     0
- Total misses:                                  317
     GetS, miss on arrival:                      248
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      68
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   248
- GetS   M(present at another cache):            0
- GetX   I->M:                                   60
- GetX   S->M:                                   9
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 24
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    819
- Requests handled by MSHR (MSHR hits):          403
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        45
- Latency GetS   I->S                            48
- Latency GetX   I->M                            69
- Latency GetX   S->M                            73
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_0
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           20665
     GetS:                                       17754
     GetX:                                       2911
     GetSEx:                                     0
- Total misses:                                  11656
     GetS, miss on arrival:                      9282
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      2374
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    9009
     GetS, hit on arrival:                       8472
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       537
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     43.595%
- Miss ratio:                                    56.405%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   9282
- GetS   M(present at another cache):            0
- GetX   I->M:                                   2338
- GetX   S->M:                                   36
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 307
- PutM received:                                 3125
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 1]
- PUTE sent due to [inv, evictions]:             [0, 1378]
- PUTX sent due to [inv, evictions]:             [0, 5880]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    53562
- Requests handled by MSHR (MSHR hits):          11921
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        90
- Latency GetS   I->S                            90
- Latency GetX   I->M                            98
- Latency GetX   S->M                            71
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache_5
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           243
     GetS:                                       178
     GetX:                                       65
     GetSEx:                                     0
- Total misses:                                  243
     GetS, miss on arrival:                      178
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      65
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    0
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     0.000%
- Miss ratio:                                    100.000%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   178
- GetS   M(present at another cache):            0
- GetX   I->M:                                   58
- GetX   S->M:                                   7
- GetX   M(present at another cache):            0
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 19
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    627
- Requests handled by MSHR (MSHR hits):          309
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        42
- Latency GetS   I->S                            40
- Latency GetX   I->M                            73
- Latency GetX   S->M                            83
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0

Simulation is complete, simulated time: 1.68369 ms
