
---------- Begin Simulation Statistics ----------
final_tick                               1955592003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68880                       # Simulator instruction rate (inst/s)
host_mem_usage                                1004068                       # Number of bytes of host memory used
host_op_rate                                   130385                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 29761.90                       # Real time elapsed on the host
host_tick_rate                               24983852                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000002                       # Number of instructions simulated
sim_ops                                    3880515024                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.743567                       # Number of seconds simulated
sim_ticks                                743566951750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358811                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        717620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        11132                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     73479119                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    626967068                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     94646134                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391183783                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    296537649                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     728477785                       # Number of BP lookups
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorCorrect       281133                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.loop_predictor.loopPredictorWrong        14751                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorCorrect      2140028                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.statistical_corrector.scPredictorWrong      3700346                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderCorrect      1987372                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.bimodalAltMatchProviderWrong       646818                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::0     37075227                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::2      3937979                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::4      4262942                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::6      2620108                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::7      3216091                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::8      2804523                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::9      2350801                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::10      2419116                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::11      2403347                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::12      2340003                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::13      1467933                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::14      1411952                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::15       696131                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::16       738523                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::17       305577                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::18       301521                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::19       104529                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::20        92004                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::22        38239                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::24        14255                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::26         5033                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::28          789                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderCorrect      3108533                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWouldHaveHit      2647749                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageAltMatchProviderWrong      1236879                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.tage.tageBimodalProviderCorrect    128745596                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus_1.branchPred.tage.tageBimodalProviderWrong      4138292                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::2      6412393                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::4      6745224                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::6      4375790                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::7      6122644                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::8      5147928                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::9      4324790                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::10      4764653                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::11      5704727                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::12      5690484                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::13      4109015                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::14      4104036                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::15      2714595                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::16      2793070                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::17      1580191                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::18      1520277                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::19       842386                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::20       890620                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::22       377378                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::24       188023                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::26       103838                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::28        56838                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProvider::30        37723                       # TAGE provider for longest match
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderCorrect     58440811                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWouldHaveHit      1144442                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus_1.branchPred.tage.tageLongestMatchProviderWrong      5820400                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus_1.branchPred.usedRAS      31745244                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorCorrect       378957                       # Number of time the WH predictor is the provider and the prediction is correct
system.switch_cpus_1.branchPred.wormholepredictor.whPredictorWrong        11175                       # Number of time the WH predictor is the provider and the prediction is wrong
system.switch_cpus_1.branchPredindirectMispredicted     60621348                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1402768139                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      945764995                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     73479129                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908758                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     97761601                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2148446331                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299047                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1152334481                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.642144                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.511249                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    622491046     54.02%     54.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168323837     14.61%     68.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     68816565      5.97%     74.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     92489165      8.03%     82.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     41188861      3.57%     86.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     24719616      2.15%     88.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17378277      1.51%     89.85% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     19165513      1.66%     91.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     97761601      8.48%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1152334481                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729213                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841309                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042932                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783863     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042380     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338141      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299047                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381082                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299047                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.487134                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.487134                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    413100334                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5019193810                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      318633647                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       533751504                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     73562993                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles    139888513                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         335337946                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              876080                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         119234962                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              302666                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         728477785                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       327765991                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           976925375                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     18552246                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           75                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3164115885                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          158                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     147125986                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.489854                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    428448380                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    126391378                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.127660                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1478936997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.061062                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.658107                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      576861083     39.01%     39.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       33151495      2.24%     41.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       49726626      3.36%     44.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       37310559      2.52%     47.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       41776579      2.82%     49.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       58810189      3.98%     53.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       61300293      4.14%     58.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       27442264      1.86%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      592557909     40.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1478936997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13454                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6251                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               8196906                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     95633081                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      301142065                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.899472                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          464189231                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        119234838                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     253796357                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    503569013                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           93                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1209332                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    207413034                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4040732251                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    344954393                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     55795778                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   2824769918                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       248119                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       197537                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     73562993                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       489267                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         1123                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      9984051                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       351826                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       115622                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads          216                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    262526074                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    111074882                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       115622                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     91168771                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4464310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2991937264                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          2773470377                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.691021                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2067490669                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.864977                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           2790008936                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3349846210                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2346573352                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.672434                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.672434                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     32628932      1.13%      1.13% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2340068876     81.24%     82.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       262493      0.01%     82.38% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      4953538      0.17%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          263      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          570      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1660      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3342      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           25      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.55% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    371152342     12.88%     95.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    131492089      4.56%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1044      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          520      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   2880565696                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          8490                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        17525                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8238                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14011                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 0                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate                0                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   2847928274                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   7617313977                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   2773462139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6189254681                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4040732069                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      2880565696                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          182                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2148433172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued    377263113                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          134                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   3418316770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1478936997                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.947727                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.895267                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    666748879     45.08%     45.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     65382614      4.42%     49.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     56476461      3.82%     53.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     59086012      4.00%     57.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4    631243031     42.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1478936997                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.936991                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         327766021                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  75                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     13938953                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     11445847                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    503569013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    207413034                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1224499298                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1487133903                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     281806595                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656992                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    116343265                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      397437979                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents       152969                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1097535                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  10672296687                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4650607890                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5429253697                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       586415632                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       147023                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     73562993                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    139713021                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3151596654                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        14940                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6010479680                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles          771                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           48                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       526438139                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           46                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5095318232                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8416646093                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1134924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6962938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          610                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13925877                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            610                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             341298                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       272004                       # Transaction distribution
system.membus.trans_dist::CleanEvict            86807                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17511                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17511                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        341298                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1076429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1076429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1076429                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40372032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     40372032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40372032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358809                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358809    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358809                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1885233000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1968756250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1955592003000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5897673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2462786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3753234                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1106339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1065265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1065265                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3753235                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2144439                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11259703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9629112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20888815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    480413952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    345631104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              826045056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          359421                       # Total snoops (count)
system.tol2bus.snoopTraffic                  17408256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7322360                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000084                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009157                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7321746     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    614      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7322360                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        12906954500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4814833943                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5631639915                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      3752491                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      2851639                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6604130                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      3752491                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      2851639                       # number of overall hits
system.l2.overall_hits::total                 6604130                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          744                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       358065                       # number of demand (read+write) misses
system.l2.demand_misses::total                 358809                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          744                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       358065                       # number of overall misses
system.l2.overall_misses::total                358809                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     70988500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  32495993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32566981500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     70988500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  32495993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32566981500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      3753235                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3209704                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6962939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      3753235                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3209704                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6962939                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.111557                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051531                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.111557                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051531                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 95414.650538                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 90754.452404                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90764.115449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 95414.650538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 90754.452404                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90764.115449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              272004                       # number of writebacks
system.l2.writebacks::total                    272004                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       358065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            358809                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       358065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           358809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     63548500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  28915343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  28978891500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     63548500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  28915343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  28978891500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.111557                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.111557                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051531                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 85414.650538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80754.452404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80764.115449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 85414.650538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80754.452404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80764.115449                       # average overall mshr miss latency
system.l2.replacements                         359421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2190782                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2190782                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2190782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2190782                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3753230                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3753230                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3753230                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3753230                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data      1047754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1047754                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        17511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17511                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   1465025000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1465025000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1065265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1065265                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.016438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83663.126035                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83663.126035                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        17511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17511                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1289915000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1289915000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.016438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73663.126035                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73663.126035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      3752491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3752491                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     70988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70988500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      3753235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3753235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000198                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 95414.650538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95414.650538                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          744                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     63548500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63548500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000198                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 85414.650538                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85414.650538                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1803885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1803885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       340554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          340554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  31030968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  31030968000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2144439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2144439                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.158808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.158808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 91119.082436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91119.082436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       340554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       340554                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  27625428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27625428000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.158808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.158808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 81119.082436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81119.082436                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    23237593                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    392189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.251007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     147.362676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       125.200491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1590.366921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst            2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1171.114488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst   134.029086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 29597.926339                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004497                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003821                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.048534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.035740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.004090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.903257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5785                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        26624                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111766405                       # Number of tag accesses
system.l2.tags.data_accesses                111766405                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        47616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22916160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22963776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        47616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17408256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17408256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       358065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       272004                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             272004                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        64037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     30819229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              30883266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        64037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            64037                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23411820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23411820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23411820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        64037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     30819229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             54295087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    272004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    358039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001758990500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15422                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15422                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1171682                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             256768                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358809                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     272004                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358809                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   272004                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17214                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7446308250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1793915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14173489500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20754.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39504.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358809                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               272004                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  310041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      92                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       616077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.525420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.037017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    10.994106                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       602079     97.73%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13858      2.25%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           84      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           16      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       616077                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15422                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.263844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.028297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.351870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-9               3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10-11            12      0.08%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-13             6      0.04%      0.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            25      0.16%      0.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           264      1.71%      2.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1387      8.99%     11.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3160     20.49%     31.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3896     25.26%     56.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          3187     20.67%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1904     12.35%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29           904      5.86%     95.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           394      2.55%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           161      1.04%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            79      0.51%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            26      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            10      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15422                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.635910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.609222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.954874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3589     23.27%     23.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               75      0.49%     23.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10137     65.73%     89.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1605     10.41%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.10%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15422                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22962112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17406784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22963776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17408256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        30.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     30.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  743577893000                       # Total gap between requests
system.mem_ctrls.avgGap                    1178761.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        47616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22914496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17406784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 64037.273157359632                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 30816990.919338557869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23409840.847596544772                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       358065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       272004                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     32838250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14140651250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17608273497750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     44137.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39491.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  64735347.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2199034320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1168810665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1280694660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          708964740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     58696276080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181938760560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     132318121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       378310662945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        508.778210                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 342094791000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24829220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 376642940750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2199776880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1169201550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1281015960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          710776080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     58696276080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181610353350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     132594675360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       378262075260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.712866                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 342809487500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24829220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375928244250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1350602434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67275811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    323419368                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1741297613                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1350602434                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67275811                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    323419368                       # number of overall hits
system.cpu.icache.overall_hits::total      1741297613                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      2262779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       123860                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      4346623                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        6733262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      2262779                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       123860                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      4346623                       # number of overall misses
system.cpu.icache.overall_misses::total       6733262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   1612316000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  52600228000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  54212544000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   1612316000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  52600228000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  54212544000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865213                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399671                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    327765991                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1748030875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865213                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399671                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    327765991                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1748030875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001673                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.013261                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001673                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.013261                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12101.401019                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8051.453218                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12101.401019                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8051.453218                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          693                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.312500                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      6139361                       # number of writebacks
system.cpu.icache.writebacks::total           6139361                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       593388                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       593388                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       593388                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       593388                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       123860                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      3753235                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3877095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       123860                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      3753235                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3877095                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  45235404000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  46723860000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  45235404000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  46723860000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.011451                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002218                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.011451                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002218                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.377216                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12051.254870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.377216                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12051.254870                       # average overall mshr miss latency
system.cpu.icache.replacements                6139361                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1350602434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67275811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    323419368                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1741297613                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      2262779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       123860                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      4346623                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       6733262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   1612316000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  52600228000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  54212544000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865213                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399671                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    327765991                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1748030875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001673                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001838                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.013261                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003852                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13017.245277                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12101.401019                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8051.453218                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       593388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       593388                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       123860                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      3753235                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3877095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   1488456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  45235404000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  46723860000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001838                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.011451                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002218                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12017.245277                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12052.377216                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12051.254870                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.281925                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1747437486                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           6139873                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            284.604826                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   372.341674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.900963                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   135.039287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.727230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007619                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.263749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998598                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3502201623                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3502201623                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    372213442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16374285                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    416322754                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        804910481                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    372213442                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16374285                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    416322754                       # number of overall hits
system.cpu.dcache.overall_hits::total       804910481                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10856077                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       144601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4398965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15399643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10856077                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       144601                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4398965                       # number of overall misses
system.cpu.dcache.overall_misses::total      15399643                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3212583500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  89549518996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  92762102496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3212583500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  89549518996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  92762102496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518886                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    420721719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    820310124                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518886                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    420721719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    820310124                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.008754                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.010456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018773                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028340                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.008754                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.010456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018773                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 22216.883009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 20356.951918                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6023.652788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 22216.883009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 20356.951918                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6023.652788                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15280                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1312                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.646341                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          252                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12430737                       # number of writebacks
system.cpu.dcache.writebacks::total          12430737                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      1189261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1189261                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      1189261                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1189261                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       144601                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3209704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3354305                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       144601                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3209704                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3354305                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3067982500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  67543329497                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  70611311997                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3067982500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  67543329497                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  70611311997                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.008754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.007629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004089                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.008754                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.007629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004089                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 21216.883009                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21043.476126                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21050.951538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 21216.883009                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21043.476126                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 21050.951538                       # average overall mshr miss latency
system.cpu.dcache.replacements               14209870                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    225676570                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11921430                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    321060876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       558658876                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1624328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        91415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3322693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5038436                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2452848000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  74252625500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76705473500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    324383569                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    563697312                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.010243                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008938                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26832.007876                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 22347.121898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15224.064273                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1177208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1177208                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        91415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2145485                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2236900                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2361433000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  53411418000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  55772851000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007610                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.006614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25832.007876                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 24894.799078                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24933.099826                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146536872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4452855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95261878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246251605                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9231749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        53186                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1076272                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10361207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    759735500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  15296893496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16056628996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506041                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338150                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059266                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011803                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.011172                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 14284.501561                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 14212.850930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1549.687116                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data        12053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12053                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        53186                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1064219                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1117405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    706549500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  14131911497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14838460997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.011803                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.011047                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13284.501561                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 13279.138502                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13279.393771                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           819120863                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14210382                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.642424                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   294.731095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.752567                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   194.513036                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.575647                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.044439                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.379908                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          258                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1654830630                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1654830630                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1955592003000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 832050170500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
