Analysis & Synthesis report for 10M08
Sun May 07 22:47:28 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |master_bridge|uart:umd|uart_tx_state
  9. State Machine - |master_bridge|uart:umd|uart_rx_state
 10. State Machine - |master_bridge|i2c_master:i2c_master_0|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Parameter Settings for User Entity Instance: master:master_m
 15. Parameter Settings for User Entity Instance: i2c_master:i2c_master_0
 16. Parameter Settings for User Entity Instance: uart:umd
 17. Parameter Settings for User Entity Instance: ora:ora_0
 18. Port Connectivity Checks: "ora:ora_0"
 19. Port Connectivity Checks: "uart:umd"
 20. Port Connectivity Checks: "i2c_master:i2c_master_0"
 21. Port Connectivity Checks: "master:master_m"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 07 22:47:28 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; 10M08                                       ;
; Top-level Entity Name              ; master_bridge                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 0                                           ;
;     Total combinational functions  ; 0                                           ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8GES   ;                    ;
; Top-level entity name                                                      ; master_bridge      ; 10M08              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+
; ora.vhd                          ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd           ;         ;
; OV9712.vhd                       ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/OV9712.vhd        ;         ;
; ucp.vhd                          ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ucp.vhd           ;         ;
; uart.vhd                         ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd          ;         ;
; i2c_master.vhd                   ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd    ;         ;
; ora_math.vhd                     ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd      ;         ;
; ora_types.vhd                    ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_types.vhd     ;         ;
; global_types.vhd                 ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/global_types.vhd  ;         ;
; master.vhd                       ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd        ;         ;
; master_bridge.vhd                ; yes             ; User VHDL File  ; C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
;                                             ;                ;
; Total combinational functions               ; 0              ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 0              ;
;     -- 3 input functions                    ; 0              ;
;     -- <=2 input functions                  ; 0              ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 0              ;
;     -- arithmetic mode                      ; 0              ;
;                                             ;                ;
; Total registers                             ; 0              ;
;     -- Dedicated logic registers            ; 0              ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 22             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; cam_ena~output ;
; Maximum fan-out                             ; 1              ;
; Total fan-out                               ; 27             ;
; Average fan-out                             ; 0.55           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                  ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name   ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
; |master_bridge             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 22   ; 0            ; 0          ; |master_bridge      ; master_bridge ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+---------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_bridge|uart:umd|uart_tx_state                                                                           ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; Name                            ; uart_tx_state.tx_send_stop_bit ; uart_tx_state.tx_send_data ; uart_tx_state.tx_send_start_bit ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; uart_tx_state.tx_send_start_bit ; 0                              ; 0                          ; 0                               ;
; uart_tx_state.tx_send_data      ; 0                              ; 1                          ; 1                               ;
; uart_tx_state.tx_send_stop_bit  ; 1                              ; 0                          ; 1                               ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_bridge|uart:umd|uart_rx_state                                                                       ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; Name                           ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; uart_rx_state.rx_get_start_bit ; 0                             ; 0                         ; 0                              ;
; uart_rx_state.rx_get_data      ; 0                             ; 1                         ; 1                              ;
; uart_rx_state.rx_get_stop_bit  ; 1                             ; 0                         ; 1                              ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |master_bridge|i2c_master:i2c_master_0|state                                                                                     ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; Name           ; state.stop ; state.mstr_ack ; state.slv_ack2 ; state.rd ; state.wr ; state.slv_ack1 ; state.command ; state.start ; state.ready ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+
; state.ready    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 0           ;
; state.start    ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 1           ; 1           ;
; state.command  ; 0          ; 0              ; 0              ; 0        ; 0        ; 0              ; 1             ; 0           ; 1           ;
; state.slv_ack1 ; 0          ; 0              ; 0              ; 0        ; 0        ; 1              ; 0             ; 0           ; 1           ;
; state.wr       ; 0          ; 0              ; 0              ; 0        ; 1        ; 0              ; 0             ; 0           ; 1           ;
; state.rd       ; 0          ; 0              ; 0              ; 1        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.slv_ack2 ; 0          ; 0              ; 1              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.mstr_ack ; 0          ; 1              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
; state.stop     ; 1          ; 0              ; 0              ; 0        ; 0        ; 0              ; 0             ; 0           ; 1           ;
+----------------+------------+----------------+----------------+----------+----------+----------------+---------------+-------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+------------------------------------------+--------------------------------------+
; Register name                            ; Reason for Removal                   ;
+------------------------------------------+--------------------------------------+
; ora:ora_0|mclk~reg0                      ; Stuck at GND due to stuck port clock ;
; ora:ora_0|pwdn                           ; Stuck at VCC due to stuck port clock ;
; ora:ora_0|c[0..3]                        ; Stuck at GND due to stuck port clock ;
; uart:umd|rx_baud_tick                    ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_data_sr[0]              ; Stuck at VCC due to stuck port clock ;
; uart:umd|uart_rx_bit                     ; Stuck at VCC due to stuck port clock ;
; uart:umd|uart_rx_bit_spacing[0]          ; Stuck at GND due to stuck port clock ;
; uart:umd|tx_baud_tick                    ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_count[0..2]             ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_data_vec[0..7]          ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_data                    ; Stuck at VCC due to stuck port clock ;
; uart:umd|tx_baud_counter[0..9]           ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_count[0..2]             ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_bit_spacing[1..3]       ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_bit_tick                ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_filter[0,1]             ; Stuck at VCC due to stuck port clock ;
; uart:umd|uart_rx_data_sr[1]              ; Stuck at VCC due to stuck port clock ;
; uart:umd|rx_baud_counter[0..5]           ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|count[0..8]      ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|stretch          ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|data_clk_prev    ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|scl_clk          ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|data_clk         ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|scl_ena          ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|sda_int          ; Stuck at VCC due to stuck port clock ;
; i2c_master:i2c_master_0|bit_cnt[0..2]    ; Stuck at VCC due to stuck port clock ;
; i2c_master:i2c_master_0|addr_rw[0..7]    ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|data_tx[0..7]    ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_state.tx_send_start_bit ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_state.tx_send_data      ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_tx_state.tx_send_stop_bit  ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_state.rx_get_start_bit  ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_state.rx_get_data       ; Stuck at GND due to stuck port clock ;
; uart:umd|uart_rx_state.rx_get_stop_bit   ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.ready      ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.start      ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.command    ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.slv_ack1   ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.wr         ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.rd         ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.slv_ack2   ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.mstr_ack   ; Stuck at GND due to stuck port clock ;
; i2c_master:i2c_master_0|state.stop       ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 98   ;                                      ;
+------------------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+---------------------------------------+-------------------------+----------------------------------------------------------------------------------+
; Register name                         ; Reason for Removal      ; Registers Removed due to This Register                                           ;
+---------------------------------------+-------------------------+----------------------------------------------------------------------------------+
; i2c_master:i2c_master_0|data_clk_prev ; Stuck at GND            ; i2c_master:i2c_master_0|scl_ena, i2c_master:i2c_master_0|addr_rw[7],             ;
;                                       ; due to stuck port clock ; i2c_master:i2c_master_0|addr_rw[6], i2c_master:i2c_master_0|addr_rw[5],          ;
;                                       ;                         ; i2c_master:i2c_master_0|addr_rw[4], i2c_master:i2c_master_0|addr_rw[3],          ;
;                                       ;                         ; i2c_master:i2c_master_0|addr_rw[2], i2c_master:i2c_master_0|addr_rw[1],          ;
;                                       ;                         ; i2c_master:i2c_master_0|addr_rw[0], i2c_master:i2c_master_0|data_tx[7],          ;
;                                       ;                         ; i2c_master:i2c_master_0|data_tx[6], i2c_master:i2c_master_0|data_tx[5],          ;
;                                       ;                         ; i2c_master:i2c_master_0|data_tx[4], i2c_master:i2c_master_0|data_tx[3],          ;
;                                       ;                         ; i2c_master:i2c_master_0|data_tx[2], i2c_master:i2c_master_0|data_tx[1],          ;
;                                       ;                         ; i2c_master:i2c_master_0|data_tx[0]                                               ;
; uart:umd|tx_baud_tick                 ; Stuck at GND            ; uart:umd|uart_tx_count[0], uart:umd|uart_tx_count[1], uart:umd|uart_tx_count[2], ;
;                                       ; due to stuck port clock ; uart:umd|uart_tx_data_vec[1], uart:umd|uart_tx_data_vec[2],                      ;
;                                       ;                         ; uart:umd|uart_tx_data_vec[3], uart:umd|uart_tx_data_vec[4],                      ;
;                                       ;                         ; uart:umd|uart_tx_data_vec[5], uart:umd|uart_tx_data_vec[6],                      ;
;                                       ;                         ; uart:umd|uart_tx_data_vec[7], uart:umd|uart_tx_data                              ;
; uart:umd|rx_baud_tick                 ; Stuck at GND            ; uart:umd|uart_rx_bit, uart:umd|uart_rx_bit_spacing[0],                           ;
;                                       ; due to stuck port clock ; uart:umd|uart_rx_bit_spacing[1], uart:umd|uart_rx_bit_spacing[2],                ;
;                                       ;                         ; uart:umd|uart_rx_bit_spacing[3], uart:umd|uart_rx_bit_tick,                      ;
;                                       ;                         ; uart:umd|uart_rx_filter[1], uart:umd|uart_rx_data_sr[1]                          ;
; i2c_master:i2c_master_0|stretch       ; Stuck at GND            ; i2c_master:i2c_master_0|data_clk, i2c_master:i2c_master_0|sda_int,               ;
;                                       ; due to stuck port clock ; i2c_master:i2c_master_0|bit_cnt[1], i2c_master:i2c_master_0|bit_cnt[0]           ;
+---------------------------------------+-------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:master_m ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; input_clk      ; 50000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_master:i2c_master_0 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                           ;
; bus_clk        ; 100000   ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:umd ;
+----------------+----------+---------------------------+
; Parameter Name ; Value    ; Type                      ;
+----------------+----------+---------------------------+
; baud           ; 115200   ; Signed Integer            ;
; clk_frq        ; 50000000 ; Signed Integer            ;
+----------------+----------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: ora:ora_0 ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; g_clk_r        ; 50000000 ; Signed Integer             ;
; m_clk_r        ; 10000000 ; Signed Integer             ;
; thresh         ; 200      ; Signed Integer             ;
; kernel         ; 1111     ; Unsigned Binary            ;
; buffer_c       ; 00       ; Unsigned Binary            ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ora:ora_0"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ora_pkt_ct ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ora_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:umd"                                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_tx_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_rx     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_rx_stb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2c_master:i2c_master_0"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; addr[6]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[5]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[4]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[2]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr[0]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "master:master_m"                                                                                                 ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity         ; Details                                                                                             ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; i2c_ena   ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; umd_ena   ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; umd_tx    ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; umd_r_ack ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; umd_t_stb ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; ora_ena   ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Output" but port on entity declared as "Bidir" ;
; cam_ena   ; Bidir  ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Input" but port on entity declared as "Bidir"  ;
+-----------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_io_obuf    ; 5                           ;
; cycloneiii_lcell_comb ; 2                           ;
;     normal            ; 2                           ;
;         0 data inputs ; 2                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Sun May 07 22:47:19 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 10M08 -c 10M08
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ora.vhd
    Info (12022): Found design unit 1: ora-gbehaviour File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 50
    Info (12023): Found entity 1: ora File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file ov9712.vhd
    Info (12022): Found design unit 1: OV9712 File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/OV9712.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file ucp.vhd
    Info (12022): Found design unit 1: ucp_lib File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ucp.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-rtl File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd Line: 54
    Info (12023): Found entity 1: uart File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/uart.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd Line: 56
    Info (12023): Found entity 1: i2c_master File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/i2c_master.vhd Line: 38
Info (12021): Found 2 design units, including 0 entities, in source file ora_math.vhd
    Info (12022): Found design unit 1: ora_math File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd Line: 7
    Info (12022): Found design unit 2: ora_math-body File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_math.vhd Line: 35
Info (12021): Found 1 design units, including 0 entities, in source file ora_types.vhd
    Info (12022): Found design unit 1: ora_types File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora_types.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file global_types.vhd
    Info (12022): Found design unit 1: global_types File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/global_types.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file master.vhd
    Info (12022): Found design unit 1: master-mbehaviour File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 55
    Info (12023): Found entity 1: master File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file master_bridge.vhd
    Info (12022): Found design unit 1: master_bridge-gbehaviour File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 62
    Info (12023): Found entity 1: master_bridge File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 31
Info (12127): Elaborating entity "master_bridge" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at master_bridge.vhd(33): used explicit default value for signal "LED1" because signal was never assigned a value File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at master_bridge.vhd(34): used explicit default value for signal "LED2" because signal was never assigned a value File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 34
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(77): object "ora_pkt_ct" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 77
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(78): object "ora_data" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 78
Warning (10541): VHDL Signal Declaration warning at master_bridge.vhd(93): used implicit default value for signal "umd_rx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 93
Warning (10541): VHDL Signal Declaration warning at master_bridge.vhd(94): used implicit default value for signal "umd_rx_stb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(95): object "umd_rx_ack" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 95
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(96): object "umd_tx_data" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 96
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(97): object "umd_tx_stb" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at master_bridge.vhd(114): object "i2c_ack_err" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 114
Info (12128): Elaborating entity "master" for hierarchy "master:master_m" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 225
Warning (10541): VHDL Signal Declaration warning at master.vhd(42): used implicit default value for signal "umd_tx" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at master.vhd(45): used implicit default value for signal "umd_r_ack" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at master.vhd(46): used implicit default value for signal "umd_t_stb" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 46
Warning (10541): VHDL Signal Declaration warning at master.vhd(85): used implicit default value for signal "i2c_clock" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 85
Warning (10541): VHDL Signal Declaration warning at master.vhd(89): used implicit default value for signal "umd_rx_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 89
Warning (10036): Verilog HDL or VHDL warning at master.vhd(91): object "umd_rx_stb" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 91
Warning (10492): VHDL Process Statement warning at master.vhd(341): signal "prev_umd_rx" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 341
Warning (10620): VHDL warning at master.vhd(341): comparison between unequal length operands always returns TRUE File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 341
Warning (10036): Verilog HDL or VHDL warning at master.vhd(355): object "i2c_state" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 355
Warning (10873): Using initial value X (don't care) for net "i2c_wr" at master.vhd(36) File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 36
Warning (10873): Using initial value X (don't care) for net "i2c_rw" at master.vhd(35) File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 35
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:i2c_master_0" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 254
Info (12128): Elaborating entity "uart" for hierarchy "uart:umd" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 276
Info (12128): Elaborating entity "ora" for hierarchy "ora:ora_0" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 299
Warning (10540): VHDL Signal Declaration warning at ora.vhd(42): used explicit default value for signal "ora_pkt_ct" because signal was never assigned a value File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 42
Warning (10541): VHDL Signal Declaration warning at ora.vhd(43): used implicit default value for signal "ora_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 43
Warning (10036): Verilog HDL or VHDL warning at ora.vhd(51): object "frame" assigned a value but never read File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 51
Warning (10540): VHDL Signal Declaration warning at ora.vhd(62): used explicit default value for signal "y_r" because signal was never assigned a value File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/ora.vhd Line: 62
Warning (12161): Node "master:master_m|umd_ena" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 41
Warning (12161): Node "master:master_m|ora_ena" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 48
Warning (12161): Node "master:master_m|i2c_ena" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master.vhd Line: 34
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "cam_ena" has no driver File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 40
    Warning (13040): bidirectional pin "reset_n" has no driver File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 55
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "mclk" is fed by GND File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 41
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED1" is stuck at GND File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 33
    Warning (13410): Pin "LED2" is stuck at GND File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 34
    Warning (13410): Pin "pwdn" is stuck at VCC File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 42
    Warning (13410): Pin "umd_rx" is stuck at VCC File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 52
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clock" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 37
    Warning (15610): No output dependent on input pin "vsync" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 43
    Warning (15610): No output dependent on input pin "href" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 44
    Warning (15610): No output dependent on input pin "pclk" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 45
    Warning (15610): No output dependent on input pin "cpi[0]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[1]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[2]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[3]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[4]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[5]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[6]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "cpi[7]" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 46
    Warning (15610): No output dependent on input pin "umd_tx" File: C:/Users/Matthew Fonken/Desktop/cam_vhdl_mod/10M08/master_bridge.vhd Line: 51
Info (21057): Implemented 22 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 4 output pins
    Info (21060): Implemented 5 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 682 megabytes
    Info: Processing ended: Sun May 07 22:47:28 2017
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


