ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB43:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c **** 
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 3


  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE43:
  79              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_SPI_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_SPI_MspInit:
  87              	.LVL0:
  88              	.LFB44:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 40
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 F0B5     		push	{r4, r5, r6, r7, lr}
  95              		.cfi_def_cfa_offset 20
  96              		.cfi_offset 4, -20
  97              		.cfi_offset 5, -16
  98              		.cfi_offset 6, -12
  99              		.cfi_offset 7, -8
 100              		.cfi_offset 14, -4
 101 0002 8BB0     		sub	sp, sp, #44
 102              		.cfi_def_cfa_offset 64
 103 0004 0400     		movs	r4, r0
  88:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0006 1422     		movs	r2, #20
 107 0008 0021     		movs	r1, #0
 108 000a 05A8     		add	r0, sp, #20
 109              	.LVL1:
 110              		.loc 1 88 20 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  89:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 113              		.loc 1 89 3 is_stmt 1 view .LVU19
 114              		.loc 1 89 10 is_stmt 0 view .LVU20
 115 0010 2368     		ldr	r3, [r4]
 116              		.loc 1 89 5 view .LVU21
 117 0012 2B4A     		ldr	r2, .L9
 118 0014 9342     		cmp	r3, r2
 119 0016 04D0     		beq	.L7
  90:Core/Src/stm32f0xx_hal_msp.c ****   {
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c **** 
  93:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
  99:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 100:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 101:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 102:Core/Src/stm32f0xx_hal_msp.c ****     */
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 108:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 109:Core/Src/stm32f0xx_hal_msp.c **** 
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 111:Core/Src/stm32f0xx_hal_msp.c **** 
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 5


 113:Core/Src/stm32f0xx_hal_msp.c ****   }
 114:Core/Src/stm32f0xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 120              		.loc 1 114 8 is_stmt 1 view .LVU22
 121              		.loc 1 114 10 is_stmt 0 view .LVU23
 122 0018 2A4A     		ldr	r2, .L9+4
 123 001a 9342     		cmp	r3, r2
 124 001c 20D0     		beq	.L8
 125              	.LVL3:
 126              	.L4:
 115:Core/Src/stm32f0xx_hal_msp.c ****   {
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
 119:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 120:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 121:Core/Src/stm32f0xx_hal_msp.c **** 
 122:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 123:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 124:Core/Src/stm32f0xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 125:Core/Src/stm32f0xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 126:Core/Src/stm32f0xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 127:Core/Src/stm32f0xx_hal_msp.c ****     */
 128:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 129:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 130:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 131:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 132:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 133:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 136:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 137:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 138:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 139:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 140:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 141:Core/Src/stm32f0xx_hal_msp.c **** 
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 144:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 145:Core/Src/stm32f0xx_hal_msp.c ****   }
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 147:Core/Src/stm32f0xx_hal_msp.c **** }
 127              		.loc 1 147 1 view .LVU24
 128 001e 0BB0     		add	sp, sp, #44
 129              		@ sp needed
 130 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 131              	.LVL4:
 132              	.L7:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 133              		.loc 1 95 5 is_stmt 1 view .LVU25
 134              	.LBB4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 135              		.loc 1 95 5 view .LVU26
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU27
 137 0022 294B     		ldr	r3, .L9+8
 138 0024 9A69     		ldr	r2, [r3, #24]
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 6


 139 0026 8021     		movs	r1, #128
 140 0028 4901     		lsls	r1, r1, #5
 141 002a 0A43     		orrs	r2, r1
 142 002c 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 143              		.loc 1 95 5 view .LVU28
 144 002e 9A69     		ldr	r2, [r3, #24]
 145 0030 0A40     		ands	r2, r1
 146 0032 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 147              		.loc 1 95 5 view .LVU29
 148 0034 019A     		ldr	r2, [sp, #4]
 149              	.LBE4:
  95:Core/Src/stm32f0xx_hal_msp.c **** 
 150              		.loc 1 95 5 view .LVU30
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU31
 152              	.LBB5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU32
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 154              		.loc 1 97 5 view .LVU33
 155 0036 5A69     		ldr	r2, [r3, #20]
 156 0038 8021     		movs	r1, #128
 157 003a 8902     		lsls	r1, r1, #10
 158 003c 0A43     		orrs	r2, r1
 159 003e 5A61     		str	r2, [r3, #20]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU34
 161 0040 5B69     		ldr	r3, [r3, #20]
 162 0042 0B40     		ands	r3, r1
 163 0044 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 164              		.loc 1 97 5 view .LVU35
 165 0046 029B     		ldr	r3, [sp, #8]
 166              	.LBE5:
  97:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 167              		.loc 1 97 5 view .LVU36
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 168              		.loc 1 103 5 view .LVU37
 103:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169              		.loc 1 103 25 is_stmt 0 view .LVU38
 170 0048 05A9     		add	r1, sp, #20
 171 004a E023     		movs	r3, #224
 172 004c 0593     		str	r3, [sp, #20]
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 104 5 is_stmt 1 view .LVU39
 104:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 104 26 is_stmt 0 view .LVU40
 175 004e DE3B     		subs	r3, r3, #222
 176 0050 4B60     		str	r3, [r1, #4]
 105:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 177              		.loc 1 105 5 is_stmt 1 view .LVU41
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 178              		.loc 1 106 5 view .LVU42
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 179              		.loc 1 106 27 is_stmt 0 view .LVU43
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 7


 180 0052 0133     		adds	r3, r3, #1
 181 0054 CB60     		str	r3, [r1, #12]
 107:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 182              		.loc 1 107 5 is_stmt 1 view .LVU44
 108:Core/Src/stm32f0xx_hal_msp.c **** 
 183              		.loc 1 108 5 view .LVU45
 184 0056 9020     		movs	r0, #144
 185 0058 C005     		lsls	r0, r0, #23
 186 005a FFF7FEFF 		bl	HAL_GPIO_Init
 187              	.LVL5:
 188 005e DEE7     		b	.L4
 189              	.L8:
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 190              		.loc 1 120 5 view .LVU46
 191              	.LBB6:
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 192              		.loc 1 120 5 view .LVU47
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 193              		.loc 1 120 5 view .LVU48
 194 0060 194B     		ldr	r3, .L9+8
 195 0062 DA69     		ldr	r2, [r3, #28]
 196 0064 8021     		movs	r1, #128
 197 0066 C901     		lsls	r1, r1, #7
 198 0068 0A43     		orrs	r2, r1
 199 006a DA61     		str	r2, [r3, #28]
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 200              		.loc 1 120 5 view .LVU49
 201 006c DA69     		ldr	r2, [r3, #28]
 202 006e 0A40     		ands	r2, r1
 203 0070 0392     		str	r2, [sp, #12]
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 204              		.loc 1 120 5 view .LVU50
 205 0072 039A     		ldr	r2, [sp, #12]
 206              	.LBE6:
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 207              		.loc 1 120 5 view .LVU51
 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 208              		.loc 1 122 5 view .LVU52
 209              	.LBB7:
 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 210              		.loc 1 122 5 view .LVU53
 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 211              		.loc 1 122 5 view .LVU54
 212 0074 5A69     		ldr	r2, [r3, #20]
 213 0076 8021     		movs	r1, #128
 214 0078 C902     		lsls	r1, r1, #11
 215 007a 0A43     		orrs	r2, r1
 216 007c 5A61     		str	r2, [r3, #20]
 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 217              		.loc 1 122 5 view .LVU55
 218 007e 5B69     		ldr	r3, [r3, #20]
 219 0080 0B40     		ands	r3, r1
 220 0082 0493     		str	r3, [sp, #16]
 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 221              		.loc 1 122 5 view .LVU56
 222 0084 049B     		ldr	r3, [sp, #16]
 223              	.LBE7:
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 8


 122:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 224              		.loc 1 122 5 view .LVU57
 128:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 225              		.loc 1 128 5 view .LVU58
 128:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 226              		.loc 1 128 25 is_stmt 0 view .LVU59
 227 0086 05AC     		add	r4, sp, #20
 228              	.LVL6:
 128:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 229              		.loc 1 128 25 view .LVU60
 230 0088 8023     		movs	r3, #128
 231 008a DB00     		lsls	r3, r3, #3
 232 008c 0593     		str	r3, [sp, #20]
 129:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 233              		.loc 1 129 5 is_stmt 1 view .LVU61
 129:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 234              		.loc 1 129 26 is_stmt 0 view .LVU62
 235 008e 0227     		movs	r7, #2
 236 0090 0697     		str	r7, [sp, #24]
 130:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 237              		.loc 1 130 5 is_stmt 1 view .LVU63
 131:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 238              		.loc 1 131 5 view .LVU64
 131:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 239              		.loc 1 131 27 is_stmt 0 view .LVU65
 240 0092 0326     		movs	r6, #3
 241 0094 0896     		str	r6, [sp, #32]
 132:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 242              		.loc 1 132 5 is_stmt 1 view .LVU66
 132:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 132 31 is_stmt 0 view .LVU67
 244 0096 0523     		movs	r3, #5
 245 0098 0993     		str	r3, [sp, #36]
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 246              		.loc 1 133 5 is_stmt 1 view .LVU68
 247 009a 0C4D     		ldr	r5, .L9+12
 248 009c 2100     		movs	r1, r4
 249 009e 2800     		movs	r0, r5
 250 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 251              	.LVL7:
 135:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 252              		.loc 1 135 5 view .LVU69
 135:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 253              		.loc 1 135 25 is_stmt 0 view .LVU70
 254 00a4 C023     		movs	r3, #192
 255 00a6 1B02     		lsls	r3, r3, #8
 256 00a8 0593     		str	r3, [sp, #20]
 136:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 257              		.loc 1 136 5 is_stmt 1 view .LVU71
 136:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 258              		.loc 1 136 26 is_stmt 0 view .LVU72
 259 00aa 0697     		str	r7, [sp, #24]
 137:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 260              		.loc 1 137 5 is_stmt 1 view .LVU73
 137:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 261              		.loc 1 137 26 is_stmt 0 view .LVU74
 262 00ac 0023     		movs	r3, #0
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 9


 263 00ae 0793     		str	r3, [sp, #28]
 138:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 264              		.loc 1 138 5 is_stmt 1 view .LVU75
 138:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 265              		.loc 1 138 27 is_stmt 0 view .LVU76
 266 00b0 0896     		str	r6, [sp, #32]
 139:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 267              		.loc 1 139 5 is_stmt 1 view .LVU77
 139:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 268              		.loc 1 139 31 is_stmt 0 view .LVU78
 269 00b2 0993     		str	r3, [sp, #36]
 140:Core/Src/stm32f0xx_hal_msp.c **** 
 270              		.loc 1 140 5 is_stmt 1 view .LVU79
 271 00b4 2100     		movs	r1, r4
 272 00b6 2800     		movs	r0, r5
 273 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 274              	.LVL8:
 275              		.loc 1 147 1 is_stmt 0 view .LVU80
 276 00bc AFE7     		b	.L4
 277              	.L10:
 278 00be C046     		.align	2
 279              	.L9:
 280 00c0 00300140 		.word	1073819648
 281 00c4 00380040 		.word	1073756160
 282 00c8 00100240 		.word	1073876992
 283 00cc 00040048 		.word	1207960576
 284              		.cfi_endproc
 285              	.LFE44:
 287              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 288              		.align	1
 289              		.global	HAL_SPI_MspDeInit
 290              		.syntax unified
 291              		.code	16
 292              		.thumb_func
 294              	HAL_SPI_MspDeInit:
 295              	.LVL9:
 296              	.LFB45:
 148:Core/Src/stm32f0xx_hal_msp.c **** 
 149:Core/Src/stm32f0xx_hal_msp.c **** /**
 150:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 151:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 153:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f0xx_hal_msp.c **** */
 155:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 156:Core/Src/stm32f0xx_hal_msp.c **** {
 297              		.loc 1 156 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		.loc 1 156 1 is_stmt 0 view .LVU82
 302 0000 10B5     		push	{r4, lr}
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 4, -8
 305              		.cfi_offset 14, -4
 157:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 306              		.loc 1 157 3 is_stmt 1 view .LVU83
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 10


 307              		.loc 1 157 10 is_stmt 0 view .LVU84
 308 0002 0368     		ldr	r3, [r0]
 309              		.loc 1 157 5 view .LVU85
 310 0004 0E4A     		ldr	r2, .L16
 311 0006 9342     		cmp	r3, r2
 312 0008 03D0     		beq	.L14
 158:Core/Src/stm32f0xx_hal_msp.c ****   {
 159:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 160:Core/Src/stm32f0xx_hal_msp.c **** 
 161:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 162:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 164:Core/Src/stm32f0xx_hal_msp.c **** 
 165:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 166:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 167:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 168:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 169:Core/Src/stm32f0xx_hal_msp.c ****     */
 170:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 171:Core/Src/stm32f0xx_hal_msp.c **** 
 172:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 173:Core/Src/stm32f0xx_hal_msp.c **** 
 174:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 175:Core/Src/stm32f0xx_hal_msp.c ****   }
 176:Core/Src/stm32f0xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 313              		.loc 1 176 8 is_stmt 1 view .LVU86
 314              		.loc 1 176 10 is_stmt 0 view .LVU87
 315 000a 0E4A     		ldr	r2, .L16+4
 316 000c 9342     		cmp	r3, r2
 317 000e 0BD0     		beq	.L15
 318              	.LVL10:
 319              	.L11:
 177:Core/Src/stm32f0xx_hal_msp.c ****   {
 178:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 179:Core/Src/stm32f0xx_hal_msp.c **** 
 180:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 181:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 185:Core/Src/stm32f0xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 186:Core/Src/stm32f0xx_hal_msp.c ****     PB14     ------> SPI2_MISO
 187:Core/Src/stm32f0xx_hal_msp.c ****     PB15     ------> SPI2_MOSI
 188:Core/Src/stm32f0xx_hal_msp.c ****     */
 189:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15);
 190:Core/Src/stm32f0xx_hal_msp.c **** 
 191:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 192:Core/Src/stm32f0xx_hal_msp.c **** 
 193:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 194:Core/Src/stm32f0xx_hal_msp.c ****   }
 195:Core/Src/stm32f0xx_hal_msp.c **** 
 196:Core/Src/stm32f0xx_hal_msp.c **** }
 320              		.loc 1 196 1 view .LVU88
 321              		@ sp needed
 322 0010 10BD     		pop	{r4, pc}
 323              	.LVL11:
 324              	.L14:
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 11


 163:Core/Src/stm32f0xx_hal_msp.c **** 
 325              		.loc 1 163 5 is_stmt 1 view .LVU89
 326 0012 0D4A     		ldr	r2, .L16+8
 327 0014 9369     		ldr	r3, [r2, #24]
 328 0016 0D49     		ldr	r1, .L16+12
 329 0018 0B40     		ands	r3, r1
 330 001a 9361     		str	r3, [r2, #24]
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 331              		.loc 1 170 5 view .LVU90
 332 001c 9020     		movs	r0, #144
 333              	.LVL12:
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 334              		.loc 1 170 5 is_stmt 0 view .LVU91
 335 001e E021     		movs	r1, #224
 336 0020 C005     		lsls	r0, r0, #23
 337 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 338              	.LVL13:
 339 0026 F3E7     		b	.L11
 340              	.LVL14:
 341              	.L15:
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 342              		.loc 1 182 5 is_stmt 1 view .LVU92
 343 0028 074A     		ldr	r2, .L16+8
 344 002a D369     		ldr	r3, [r2, #28]
 345 002c 0849     		ldr	r1, .L16+16
 346 002e 0B40     		ands	r3, r1
 347 0030 D361     		str	r3, [r2, #28]
 189:Core/Src/stm32f0xx_hal_msp.c **** 
 348              		.loc 1 189 5 view .LVU93
 349 0032 C421     		movs	r1, #196
 350 0034 0902     		lsls	r1, r1, #8
 351 0036 0748     		ldr	r0, .L16+20
 352              	.LVL15:
 189:Core/Src/stm32f0xx_hal_msp.c **** 
 353              		.loc 1 189 5 is_stmt 0 view .LVU94
 354 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 355              	.LVL16:
 356              		.loc 1 196 1 view .LVU95
 357 003c E8E7     		b	.L11
 358              	.L17:
 359 003e C046     		.align	2
 360              	.L16:
 361 0040 00300140 		.word	1073819648
 362 0044 00380040 		.word	1073756160
 363 0048 00100240 		.word	1073876992
 364 004c FFEFFFFF 		.word	-4097
 365 0050 FFBFFFFF 		.word	-16385
 366 0054 00040048 		.word	1207960576
 367              		.cfi_endproc
 368              	.LFE45:
 370              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 371              		.align	1
 372              		.global	HAL_UART_MspInit
 373              		.syntax unified
 374              		.code	16
 375              		.thumb_func
 377              	HAL_UART_MspInit:
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 12


 378              	.LVL17:
 379              	.LFB46:
 197:Core/Src/stm32f0xx_hal_msp.c **** 
 198:Core/Src/stm32f0xx_hal_msp.c **** /**
 199:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP Initialization
 200:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 201:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 202:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 203:Core/Src/stm32f0xx_hal_msp.c **** */
 204:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 205:Core/Src/stm32f0xx_hal_msp.c **** {
 380              		.loc 1 205 1 is_stmt 1 view -0
 381              		.cfi_startproc
 382              		@ args = 0, pretend = 0, frame = 32
 383              		@ frame_needed = 0, uses_anonymous_args = 0
 384              		.loc 1 205 1 is_stmt 0 view .LVU97
 385 0000 10B5     		push	{r4, lr}
 386              		.cfi_def_cfa_offset 8
 387              		.cfi_offset 4, -8
 388              		.cfi_offset 14, -4
 389 0002 88B0     		sub	sp, sp, #32
 390              		.cfi_def_cfa_offset 40
 391 0004 0400     		movs	r4, r0
 206:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 392              		.loc 1 206 3 is_stmt 1 view .LVU98
 393              		.loc 1 206 20 is_stmt 0 view .LVU99
 394 0006 1422     		movs	r2, #20
 395 0008 0021     		movs	r1, #0
 396 000a 03A8     		add	r0, sp, #12
 397              	.LVL18:
 398              		.loc 1 206 20 view .LVU100
 399 000c FFF7FEFF 		bl	memset
 400              	.LVL19:
 207:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 401              		.loc 1 207 3 is_stmt 1 view .LVU101
 402              		.loc 1 207 11 is_stmt 0 view .LVU102
 403 0010 2268     		ldr	r2, [r4]
 404              		.loc 1 207 5 view .LVU103
 405 0012 134B     		ldr	r3, .L21
 406 0014 9A42     		cmp	r2, r3
 407 0016 01D0     		beq	.L20
 408              	.L18:
 208:Core/Src/stm32f0xx_hal_msp.c ****   {
 209:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 210:Core/Src/stm32f0xx_hal_msp.c **** 
 211:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 212:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 213:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 214:Core/Src/stm32f0xx_hal_msp.c **** 
 215:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 216:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 217:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 218:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 219:Core/Src/stm32f0xx_hal_msp.c ****     */
 220:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 221:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 222:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 13


 223:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 224:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 225:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 226:Core/Src/stm32f0xx_hal_msp.c **** 
 227:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 228:Core/Src/stm32f0xx_hal_msp.c **** 
 229:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 230:Core/Src/stm32f0xx_hal_msp.c **** 
 231:Core/Src/stm32f0xx_hal_msp.c ****   }
 232:Core/Src/stm32f0xx_hal_msp.c **** 
 233:Core/Src/stm32f0xx_hal_msp.c **** }
 409              		.loc 1 233 1 view .LVU104
 410 0018 08B0     		add	sp, sp, #32
 411              		@ sp needed
 412              	.LVL20:
 413              		.loc 1 233 1 view .LVU105
 414 001a 10BD     		pop	{r4, pc}
 415              	.LVL21:
 416              	.L20:
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 417              		.loc 1 213 5 is_stmt 1 view .LVU106
 418              	.LBB8:
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 419              		.loc 1 213 5 view .LVU107
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 420              		.loc 1 213 5 view .LVU108
 421 001c 114B     		ldr	r3, .L21+4
 422 001e 9A69     		ldr	r2, [r3, #24]
 423 0020 8021     		movs	r1, #128
 424 0022 C901     		lsls	r1, r1, #7
 425 0024 0A43     		orrs	r2, r1
 426 0026 9A61     		str	r2, [r3, #24]
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 427              		.loc 1 213 5 view .LVU109
 428 0028 9A69     		ldr	r2, [r3, #24]
 429 002a 0A40     		ands	r2, r1
 430 002c 0192     		str	r2, [sp, #4]
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 431              		.loc 1 213 5 view .LVU110
 432 002e 019A     		ldr	r2, [sp, #4]
 433              	.LBE8:
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 434              		.loc 1 213 5 view .LVU111
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 435              		.loc 1 215 5 view .LVU112
 436              	.LBB9:
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 437              		.loc 1 215 5 view .LVU113
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 438              		.loc 1 215 5 view .LVU114
 439 0030 5A69     		ldr	r2, [r3, #20]
 440 0032 8021     		movs	r1, #128
 441 0034 8902     		lsls	r1, r1, #10
 442 0036 0A43     		orrs	r2, r1
 443 0038 5A61     		str	r2, [r3, #20]
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 444              		.loc 1 215 5 view .LVU115
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 14


 445 003a 5B69     		ldr	r3, [r3, #20]
 446 003c 0B40     		ands	r3, r1
 447 003e 0293     		str	r3, [sp, #8]
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 448              		.loc 1 215 5 view .LVU116
 449 0040 029B     		ldr	r3, [sp, #8]
 450              	.LBE9:
 215:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 451              		.loc 1 215 5 view .LVU117
 220:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 452              		.loc 1 220 5 view .LVU118
 220:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 453              		.loc 1 220 25 is_stmt 0 view .LVU119
 454 0042 03A9     		add	r1, sp, #12
 455 0044 C023     		movs	r3, #192
 456 0046 DB00     		lsls	r3, r3, #3
 457 0048 0393     		str	r3, [sp, #12]
 221:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 458              		.loc 1 221 5 is_stmt 1 view .LVU120
 221:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 459              		.loc 1 221 26 is_stmt 0 view .LVU121
 460 004a 0223     		movs	r3, #2
 461 004c 4B60     		str	r3, [r1, #4]
 222:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 462              		.loc 1 222 5 is_stmt 1 view .LVU122
 223:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 463              		.loc 1 223 5 view .LVU123
 223:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 464              		.loc 1 223 27 is_stmt 0 view .LVU124
 465 004e 0133     		adds	r3, r3, #1
 466 0050 CB60     		str	r3, [r1, #12]
 224:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 467              		.loc 1 224 5 is_stmt 1 view .LVU125
 224:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 468              		.loc 1 224 31 is_stmt 0 view .LVU126
 469 0052 023B     		subs	r3, r3, #2
 470 0054 0B61     		str	r3, [r1, #16]
 225:Core/Src/stm32f0xx_hal_msp.c **** 
 471              		.loc 1 225 5 is_stmt 1 view .LVU127
 472 0056 9020     		movs	r0, #144
 473 0058 C005     		lsls	r0, r0, #23
 474 005a FFF7FEFF 		bl	HAL_GPIO_Init
 475              	.LVL22:
 476              		.loc 1 233 1 is_stmt 0 view .LVU128
 477 005e DBE7     		b	.L18
 478              	.L22:
 479              		.align	2
 480              	.L21:
 481 0060 00380140 		.word	1073821696
 482 0064 00100240 		.word	1073876992
 483              		.cfi_endproc
 484              	.LFE46:
 486              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 487              		.align	1
 488              		.global	HAL_UART_MspDeInit
 489              		.syntax unified
 490              		.code	16
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 15


 491              		.thumb_func
 493              	HAL_UART_MspDeInit:
 494              	.LVL23:
 495              	.LFB47:
 234:Core/Src/stm32f0xx_hal_msp.c **** 
 235:Core/Src/stm32f0xx_hal_msp.c **** /**
 236:Core/Src/stm32f0xx_hal_msp.c **** * @brief UART MSP De-Initialization
 237:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 238:Core/Src/stm32f0xx_hal_msp.c **** * @param huart: UART handle pointer
 239:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 240:Core/Src/stm32f0xx_hal_msp.c **** */
 241:Core/Src/stm32f0xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 242:Core/Src/stm32f0xx_hal_msp.c **** {
 496              		.loc 1 242 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		.loc 1 242 1 is_stmt 0 view .LVU130
 501 0000 10B5     		push	{r4, lr}
 502              		.cfi_def_cfa_offset 8
 503              		.cfi_offset 4, -8
 504              		.cfi_offset 14, -4
 243:Core/Src/stm32f0xx_hal_msp.c ****   if(huart->Instance==USART1)
 505              		.loc 1 243 3 is_stmt 1 view .LVU131
 506              		.loc 1 243 11 is_stmt 0 view .LVU132
 507 0002 0268     		ldr	r2, [r0]
 508              		.loc 1 243 5 view .LVU133
 509 0004 074B     		ldr	r3, .L26
 510 0006 9A42     		cmp	r2, r3
 511 0008 00D0     		beq	.L25
 512              	.LVL24:
 513              	.L23:
 244:Core/Src/stm32f0xx_hal_msp.c ****   {
 245:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 246:Core/Src/stm32f0xx_hal_msp.c **** 
 247:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 248:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 249:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 250:Core/Src/stm32f0xx_hal_msp.c **** 
 251:Core/Src/stm32f0xx_hal_msp.c ****     /**USART1 GPIO Configuration
 252:Core/Src/stm32f0xx_hal_msp.c ****     PA9     ------> USART1_TX
 253:Core/Src/stm32f0xx_hal_msp.c ****     PA10     ------> USART1_RX
 254:Core/Src/stm32f0xx_hal_msp.c ****     */
 255:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 256:Core/Src/stm32f0xx_hal_msp.c **** 
 257:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 258:Core/Src/stm32f0xx_hal_msp.c **** 
 259:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 260:Core/Src/stm32f0xx_hal_msp.c ****   }
 261:Core/Src/stm32f0xx_hal_msp.c **** 
 262:Core/Src/stm32f0xx_hal_msp.c **** }
 514              		.loc 1 262 1 view .LVU134
 515              		@ sp needed
 516 000a 10BD     		pop	{r4, pc}
 517              	.LVL25:
 518              	.L25:
 249:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 16


 519              		.loc 1 249 5 is_stmt 1 view .LVU135
 520 000c 064A     		ldr	r2, .L26+4
 521 000e 9369     		ldr	r3, [r2, #24]
 522 0010 0649     		ldr	r1, .L26+8
 523 0012 0B40     		ands	r3, r1
 524 0014 9361     		str	r3, [r2, #24]
 255:Core/Src/stm32f0xx_hal_msp.c **** 
 525              		.loc 1 255 5 view .LVU136
 526 0016 C021     		movs	r1, #192
 527 0018 9020     		movs	r0, #144
 528              	.LVL26:
 255:Core/Src/stm32f0xx_hal_msp.c **** 
 529              		.loc 1 255 5 is_stmt 0 view .LVU137
 530 001a C900     		lsls	r1, r1, #3
 531 001c C005     		lsls	r0, r0, #23
 532 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 533              	.LVL27:
 534              		.loc 1 262 1 view .LVU138
 535 0022 F2E7     		b	.L23
 536              	.L27:
 537              		.align	2
 538              	.L26:
 539 0024 00380140 		.word	1073821696
 540 0028 00100240 		.word	1073876992
 541 002c FFBFFFFF 		.word	-16385
 542              		.cfi_endproc
 543              	.LFE47:
 545              		.text
 546              	.Letext0:
 547              		.file 2 "C:/Users/Toby Heinemann/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 548              		.file 3 "C:/Users/Toby Heinemann/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 549              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f072xb.h"
 550              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 551              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 552              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 553              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 554              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_uart.h"
 555              		.file 10 "<built-in>"
ARM GAS  C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:80     .text.HAL_SPI_MspInit:00000000 $t
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:86     .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:280    .text.HAL_SPI_MspInit:000000c0 $d
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:288    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:294    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:361    .text.HAL_SPI_MspDeInit:00000040 $d
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:371    .text.HAL_UART_MspInit:00000000 $t
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:377    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:481    .text.HAL_UART_MspInit:00000060 $d
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:487    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:493    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\TOBYHE~1\AppData\Local\Temp\cc8eqDsr.s:539    .text.HAL_UART_MspDeInit:00000024 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_GPIO_DeInit
