
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.828892                       # Number of seconds simulated
sim_ticks                                828892459500                       # Number of ticks simulated
final_tick                               1329195164500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220460                       # Simulator instruction rate (inst/s)
host_op_rate                                   220460                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               60912635                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344768                       # Number of bytes of host memory used
host_seconds                                 13607.89                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst      1501696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     73911616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75413312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1501696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1501696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40586752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40586752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        23464                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1154869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1178333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        634168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             634168                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1811690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     89169126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90980816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1811690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1811690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        48965039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             48965039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        48965039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1811690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     89169126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            139945855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1178333                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     634168                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   1178333                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   634168                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   75413312                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                40586752                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             75413312                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             40586752                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     99                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               74564                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               73546                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               74174                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               70667                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               74622                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               76709                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               75976                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               73932                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               68663                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               72460                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              70112                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              73040                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              74572                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              75279                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              75466                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              74452                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               39657                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               39876                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               38634                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               38445                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               40137                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41381                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               42003                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               39653                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               37678                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               38489                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              38019                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              39673                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              40530                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              39781                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              39881                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              40331                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  828890018000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               1178333                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               634168                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  859875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  219485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   22736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   27313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   27570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  27573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       873357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.811961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.965025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.369158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       573781     65.70%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       158712     18.17%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        60950      6.98%     90.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        23525      2.69%     93.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        12720      1.46%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         7825      0.90%     95.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         5818      0.67%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         4193      0.48%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         3252      0.37%     97.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2698      0.31%     97.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2093      0.24%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2025      0.23%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1562      0.18%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1355      0.16%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1230      0.14%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1219      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          852      0.10%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          798      0.09%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          699      0.08%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          955      0.11%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          550      0.06%     99.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          473      0.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          417      0.05%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1461      0.17%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          350      0.04%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          236      0.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          194      0.02%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          635      0.07%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          153      0.02%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          130      0.01%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           96      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          381      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          114      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           95      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           78      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          245      0.03%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369          114      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           70      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           90      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          172      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           69      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           59      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           55      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          150      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           64      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           40      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           38      0.00%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           94      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           28      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           29      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           47      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           53      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           24      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           18      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           16      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           39      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           22      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           20      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           12      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           26      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           25      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            6      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            5      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       873357                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  26719440750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             57615563250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 5891170000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               25004952500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     22677.53                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  21222.40                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                48899.93                       # Average memory access latency
system.mem_ctrls.avgRdBW                        90.98                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        48.97                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                90.98                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                48.97                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.09                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.07                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.87                       # Average write queue length over time
system.mem_ctrls.readRowHits                   709592                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  229441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     457318.38                       # Average gap between requests
system.membus.throughput                    139945855                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              673734                       # Transaction distribution
system.membus.trans_dist::ReadResp             673734                       # Transaction distribution
system.membus.trans_dist::Writeback            634168                       # Transaction distribution
system.membus.trans_dist::ReadExReq            504599                       # Transaction distribution
system.membus.trans_dist::ReadExResp           504599                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2990834                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2990834                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    116000064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           116000064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              116000064                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3442922500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5589387250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       548503703                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    389746102                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31538078                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    376268531                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       278312468                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     73.966448                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        51012999                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       844984                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            807034382                       # DTB read hits
system.switch_cpus.dtb.read_misses           15896218                       # DTB read misses
system.switch_cpus.dtb.read_acv                105108                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        822930600                       # DTB read accesses
system.switch_cpus.dtb.write_hits           427849713                       # DTB write hits
system.switch_cpus.dtb.write_misses           3443890                       # DTB write misses
system.switch_cpus.dtb.write_acv                 1017                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       431293603                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1234884095                       # DTB hits
system.switch_cpus.dtb.data_misses           19340108                       # DTB misses
system.switch_cpus.dtb.data_acv                106125                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1254224203                       # DTB accesses
system.switch_cpus.itb.fetch_hits           523266411                       # ITB hits
system.switch_cpus.itb.fetch_misses           1645658                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       524912069                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                 1471                       # Number of system calls
system.switch_cpus.numCycles               1657784919                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    613645342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3555544871                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           548503703                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    329325467                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             676164442                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       177263209                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      167335954                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       212164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     14111901                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          726                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         523266411                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      14195839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1609253059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.209438                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.063836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        933088617     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         64472487      4.01%     61.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         67585446      4.20%     66.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         67332838      4.18%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         74460534      4.63%     75.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         63362721      3.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         69115836      4.29%     83.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34124419      2.12%     85.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        235710161     14.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1609253059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.330865                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.144756                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        660101056                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     155631575                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         644524934                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      13734231                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      135261262                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     69561386                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2607856                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3443148466                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       8917240                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      135261262                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        687390688                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        42946062                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     69995262                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         629773968                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      43885816                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3349615476                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         17954                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         956633                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      36244093                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2293147692                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4141107471                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4112649605                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     28457866                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1397224081                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        895923595                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2255089                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1759098                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         120983274                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1051178127                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    501450151                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     57384895                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     14180698                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3113448949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3198123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2626109191                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     17035844                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1104211921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    743910973                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       534196                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1609253059                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.631881                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.819384                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    655073954     40.71%     40.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    258278888     16.05%     56.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    236338688     14.69%     71.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    167608093     10.42%     81.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    147813073      9.19%     91.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84722245      5.26%     96.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41323849      2.57%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     15232115      0.95%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2862154      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1609253059                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1971782      2.84%      2.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd            40      0.00%      2.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        126720      0.18%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39379465     56.81%     59.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      27836193     40.16%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          138      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1301398038     49.56%     49.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       447042      0.02%     49.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3417448      0.13%     49.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1393330      0.05%     49.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       572804      0.02%     49.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       128246      0.00%     49.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       128316      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    881375085     33.56%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    437248744     16.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2626109191                       # Type of FU issued
system.switch_cpus.iq.rate                   1.584107                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            69314201                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026394                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6919341473                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4194599341                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2482146140                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     28480011                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     26567137                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12886274                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2681095367                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        14327887                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     91667897                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    381275144                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       611063                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       313063                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    188629647                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          273                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1123841                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      135261262                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        25581689                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1013025                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3184917739                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8880418                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1051178127                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    501450151                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1737452                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         769316                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        191856                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       313063                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     26425884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7264680                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     33690564                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2545154762                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     823453885                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     80954427                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68270667                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1254953136                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        388379162                       # Number of branches executed
system.switch_cpus.iew.exec_stores          431499251                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.535274                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2522999227                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2495032414                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1353286587                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1899559382                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.505040                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712421                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    941562503                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2663927                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     29016810                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1473991797                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.388095                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.296795                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    819121745     55.57%     55.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    267884095     18.17%     73.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    115097212      7.81%     81.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54791378      3.72%     85.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     44092736      2.99%     88.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     36905855      2.50%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     23744219      1.61%     92.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18613958      1.26%     93.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     93740599      6.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1473991797                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2046040684                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2046040684                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              982723480                       # Number of memory references committed
system.switch_cpus.commit.loads             669902978                       # Number of loads committed
system.switch_cpus.commit.membars             1331228                       # Number of memory barriers committed
system.switch_cpus.commit.branches          320071823                       # Number of branches committed
system.switch_cpus.commit.fp_insts            9094135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970277568                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     30290140                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      93740599                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4274845378                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6110695710                       # The number of ROB writes
system.switch_cpus.timesIdled                  424388                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                48531860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.828892                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.828892                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.206429                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.206429                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3221690021                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1719858055                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          11450434                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          7736252                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3098933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2662525                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               284                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               284                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008667                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008667                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  985505611                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  751746405                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         2084096.016607                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1184112.913005                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3268208.929612                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 316                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 315                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 3118688.642405                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2386496.523810                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.567278                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.432722                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1896.050893                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        89744                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        89460                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     10264944                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     10232460                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   1175384                       # number of replacements
system.l2.tags.tagsinuse                 32347.300935                       # Cycle average of tags in use
system.l2.tags.total_refs                    20286028                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1207644                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     16.798020                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11381.563619                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1092.567643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 18531.758031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        120.529824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1220.881818                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.347338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.033343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.565544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003678                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.037258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987161                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      9654568                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      6258415                       # number of ReadReq hits
system.l2.ReadReq_hits::total                15912983                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2722168                       # number of Writeback hits
system.l2.Writeback_hits::total               2722168                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       510810                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                510810                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       9654568                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       6769225                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16423793                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      9654568                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      6769225                       # number of overall hits
system.l2.overall_hits::total                16423793                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        23464                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       650270                       # number of ReadReq misses
system.l2.ReadReq_misses::total                673734                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       504599                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              504599                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        23464                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1154869                       # number of demand (read+write) misses
system.l2.demand_misses::total                1178333                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        23464                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1154869                       # number of overall misses
system.l2.overall_misses::total               1178333                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2061265500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  54945608500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     57006874000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  40096128750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40096128750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2061265500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  95041737250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97103002750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2061265500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  95041737250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97103002750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      9678032                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      6908685                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            16586717                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2722168                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2722168                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1015409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1015409                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      9678032                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      7924094                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17602126                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      9678032                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      7924094                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17602126                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.002424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.094124                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.040619                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.496942                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.496942                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.002424                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.145741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.066943                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.002424                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.145741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.066943                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 87848.001193                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84496.606794                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84613.325140                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79461.371802                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79461.371802                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 87848.001193                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82296.552466                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82407.097781                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 87848.001193                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82296.552466                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82407.097781                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               634168                       # number of writebacks
system.l2.writebacks::total                    634168                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        23464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       650270                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           673734                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       504599                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         504599                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        23464                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1154869                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1178333                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        23464                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1154869                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1178333                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1791844500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  47473007500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  49264852000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  34302710250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34302710250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1791844500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  81775717750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  83567562250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1791844500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  81775717750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83567562250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002424                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.094124                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.040619                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.496942                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.496942                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.002424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.145741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.066943                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.002424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.145741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.066943                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 76365.687862                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73005.070971                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73122.110507                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67980.139180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67980.139180                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 76365.687862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70809.518439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70920.157757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 76365.687862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70809.518439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70920.157757                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1569268487                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           16586717                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16586717                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2722168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1015409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1015409                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     19356064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     18570356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              37926420                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    619394048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    681360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1300754816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1300754816                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        12884315000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       14525440923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12164456451                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2658390329                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 13641555.020625                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  13641555.020625                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           9678032                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           768842230                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           9679056                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.433597                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   985.671792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    38.328208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.962570                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.037430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    513556108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       513556108                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    513556108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        513556108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    513556108                       # number of overall hits
system.cpu.icache.overall_hits::total       513556108                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      9710288                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       9710288                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      9710288                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        9710288                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      9710288                       # number of overall misses
system.cpu.icache.overall_misses::total       9710288                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  52813151359                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52813151359                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  52813151359                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52813151359                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  52813151359                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52813151359                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    523266396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    523266396                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    523266396                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    523266396                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    523266396                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    523266396                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.018557                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018557                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.018557                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018557                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.018557                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018557                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5438.886196                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5438.886196                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5438.886196                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5438.886196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5438.886196                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5438.886196                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        18870                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets         1812                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               277                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.122744                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          906                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        32256                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        32256                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        32256                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        32256                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        32256                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        32256                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      9678032                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      9678032                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      9678032                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      9678032                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      9678032                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      9678032                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  32369231815                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  32369231815                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  32369231815                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  32369231815                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  32369231815                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  32369231815                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.018495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.018495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.018495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018495                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3344.608885                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3344.608885                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3344.608885                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3344.608885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3344.608885                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3344.608885                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           58                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            2                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.056641                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.001953                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1554455884                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          105291408                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 21071960.643773                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1394459.999520                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  22466420.643294                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          536                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          536                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 2900104.261194                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 196439.194030                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.936562                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.063438                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.992247                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1072                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1072                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1         6757                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        23259                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        30016                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       517776                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       517776                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    12.606343                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           7905063                       # number of replacements
system.cpu.dcache.tags.tagsinuse           967.983161                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1068412688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7906029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            135.138979                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   960.506066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     7.477095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.937994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.007302                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.945296                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    702718999                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       702718999                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    307198115                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307198115                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1456386                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1456386                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1331228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1331228                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1009917114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1009917114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1009917114                       # number of overall hits
system.cpu.dcache.overall_hits::total      1009917114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10162558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10162558                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      4291158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4291158                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2061                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2061                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     14453716                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14453716                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     14453716                       # number of overall misses
system.cpu.dcache.overall_misses::total      14453716                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 196210349194                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 196210349194                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 221732348160                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 221732348160                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10309500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10309500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 417942697354                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 417942697354                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 417942697354                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 417942697354                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    712881557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    712881557                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1458447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1458447                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1024370830                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1024370830                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1024370830                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1024370830                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.014256                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014256                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013776                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013776                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014110                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014110                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014110                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014110                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 19307.181243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19307.181243                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 51671.914239                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51671.914239                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5002.183406                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5002.183406                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28915.933961                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28915.933961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28915.933961                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28915.933961                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8629085                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3805                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            158160                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.559212                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   165.434783                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2722168                       # number of writebacks
system.cpu.dcache.writebacks::total           2722168                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3255648                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3255648                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3276035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3276035                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6531683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6531683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6531683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6531683                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      6906910                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6906910                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1015123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1015123                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2061                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2061                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      7922033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7922033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      7922033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7922033                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  75497006030                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  75497006030                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  42331792566                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  42331792566                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      6187500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6187500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 117828798596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 117828798596                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 117828798596                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 117828798596                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.009689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003259                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001413                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001413                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007734                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 10930.648587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10930.648587                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 41701.146133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41701.146133                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3002.183406                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3002.183406                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14873.555639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14873.555639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14873.555639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14873.555639                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
