INFO-FLOW: Workspace /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls opened at Mon Sep 29 16:58:40 KST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       write_ini /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls_config.cfg -apsfile /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/hls.aps -filepaths relative -quiet 
Execute     source sol_3_directive.tcl 
INFO: [HLS 200-1510] Running: source sol_3_directive.tcl
Execute       set_directive_bind_op -op mul -impl fabric case_1 m20 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m20 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m21 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m21 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m22 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m22 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m29 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m29 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m30 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m30 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m33 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m33 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m34 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m34 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m35 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m35 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m37 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m37 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m38 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m38 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m39 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m39 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m41 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m41 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m42 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m42 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m45 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m45 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m46 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m46 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m49 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m49 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m50 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m50 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m51 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m51 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m55 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m55 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m56 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m56 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m58 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m58 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m59 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m59 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m64 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m64 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m65 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m65 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m67 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m67 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m68 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m68 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m69 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m69 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m73 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m73 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m74 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m74 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m75 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m75 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m76 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m76 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m77 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m77 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m78 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m78 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m79 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m79 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m80 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m80 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m81 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m81 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m82 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m82 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m84 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m84 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m85 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m85 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m86 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m86 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m88 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m88 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m90 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m90 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m95 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m95 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m96 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m96 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m97 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m97 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m98 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m98 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m101 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m101 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m104 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m104 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m105 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m105 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m106 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m106 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m107 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m107 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m108 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m108 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m109 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m109 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m110 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m110 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m117 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m117 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m118 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m118 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m120 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m120 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m122 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m122 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m124 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m124 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m125 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m125 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m126 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m126 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m129 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m129 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m131 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m131 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m133 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m133 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m134 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m134 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m135 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m135 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m136 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m136 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m137 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m137 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m140 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m140 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m141 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m141 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m142 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m142 
Execute       set_directive_bind_op -op mul -impl fabric case_1 m143 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl fabric case_1 m143 
Command     ap_source done; 0.31 sec.
Execute     set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.15 sec.
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 10 
INFO: [HLS 200-1510] Running: create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Command       AP::init_summary_file done; 2.59 sec.
Execute       write_ini /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls_config.cfg -apsfile /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/hls.aps -filepaths relative -quiet 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.84 seconds; current allocated memory: 439.910 MB.
Execute         set_directive_top case_1 -name=case_1 
INFO: [HLS 200-10] Analyzing design file 'case_1.cc' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling case_1.cc as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang case_1.cc -foptimization-record-file=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/tools/xilinx/Vitis/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.cc.clang.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.cc.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/clang.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc std=gnu++14 -target fpga  -directive=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/.systemc_flag -fix-errors /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc std=gnu++14 -target fpga  -directive=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/all.directive.json -fix-errors /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 1.38 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang-tidy.loop-label.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang-tidy.loop-label.err.log
Command         clang_tidy done; 1.31 sec.
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.xilinx-dataflow-lawyer.diag.yml /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.xilinx-dataflow-lawyer.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot -I /tools/xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.pp.0.cc.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.11 seconds. CPU system time: 0.77 seconds. Elapsed time: 6.55 seconds; current allocated memory: 439.910 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.g.bc"  
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.g.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /tools/xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.87 sec.
Execute         run_link_or_opt -opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_1 -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=case_1 -reflow-float-conversion -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.75 sec.
Execute         run_link_or_opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_1 
INFO-FLOW: run_clang exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=case_1 -mllvm -hls-db-dir -mllvm /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 20,489 Compile/Link /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 20,489 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 997 Unroll/Inline (step 1) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 997 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 953 Unroll/Inline (step 2) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 953 Unroll/Inline (step 3) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 953 Unroll/Inline (step 4) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 953 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Array/Struct (step 1) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Array/Struct (step 2) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Array/Struct (step 3) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Array/Struct (step 4) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Array/Struct (step 5) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Performance (step 1) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Performance (step 2) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Performance (step 3) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 922 Performance (step 4) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 922 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 996 HW Transforms (step 1) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 996 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 997 HW Transforms (step 2) /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 997 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-248] Applying array_partition to 'in_data': Complete partitioning on dimension 1. (case_1.cc:10:0)
INFO: [HLS 214-248] Applying array_partition to 'out_data': Complete partitioning on dimension 1. (case_1.cc:10:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.39 seconds. CPU system time: 0.58 seconds. Elapsed time: 7.98 seconds; current allocated memory: 440.324 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 440.324 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top case_1 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.0.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.801 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.1.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.2.prechk.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.965 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.g.1.bc to /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.1.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.1.tmp.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 465.102 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.2.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute             auto_get_db
Command           transform done; 0.16 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.3.bc -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 465.102 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.46 sec.
Command       elaborate done; 15 sec.
Execute       ap_eval exec zip -j /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'case_1' ...
Execute         ap_set_top_model case_1 
Execute         get_model_list case_1 -filter all-wo-channel -topdown 
Execute         preproc_iomode -model case_1 
Execute         get_model_list case_1 -filter all-wo-channel 
INFO-FLOW: Model list for configure: case_1
INFO-FLOW: Configuring Module : case_1 ...
Execute         set_default_model case_1 
Execute         apply_spec_resource_limit case_1 
INFO-FLOW: Model list for preprocess: case_1
INFO-FLOW: Preprocessing Module: case_1 ...
Execute         set_default_model case_1 
Execute         cdfg_preprocess -model case_1 
Execute         rtl_gen_preprocess case_1 
INFO-FLOW: Model list for synthesis: case_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model case_1 
Execute         schedule -model case_1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (9.275 ns) exceeds the target (target clock period: 10.000 ns, clock uncertainty: 2.700 ns, effective delay budget: 7.300 ns).
WARNING: [HLS 200-1016] The critical path in module 'case_1' consists of the following:
	wire read operation ('in6', case_1.cc:28) on port 'in_data_5' (case_1.cc:28) [115]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln184', case_1.cc:184) [154]  (9.275 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 465.102 MB.
Execute         syn_report -verbosereport -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.sched.adb -f 
INFO-FLOW: Finish scheduling case_1.
Execute         set_default_model case_1 
Execute         bind -model case_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 465.102 MB.
Execute         syn_report -verbosereport -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.bind.adb -f 
INFO-FLOW: Finish binding case_1.
Execute         get_model_list case_1 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess case_1 
INFO-FLOW: Model list for RTL generation: case_1
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'case_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model case_1 -top_prefix  -sub_prefix case_1_ -mg_file /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_16' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/in_data_17' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'case_1/out_data_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'case_1' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_3' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'case_1/in_data_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_10ns_20_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_13ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_5s_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_15_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8s_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_8s_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10ns_9s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_10_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_10s_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_4s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_6s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_7s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_7s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_8s_18_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_9s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_13ns_6s_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_9ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_7s_7_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_3s_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_8ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4s_4s_4_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_3s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_4s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_5s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_2s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_3s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_5s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6s_6_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_5s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_5s_12_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_7ns_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_4s_7_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7s_7s_7_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_11ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_4s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_5s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8s_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_3s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_5s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_6s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_10ns_19_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_4s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_5s_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_4s_13_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_8s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'case_1'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 465.102 MB.
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute         gen_rtl case_1 -istop -style xilinx -f -lang vhdl -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/vhdl/case_1 
Execute         gen_rtl case_1 -istop -style xilinx -f -lang vlog -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/verilog/case_1 
Execute         syn_report -csynth -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/case_1_csynth.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -rtlxml -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/case_1_csynth.xml 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -verbosereport -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.verbose.rpt 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         db_write -model case_1 -f -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.adb 
Execute         db_write -model case_1 -bindview -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info case_1 -p /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1 
Execute         export_constraint_db -f -tool general -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.constraint.tcl 
Execute         syn_report -designview -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.design.xml 
Execute         syn_report -csynthDesign -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth.rpt -MHOut /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg400-1 
Execute             ap_family_info -name xc7z020-clg400-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute         syn_report -wcfg -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model case_1 -o /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.protoinst 
Execute         sc_get_clocks case_1 
Execute         sc_get_portdomain case_1 
INFO-FLOW: Model list for RTL component generation: case_1
INFO-FLOW: Handling components in module [case_1] ... 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.compgen.tcl 
INFO-FLOW: Found component case_1_mul_10s_4s_10_1_1.
INFO-FLOW: Append model mul_10s_4s_10_1_1
INFO-FLOW: Found component case_1_mul_10s_10s_20_1_1.
INFO-FLOW: Append model mul_10s_10s_20_1_1
INFO-FLOW: Found component case_1_mul_3ns_3ns_6_1_1.
INFO-FLOW: Append model mul_3ns_3ns_6_1_1
INFO-FLOW: Found component case_1_mul_16ns_9ns_19_1_1.
INFO-FLOW: Append model mul_16ns_9ns_19_1_1
INFO-FLOW: Found component case_1_mul_9s_9s_9_1_1.
INFO-FLOW: Append model mul_9s_9s_9_1_1
INFO-FLOW: Found component case_1_mul_6s_6s_6_1_1.
INFO-FLOW: Append model mul_6s_6s_6_1_1
INFO-FLOW: Found component case_1_mul_10s_10s_10_1_1.
INFO-FLOW: Append model mul_10s_10s_10_1_1
INFO-FLOW: Found component case_1_mul_7s_7s_7_1_1.
INFO-FLOW: Append model mul_7s_7s_7_1_1
INFO-FLOW: Found component case_1_mul_10ns_10ns_20_1_1.
INFO-FLOW: Append model mul_10ns_10ns_20_1_1
INFO-FLOW: Found component case_1_mul_9ns_10ns_19_1_1.
INFO-FLOW: Append model mul_9ns_10ns_19_1_1
INFO-FLOW: Found component case_1_mul_10ns_9s_19_1_1.
INFO-FLOW: Append model mul_10ns_9s_19_1_1
INFO-FLOW: Found component case_1_mul_9ns_10ns_11_1_1.
INFO-FLOW: Append model mul_9ns_10ns_11_1_1
INFO-FLOW: Found component case_1_mul_3ns_7s_7_1_1.
INFO-FLOW: Append model mul_3ns_7s_7_1_1
INFO-FLOW: Found component case_1_mul_5s_5s_5_1_1.
INFO-FLOW: Append model mul_5s_5s_5_1_1
INFO-FLOW: Found component case_1_mul_10ns_8ns_17_1_1.
INFO-FLOW: Append model mul_10ns_8ns_17_1_1
INFO-FLOW: Found component case_1_mul_7ns_5s_11_1_1.
INFO-FLOW: Append model mul_7ns_5s_11_1_1
INFO-FLOW: Found component case_1_mul_10ns_8ns_15_1_1.
INFO-FLOW: Append model mul_10ns_8ns_15_1_1
INFO-FLOW: Found component case_1_mul_7ns_5s_12_1_1.
INFO-FLOW: Append model mul_7ns_5s_12_1_1
INFO-FLOW: Found component case_1_mul_5s_3s_5_1_1.
INFO-FLOW: Append model mul_5s_3s_5_1_1
INFO-FLOW: Found component case_1_mul_5ns_3s_7_1_1.
INFO-FLOW: Append model mul_5ns_3s_7_1_1
INFO-FLOW: Found component case_1_mul_8s_5s_8_1_1.
INFO-FLOW: Append model mul_8s_5s_8_1_1
INFO-FLOW: Found component case_1_mul_5s_3s_8_1_1.
INFO-FLOW: Append model mul_5s_3s_8_1_1
INFO-FLOW: Found component case_1_mul_3s_3s_3_1_1.
INFO-FLOW: Append model mul_3s_3s_3_1_1
INFO-FLOW: Found component case_1_mul_8s_3s_11_1_1.
INFO-FLOW: Append model mul_8s_3s_11_1_1
INFO-FLOW: Found component case_1_mul_5ns_4s_9_1_1.
INFO-FLOW: Append model mul_5ns_4s_9_1_1
INFO-FLOW: Found component case_1_mul_8s_7s_11_1_1.
INFO-FLOW: Append model mul_8s_7s_11_1_1
INFO-FLOW: Found component case_1_mul_8ns_4s_9_1_1.
INFO-FLOW: Append model mul_8ns_4s_9_1_1
INFO-FLOW: Found component case_1_mul_10ns_8s_18_1_1.
INFO-FLOW: Append model mul_10ns_8s_18_1_1
INFO-FLOW: Found component case_1_mul_4s_4s_4_1_1.
INFO-FLOW: Append model mul_4s_4s_4_1_1
INFO-FLOW: Found component case_1_mul_4ns_3s_7_1_1.
INFO-FLOW: Append model mul_4ns_3s_7_1_1
INFO-FLOW: Found component case_1_mul_6s_5s_6_1_1.
INFO-FLOW: Append model mul_6s_5s_6_1_1
INFO-FLOW: Found component case_1_mul_9ns_5s_14_1_1.
INFO-FLOW: Append model mul_9ns_5s_14_1_1
INFO-FLOW: Found component case_1_mul_5s_2s_7_1_1.
INFO-FLOW: Append model mul_5s_2s_7_1_1
INFO-FLOW: Found component case_1_mul_10ns_9ns_11_1_1.
INFO-FLOW: Append model mul_10ns_9ns_11_1_1
INFO-FLOW: Found component case_1_mul_9s_4s_13_1_1.
INFO-FLOW: Append model mul_9s_4s_13_1_1
INFO-FLOW: Found component case_1_mul_10s_8s_18_1_1.
INFO-FLOW: Append model mul_10s_8s_18_1_1
INFO-FLOW: Found component case_1_mul_8ns_11ns_17_1_1.
INFO-FLOW: Append model mul_8ns_11ns_17_1_1
INFO-FLOW: Found component case_1_mul_10s_9s_19_1_1.
INFO-FLOW: Append model mul_10s_9s_19_1_1
INFO-FLOW: Found component case_1_mul_8ns_7s_15_1_1.
INFO-FLOW: Append model mul_8ns_7s_15_1_1
INFO-FLOW: Found component case_1_mul_5ns_5s_10_1_1.
INFO-FLOW: Append model mul_5ns_5s_10_1_1
INFO-FLOW: Found component case_1_mul_10s_7s_13_1_1.
INFO-FLOW: Append model mul_10s_7s_13_1_1
INFO-FLOW: Found component case_1_mul_8s_8s_8_1_1.
INFO-FLOW: Append model mul_8s_8s_8_1_1
INFO-FLOW: Found component case_1_mul_8ns_5s_13_1_1.
INFO-FLOW: Append model mul_8ns_5s_13_1_1
INFO-FLOW: Found component case_1_mul_8s_6s_13_1_1.
INFO-FLOW: Append model mul_8s_6s_13_1_1
INFO-FLOW: Found component case_1_mul_7ns_7ns_14_1_1.
INFO-FLOW: Append model mul_7ns_7ns_14_1_1
INFO-FLOW: Found component case_1_mul_13ns_6s_19_1_1.
INFO-FLOW: Append model mul_13ns_6s_19_1_1
INFO-FLOW: Found component case_1_mul_10ns_13ns_15_1_1.
INFO-FLOW: Append model mul_10ns_13ns_15_1_1
INFO-FLOW: Found component case_1_mul_10s_9s_10_1_1.
INFO-FLOW: Append model mul_10s_9s_10_1_1
INFO-FLOW: Found component case_1_mul_8ns_9ns_15_1_1.
INFO-FLOW: Append model mul_8ns_9ns_15_1_1
INFO-FLOW: Found component case_1_mul_8ns_5ns_11_1_1.
INFO-FLOW: Append model mul_8ns_5ns_11_1_1
INFO-FLOW: Found component case_1_mul_7s_7s_14_1_1.
INFO-FLOW: Append model mul_7s_7s_14_1_1
INFO-FLOW: Found component case_1_mul_10ns_5s_15_1_1.
INFO-FLOW: Append model mul_10ns_5s_15_1_1
INFO-FLOW: Found component case_1_mul_8ns_8s_16_1_1.
INFO-FLOW: Append model mul_8ns_8s_16_1_1
INFO-FLOW: Found component case_1_mul_8s_7s_8_1_1.
INFO-FLOW: Append model mul_8s_7s_8_1_1
INFO-FLOW: Found component case_1_mul_10s_7s_10_1_1.
INFO-FLOW: Append model mul_10s_7s_10_1_1
INFO-FLOW: Found component case_1_mul_10ns_8ns_13_1_1.
INFO-FLOW: Append model mul_10ns_8ns_13_1_1
INFO-FLOW: Found component case_1_mul_10ns_10ns_19_1_1.
INFO-FLOW: Append model mul_10ns_10ns_19_1_1
INFO-FLOW: Found component case_1_mul_10ns_8s_17_1_1.
INFO-FLOW: Append model mul_10ns_8s_17_1_1
INFO-FLOW: Found component case_1_mul_10s_6s_16_1_1.
INFO-FLOW: Append model mul_10s_6s_16_1_1
INFO-FLOW: Found component case_1_mul_8s_7s_15_1_1.
INFO-FLOW: Append model mul_8s_7s_15_1_1
INFO-FLOW: Found component case_1_mul_4ns_8ns_9_1_1.
INFO-FLOW: Append model mul_4ns_8ns_9_1_1
INFO-FLOW: Found component case_1_mul_7s_4s_7_1_1.
INFO-FLOW: Append model mul_7s_4s_7_1_1
INFO-FLOW: Found component case_1_mul_9s_8s_9_1_1.
INFO-FLOW: Append model mul_9s_8s_9_1_1
INFO-FLOW: Found component case_1_mul_9ns_4s_13_1_1.
INFO-FLOW: Append model mul_9ns_4s_13_1_1
INFO-FLOW: Append model case_1
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mul_10s_4s_10_1_1 mul_10s_10s_20_1_1 mul_3ns_3ns_6_1_1 mul_16ns_9ns_19_1_1 mul_9s_9s_9_1_1 mul_6s_6s_6_1_1 mul_10s_10s_10_1_1 mul_7s_7s_7_1_1 mul_10ns_10ns_20_1_1 mul_9ns_10ns_19_1_1 mul_10ns_9s_19_1_1 mul_9ns_10ns_11_1_1 mul_3ns_7s_7_1_1 mul_5s_5s_5_1_1 mul_10ns_8ns_17_1_1 mul_7ns_5s_11_1_1 mul_10ns_8ns_15_1_1 mul_7ns_5s_12_1_1 mul_5s_3s_5_1_1 mul_5ns_3s_7_1_1 mul_8s_5s_8_1_1 mul_5s_3s_8_1_1 mul_3s_3s_3_1_1 mul_8s_3s_11_1_1 mul_5ns_4s_9_1_1 mul_8s_7s_11_1_1 mul_8ns_4s_9_1_1 mul_10ns_8s_18_1_1 mul_4s_4s_4_1_1 mul_4ns_3s_7_1_1 mul_6s_5s_6_1_1 mul_9ns_5s_14_1_1 mul_5s_2s_7_1_1 mul_10ns_9ns_11_1_1 mul_9s_4s_13_1_1 mul_10s_8s_18_1_1 mul_8ns_11ns_17_1_1 mul_10s_9s_19_1_1 mul_8ns_7s_15_1_1 mul_5ns_5s_10_1_1 mul_10s_7s_13_1_1 mul_8s_8s_8_1_1 mul_8ns_5s_13_1_1 mul_8s_6s_13_1_1 mul_7ns_7ns_14_1_1 mul_13ns_6s_19_1_1 mul_10ns_13ns_15_1_1 mul_10s_9s_10_1_1 mul_8ns_9ns_15_1_1 mul_8ns_5ns_11_1_1 mul_7s_7s_14_1_1 mul_10ns_5s_15_1_1 mul_8ns_8s_16_1_1 mul_8s_7s_8_1_1 mul_10s_7s_10_1_1 mul_10ns_8ns_13_1_1 mul_10ns_10ns_19_1_1 mul_10ns_8s_17_1_1 mul_10s_6s_16_1_1 mul_8s_7s_15_1_1 mul_4ns_8ns_9_1_1 mul_7s_4s_7_1_1 mul_9s_8s_9_1_1 mul_9ns_4s_13_1_1 case_1
INFO-FLOW: Generating /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mul_10s_4s_10_1_1
INFO-FLOW: To file: write model mul_10s_10s_20_1_1
INFO-FLOW: To file: write model mul_3ns_3ns_6_1_1
INFO-FLOW: To file: write model mul_16ns_9ns_19_1_1
INFO-FLOW: To file: write model mul_9s_9s_9_1_1
INFO-FLOW: To file: write model mul_6s_6s_6_1_1
INFO-FLOW: To file: write model mul_10s_10s_10_1_1
INFO-FLOW: To file: write model mul_7s_7s_7_1_1
INFO-FLOW: To file: write model mul_10ns_10ns_20_1_1
INFO-FLOW: To file: write model mul_9ns_10ns_19_1_1
INFO-FLOW: To file: write model mul_10ns_9s_19_1_1
INFO-FLOW: To file: write model mul_9ns_10ns_11_1_1
INFO-FLOW: To file: write model mul_3ns_7s_7_1_1
INFO-FLOW: To file: write model mul_5s_5s_5_1_1
INFO-FLOW: To file: write model mul_10ns_8ns_17_1_1
INFO-FLOW: To file: write model mul_7ns_5s_11_1_1
INFO-FLOW: To file: write model mul_10ns_8ns_15_1_1
INFO-FLOW: To file: write model mul_7ns_5s_12_1_1
INFO-FLOW: To file: write model mul_5s_3s_5_1_1
INFO-FLOW: To file: write model mul_5ns_3s_7_1_1
INFO-FLOW: To file: write model mul_8s_5s_8_1_1
INFO-FLOW: To file: write model mul_5s_3s_8_1_1
INFO-FLOW: To file: write model mul_3s_3s_3_1_1
INFO-FLOW: To file: write model mul_8s_3s_11_1_1
INFO-FLOW: To file: write model mul_5ns_4s_9_1_1
INFO-FLOW: To file: write model mul_8s_7s_11_1_1
INFO-FLOW: To file: write model mul_8ns_4s_9_1_1
INFO-FLOW: To file: write model mul_10ns_8s_18_1_1
INFO-FLOW: To file: write model mul_4s_4s_4_1_1
INFO-FLOW: To file: write model mul_4ns_3s_7_1_1
INFO-FLOW: To file: write model mul_6s_5s_6_1_1
INFO-FLOW: To file: write model mul_9ns_5s_14_1_1
INFO-FLOW: To file: write model mul_5s_2s_7_1_1
INFO-FLOW: To file: write model mul_10ns_9ns_11_1_1
INFO-FLOW: To file: write model mul_9s_4s_13_1_1
INFO-FLOW: To file: write model mul_10s_8s_18_1_1
INFO-FLOW: To file: write model mul_8ns_11ns_17_1_1
INFO-FLOW: To file: write model mul_10s_9s_19_1_1
INFO-FLOW: To file: write model mul_8ns_7s_15_1_1
INFO-FLOW: To file: write model mul_5ns_5s_10_1_1
INFO-FLOW: To file: write model mul_10s_7s_13_1_1
INFO-FLOW: To file: write model mul_8s_8s_8_1_1
INFO-FLOW: To file: write model mul_8ns_5s_13_1_1
INFO-FLOW: To file: write model mul_8s_6s_13_1_1
INFO-FLOW: To file: write model mul_7ns_7ns_14_1_1
INFO-FLOW: To file: write model mul_13ns_6s_19_1_1
INFO-FLOW: To file: write model mul_10ns_13ns_15_1_1
INFO-FLOW: To file: write model mul_10s_9s_10_1_1
INFO-FLOW: To file: write model mul_8ns_9ns_15_1_1
INFO-FLOW: To file: write model mul_8ns_5ns_11_1_1
INFO-FLOW: To file: write model mul_7s_7s_14_1_1
INFO-FLOW: To file: write model mul_10ns_5s_15_1_1
INFO-FLOW: To file: write model mul_8ns_8s_16_1_1
INFO-FLOW: To file: write model mul_8s_7s_8_1_1
INFO-FLOW: To file: write model mul_10s_7s_10_1_1
INFO-FLOW: To file: write model mul_10ns_8ns_13_1_1
INFO-FLOW: To file: write model mul_10ns_10ns_19_1_1
INFO-FLOW: To file: write model mul_10ns_8s_17_1_1
INFO-FLOW: To file: write model mul_10s_6s_16_1_1
INFO-FLOW: To file: write model mul_8s_7s_15_1_1
INFO-FLOW: To file: write model mul_4ns_8ns_9_1_1
INFO-FLOW: To file: write model mul_7s_4s_7_1_1
INFO-FLOW: To file: write model mul_9s_8s_9_1_1
INFO-FLOW: To file: write model mul_9ns_4s_13_1_1
INFO-FLOW: To file: write model case_1
INFO-FLOW: Generating /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='1' dstSCDir='' dstVhdlDir='/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/vhdl' dstVlogDir='/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/vlog' tclDir='/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db' modelList='mul_10s_4s_10_1_1
mul_10s_10s_20_1_1
mul_3ns_3ns_6_1_1
mul_16ns_9ns_19_1_1
mul_9s_9s_9_1_1
mul_6s_6s_6_1_1
mul_10s_10s_10_1_1
mul_7s_7s_7_1_1
mul_10ns_10ns_20_1_1
mul_9ns_10ns_19_1_1
mul_10ns_9s_19_1_1
mul_9ns_10ns_11_1_1
mul_3ns_7s_7_1_1
mul_5s_5s_5_1_1
mul_10ns_8ns_17_1_1
mul_7ns_5s_11_1_1
mul_10ns_8ns_15_1_1
mul_7ns_5s_12_1_1
mul_5s_3s_5_1_1
mul_5ns_3s_7_1_1
mul_8s_5s_8_1_1
mul_5s_3s_8_1_1
mul_3s_3s_3_1_1
mul_8s_3s_11_1_1
mul_5ns_4s_9_1_1
mul_8s_7s_11_1_1
mul_8ns_4s_9_1_1
mul_10ns_8s_18_1_1
mul_4s_4s_4_1_1
mul_4ns_3s_7_1_1
mul_6s_5s_6_1_1
mul_9ns_5s_14_1_1
mul_5s_2s_7_1_1
mul_10ns_9ns_11_1_1
mul_9s_4s_13_1_1
mul_10s_8s_18_1_1
mul_8ns_11ns_17_1_1
mul_10s_9s_19_1_1
mul_8ns_7s_15_1_1
mul_5ns_5s_10_1_1
mul_10s_7s_13_1_1
mul_8s_8s_8_1_1
mul_8ns_5s_13_1_1
mul_8s_6s_13_1_1
mul_7ns_7ns_14_1_1
mul_13ns_6s_19_1_1
mul_10ns_13ns_15_1_1
mul_10s_9s_10_1_1
mul_8ns_9ns_15_1_1
mul_8ns_5ns_11_1_1
mul_7s_7s_14_1_1
mul_10ns_5s_15_1_1
mul_8ns_8s_16_1_1
mul_8s_7s_8_1_1
mul_10s_7s_10_1_1
mul_10ns_8ns_13_1_1
mul_10ns_10ns_19_1_1
mul_10ns_8s_17_1_1
mul_10s_6s_16_1_1
mul_8s_7s_15_1_1
mul_4ns_8ns_9_1_1
mul_7s_4s_7_1_1
mul_9s_8s_9_1_1
mul_9ns_4s_13_1_1
case_1
' expOnly='0'
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.26 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.54 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.67 seconds; current allocated memory: 470.820 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='case_1_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mul_10s_4s_10_1_1
mul_10s_10s_20_1_1
mul_3ns_3ns_6_1_1
mul_16ns_9ns_19_1_1
mul_9s_9s_9_1_1
mul_6s_6s_6_1_1
mul_10s_10s_10_1_1
mul_7s_7s_7_1_1
mul_10ns_10ns_20_1_1
mul_9ns_10ns_19_1_1
mul_10ns_9s_19_1_1
mul_9ns_10ns_11_1_1
mul_3ns_7s_7_1_1
mul_5s_5s_5_1_1
mul_10ns_8ns_17_1_1
mul_7ns_5s_11_1_1
mul_10ns_8ns_15_1_1
mul_7ns_5s_12_1_1
mul_5s_3s_5_1_1
mul_5ns_3s_7_1_1
mul_8s_5s_8_1_1
mul_5s_3s_8_1_1
mul_3s_3s_3_1_1
mul_8s_3s_11_1_1
mul_5ns_4s_9_1_1
mul_8s_7s_11_1_1
mul_8ns_4s_9_1_1
mul_10ns_8s_18_1_1
mul_4s_4s_4_1_1
mul_4ns_3s_7_1_1
mul_6s_5s_6_1_1
mul_9ns_5s_14_1_1
mul_5s_2s_7_1_1
mul_10ns_9ns_11_1_1
mul_9s_4s_13_1_1
mul_10s_8s_18_1_1
mul_8ns_11ns_17_1_1
mul_10s_9s_19_1_1
mul_8ns_7s_15_1_1
mul_5ns_5s_10_1_1
mul_10s_7s_13_1_1
mul_8s_8s_8_1_1
mul_8ns_5s_13_1_1
mul_8s_6s_13_1_1
mul_7ns_7ns_14_1_1
mul_13ns_6s_19_1_1
mul_10ns_13ns_15_1_1
mul_10s_9s_10_1_1
mul_8ns_9ns_15_1_1
mul_8ns_5ns_11_1_1
mul_7s_7s_14_1_1
mul_10ns_5s_15_1_1
mul_8ns_8s_16_1_1
mul_8s_7s_8_1_1
mul_10s_7s_10_1_1
mul_10ns_8ns_13_1_1
mul_10ns_10ns_19_1_1
mul_10ns_8s_17_1_1
mul_10s_6s_16_1_1
mul_8s_7s_15_1_1
mul_4ns_8ns_9_1_1
mul_7s_4s_7_1_1
mul_9s_8s_9_1_1
mul_9ns_4s_13_1_1
case_1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/top-io-be.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.compgen.dataonly.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.constraint.tcl 
Execute         sc_get_clocks case_1 
Execute         source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST case_1 MODULE2INSTS {case_1 case_1} INST2MODULE {case_1 case_1} INSTDATA {case_1 {DEPTH 1 CHILDREN {}}} MODULEDATA {case_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_4s_10_1_1_U1 SOURCE case_1.cc:181 VARIABLE m19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_3ns_3ns_6_1_1_U3 SOURCE case_1.cc:182 VARIABLE mul_ln182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10s_10s_20_1_1_U2 SOURCE case_1.cc:183 VARIABLE mul_ln183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_16ns_9ns_19_1_1_U4 SOURCE case_1.cc:184 VARIABLE mul_ln184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_9_1_1_U5 SOURCE case_1.cc:185 VARIABLE m23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6s_6_1_1_U6 SOURCE case_1.cc:186 VARIABLE m24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m25_fu_618_p2 SOURCE case_1.cc:187 VARIABLE m25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U7 SOURCE case_1.cc:188 VARIABLE m26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_627_p2 SOURCE case_1.cc:189 VARIABLE add_ln189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U9 SOURCE case_1.cc:190 VARIABLE m28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln191_fu_650_p2 SOURCE case_1.cc:191 VARIABLE add_ln191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_3ns_3ns_6_1_1_U8 SOURCE case_1.cc:192 VARIABLE mul_ln192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m31_fu_656_p2 SOURCE case_1.cc:193 VARIABLE m31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m32_fu_662_p2 SOURCE case_1.cc:194 VARIABLE m32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U10 SOURCE case_1.cc:195 VARIABLE mul_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_9s_19_1_1_U12 SOURCE case_1.cc:196 VARIABLE mul_ln196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9ns_10ns_19_1_1_U11 SOURCE case_1.cc:197 VARIABLE mul_ln197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9ns_10ns_19_1_1_U13 SOURCE case_1.cc:199 VARIABLE mul_ln199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9ns_10ns_11_1_1_U14 SOURCE case_1.cc:200 VARIABLE mul_ln200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_3ns_7s_7_1_1_U15 SOURCE case_1.cc:201 VARIABLE mul_ln201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U17 SOURCE case_1.cc:202 VARIABLE m40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_3ns_7s_7_1_1_U18 SOURCE case_1.cc:203 VARIABLE mul_ln203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m42_fu_713_p2 SOURCE case_1.cc:204 VARIABLE m42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U16 SOURCE case_1.cc:205 VARIABLE m43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U19 SOURCE case_1.cc:206 VARIABLE m44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8ns_17_1_1_U21 SOURCE case_1.cc:207 VARIABLE mul_ln207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_7ns_5s_11_1_1_U22 SOURCE case_1.cc:208 VARIABLE mul_ln208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_5s_8_1_1_U28 SOURCE case_1.cc:209 VARIABLE m47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U31 SOURCE case_1.cc:210 VARIABLE m48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8ns_15_1_1_U23 SOURCE case_1.cc:211 VARIABLE mul_ln211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_7ns_5s_12_1_1_U24 SOURCE case_1.cc:212 VARIABLE mul_ln212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U32 SOURCE case_1.cc:213 VARIABLE mul_ln213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_9_1_1_U20 SOURCE case_1.cc:214 VARIABLE m52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_3s_5_1_1_U25 SOURCE case_1.cc:215 VARIABLE mul_ln215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U26 SOURCE case_1.cc:215 VARIABLE m53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m54_fu_946_p2 SOURCE case_1.cc:216 VARIABLE m54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m55_fu_951_p2 SOURCE case_1.cc:217 VARIABLE m55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5ns_4s_9_1_1_U34 SOURCE case_1.cc:218 VARIABLE mul_ln218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m57_fu_1077_p2 SOURCE case_1.cc:219 VARIABLE m57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5ns_3s_7_1_1_U27 SOURCE case_1.cc:220 VARIABLE mul_ln220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5s_3s_8_1_1_U29 SOURCE case_1.cc:221 VARIABLE mul_ln221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m60_fu_972_p2 SOURCE case_1.cc:222 VARIABLE m60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m61_fu_984_p2 SOURCE case_1.cc:223 VARIABLE m61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_11_1_1_U35 SOURCE case_1.cc:224 VARIABLE m62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3s_3s_3_1_1_U30 SOURCE case_1.cc:225 VARIABLE m63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_1006_p2 SOURCE case_1.cc:226 VARIABLE add_ln226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U36 SOURCE case_1.cc:227 VARIABLE mul_ln227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_5s_6_1_1_U41 SOURCE case_1.cc:228 VARIABLE m66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_3s_11_1_1_U33 SOURCE case_1.cc:229 VARIABLE mul_ln229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_4s_9_1_1_U37 SOURCE case_1.cc:230 VARIABLE mul_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8s_18_1_1_U38 SOURCE case_1.cc:231 VARIABLE mul_ln231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U42 SOURCE case_1.cc:232 VARIABLE m70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m71_fu_1146_p2 SOURCE case_1.cc:233 VARIABLE m71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_4_1_1_U39 SOURCE case_1.cc:234 VARIABLE m72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_1212_p2 SOURCE case_1.cc:235 VARIABLE add_ln235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_4ns_3s_7_1_1_U40 SOURCE case_1.cc:236 VARIABLE mul_ln236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9ns_5s_14_1_1_U43 SOURCE case_1.cc:237 VARIABLE mul_ln237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5s_2s_7_1_1_U44 SOURCE case_1.cc:238 VARIABLE m76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_9ns_11_1_1_U45 SOURCE case_1.cc:239 VARIABLE mul_ln239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9s_4s_13_1_1_U46 SOURCE case_1.cc:240 VARIABLE mul_ln240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9s_4s_13_1_1_U47 SOURCE case_1.cc:241 VARIABLE mul_ln241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_11ns_17_1_1_U49 SOURCE case_1.cc:242 VARIABLE mul_ln242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10s_9s_19_1_1_U50 SOURCE case_1.cc:243 VARIABLE mul_ln243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m82_fu_1348_p2 SOURCE case_1.cc:261 VARIABLE m82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_8_1_1_U54 SOURCE case_1.cc:245 VARIABLE m83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_7s_15_1_1_U51 SOURCE case_1.cc:246 VARIABLE mul_ln246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10s_8s_18_1_1_U48 SOURCE case_1.cc:247 VARIABLE mul_ln247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_5ns_5s_10_1_1_U52 SOURCE case_1.cc:248 VARIABLE mul_ln248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_7s_13_1_1_U53 SOURCE case_1.cc:249 VARIABLE m87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_5s_13_1_1_U57 SOURCE case_1.cc:250 VARIABLE mul_ln250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m90_fu_1415_p2 SOURCE case_1.cc:252 VARIABLE m90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_4_1_1_U55 SOURCE case_1.cc:253 VARIABLE m91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_6s_13_1_1_U61 SOURCE case_1.cc:254 VARIABLE m92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln255_fu_1423_p2 SOURCE case_1.cc:255 VARIABLE add_ln255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_8_1_1_U62 SOURCE case_1.cc:256 VARIABLE m94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8ns_15_1_1_U58 SOURCE case_1.cc:257 VARIABLE mul_ln257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln258_fu_1576_p2 SOURCE case_1.cc:258 VARIABLE add_ln258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10s_8s_18_1_1_U59 SOURCE case_1.cc:259 VARIABLE mul_ln259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U60 SOURCE case_1.cc:260 VARIABLE mul_ln260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_9s_10_1_1_U69 SOURCE case_1.cc:261 VARIABLE m99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U63 SOURCE case_1.cc:262 VARIABLE m100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_13ns_6s_19_1_1_U65 SOURCE case_1.cc:263 VARIABLE mul_ln263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_8_1_1_U66 SOURCE case_1.cc:285 VARIABLE m102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U56 SOURCE case_1.cc:265 VARIABLE m103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U67 SOURCE case_1.cc:266 VARIABLE mul_ln266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_13ns_15_1_1_U68 SOURCE case_1.cc:267 VARIABLE mul_ln267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_7ns_7ns_14_1_1_U64 SOURCE case_1.cc:268 VARIABLE mul_ln268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m107_fu_1647_p2 SOURCE case_1.cc:269 VARIABLE m107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_7s_7s_14_1_1_U76 SOURCE case_1.cc:270 VARIABLE mul_ln270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_9ns_15_1_1_U70 SOURCE case_1.cc:271 VARIABLE mul_ln271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_5ns_11_1_1_U73 SOURCE case_1.cc:272 VARIABLE mul_ln272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5s_5s_5_1_1_U75 SOURCE case_1.cc:273 VARIABLE m111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U74 SOURCE case_1.cc:274 VARIABLE m112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_9s_9_1_1_U71 SOURCE case_1.cc:275 VARIABLE m113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U78 SOURCE case_1.cc:276 VARIABLE m114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_5s_15_1_1_U77 SOURCE case_1.cc:279 VARIABLE mul_ln279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8s_18_1_1_U79 SOURCE case_1.cc:280 VARIABLE mul_ln280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U72 SOURCE case_1.cc:281 VARIABLE m119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8ns_8s_16_1_1_U80 SOURCE case_1.cc:282 VARIABLE mul_ln282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_7s_7_1_1_U81 SOURCE case_1.cc:283 VARIABLE m121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_5s_15_1_1_U82 SOURCE case_1.cc:284 VARIABLE mul_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_7s_8_1_1_U83 SOURCE case_1.cc:285 VARIABLE mul_ln285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_8s_8_1_1_U90 SOURCE case_1.cc:285 VARIABLE m123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8ns_17_1_1_U94 SOURCE case_1.cc:286 VARIABLE mul_ln286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m125_fu_1805_p2 SOURCE case_1.cc:287 VARIABLE m125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_7s_10_1_1_U84 SOURCE case_1.cc:289 VARIABLE m127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9s_8s_9_1_1_U97 SOURCE case_1.cc:290 VARIABLE m128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8ns_13_1_1_U85 SOURCE case_1.cc:291 VARIABLE mul_ln291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_10s_10_1_1_U91 SOURCE case_1.cc:292 VARIABLE m130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_19_1_1_U86 SOURCE case_1.cc:293 VARIABLE mul_ln293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4s_4s_4_1_1_U87 SOURCE case_1.cc:294 VARIABLE m132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8s_17_1_1_U88 SOURCE case_1.cc:295 VARIABLE mul_ln295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_8s_7s_15_1_1_U92 SOURCE case_1.cc:296 VARIABLE mul_ln296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_8s_17_1_1_U98 SOURCE case_1.cc:297 VARIABLE mul_ln297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10s_6s_16_1_1_U89 SOURCE case_1.cc:298 VARIABLE mul_ln298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_4ns_8ns_9_1_1_U93 SOURCE case_1.cc:299 VARIABLE mul_ln299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m138_fu_1969_p2 SOURCE case_1.cc:300 VARIABLE m138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_10ns_10ns_20_1_1_U95 SOURCE case_1.cc:302 VARIABLE mul_ln302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE mul PRAGMA yes RTLNAME mul_9ns_4s_13_1_1_U99 SOURCE case_1.cc:303 VARIABLE mul_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7s_4s_7_1_1_U96 SOURCE case_1.cc:306 VARIABLE mul_ln306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 477.840 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for case_1.
INFO: [VLOG 209-307] Generating Verilog RTL for case_1.
Execute         syn_report -model case_1 -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 107.82 MHz
Command       autosyn done; 2.01 sec.
Command     csynth_design done; 19.86 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:19; Allocated memory: 37.930 MB.
Execute     export_design -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
Execute       config_export -format=ip_catalog 
Execute       write_ini /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls_config.cfg -apsfile /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/hls.aps -filepaths relative -quiet 
Execute       ::AP::init_summary_file package-ip 
Execute         AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute         AP::get_vpp_package_output_file
Command       AP::init_summary_file done; 2.6 sec.
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -tool vivado -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -tool vivado -rtl verilog'
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=case_1 xml_exists=0
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to case_1
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=37
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=65 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mul_10s_4s_10_1_1
mul_10s_10s_20_1_1
mul_3ns_3ns_6_1_1
mul_16ns_9ns_19_1_1
mul_9s_9s_9_1_1
mul_6s_6s_6_1_1
mul_10s_10s_10_1_1
mul_7s_7s_7_1_1
mul_10ns_10ns_20_1_1
mul_9ns_10ns_19_1_1
mul_10ns_9s_19_1_1
mul_9ns_10ns_11_1_1
mul_3ns_7s_7_1_1
mul_5s_5s_5_1_1
mul_10ns_8ns_17_1_1
mul_7ns_5s_11_1_1
mul_10ns_8ns_15_1_1
mul_7ns_5s_12_1_1
mul_5s_3s_5_1_1
mul_5ns_3s_7_1_1
mul_8s_5s_8_1_1
mul_5s_3s_8_1_1
mul_3s_3s_3_1_1
mul_8s_3s_11_1_1
mul_5ns_4s_9_1_1
mul_8s_7s_11_1_1
mul_8ns_4s_9_1_1
mul_10ns_8s_18_1_1
mul_4s_4s_4_1_1
mul_4ns_3s_7_1_1
mul_6s_5s_6_1_1
mul_9ns_5s_14_1_1
mul_5s_2s_7_1_1
mul_10ns_9ns_11_1_1
mul_9s_4s_13_1_1
mul_10s_8s_18_1_1
mul_8ns_11ns_17_1_1
mul_10s_9s_19_1_1
mul_8ns_7s_15_1_1
mul_5ns_5s_10_1_1
mul_10s_7s_13_1_1
mul_8s_8s_8_1_1
mul_8ns_5s_13_1_1
mul_8s_6s_13_1_1
mul_7ns_7ns_14_1_1
mul_13ns_6s_19_1_1
mul_10ns_13ns_15_1_1
mul_10s_9s_10_1_1
mul_8ns_9ns_15_1_1
mul_8ns_5ns_11_1_1
mul_7s_7s_14_1_1
mul_10ns_5s_15_1_1
mul_8ns_8s_16_1_1
mul_8s_7s_8_1_1
mul_10s_7s_10_1_1
mul_10ns_8ns_13_1_1
mul_10ns_10ns_19_1_1
mul_10ns_8s_17_1_1
mul_10s_6s_16_1_1
mul_8s_7s_15_1_1
mul_4ns_8ns_9_1_1
mul_7s_4s_7_1_1
mul_9s_8s_9_1_1
mul_9ns_4s_13_1_1
case_1
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.rtl_wrap.cfg.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.compgen.dataonly.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.constraint.tcl 
Execute       sc_get_clocks case_1 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.constraint.tcl 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/case_1.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/hyeon/ironman/IronMan/test/synthetic_case_generation/HLS/case_1/hls_sol_3_directive/hls/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s hls_sol_3_directive/hls/impl/export.zip 
INFO: [HLS 200-802] Generated output file hls_sol_3_directive/hls/impl/export.zip
Command     export_design done; 13.66 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:13; Allocated memory: 2.465 MB.
Execute     open_solution -flow_target vivado -reset sol_4_directive 
INFO: [HLS 200-1510] Running: open_solution -flow_target vivado -reset sol_4_directive 
Execute       cleanup_all 
Execute       cleanup_all 
