$version Generated by VerilatedVcd $end
$date Sun Oct 18 01:20:14 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  4 * Din [3:0] $end
  $var wire  4 # Dout0 [3:0] $end
  $var wire  4 $ Dout1 [3:0] $end
  $var wire  4 % Dout2 [3:0] $end
  $var wire  4 & Dout3 [3:0] $end
  $var wire  1 ) clk $end
  $var wire  1 ' enable $end
  $var wire  1 ( reset $end
  $scope module shift $end
   $var wire  4 * Din [3:0] $end
   $var wire  4 # Dout0 [3:0] $end
   $var wire  4 $ Dout1 [3:0] $end
   $var wire  4 % Dout2 [3:0] $end
   $var wire  4 & Dout3 [3:0] $end
   $var wire  1 ) clk $end
   $var wire  1 ' enable $end
   $var wire  1 ( reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b0000 $
b0000 %
b0000 &
1'
0(
0)
b0000 *
#1
#2
b0001 #
1)
b0001 *
#3
0)
#4
b0010 #
b0001 $
1)
b0010 *
#5
0)
#6
b0011 #
b0010 $
b0001 %
1)
b0011 *
#7
0)
#8
b0100 #
b0011 $
b0010 %
b0001 &
1)
b0100 *
