{
  "module_name": "liquidio_common.h",
  "hash_id": "5765f0ec1d51899fc9f656d6ec8de2e9b20c4df38b4e6639b4f99b4345c8e7b2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/cavium/liquidio/liquidio_common.h",
  "human_readable_source": " \n \n\n#ifndef __LIQUIDIO_COMMON_H__\n#define __LIQUIDIO_COMMON_H__\n\n#include \"octeon_config.h\"\n\n#define LIQUIDIO_BASE_MAJOR_VERSION 1\n#define LIQUIDIO_BASE_MINOR_VERSION 7\n#define LIQUIDIO_BASE_MICRO_VERSION 2\n#define LIQUIDIO_BASE_VERSION   __stringify(LIQUIDIO_BASE_MAJOR_VERSION) \".\" \\\n\t\t\t\t__stringify(LIQUIDIO_BASE_MINOR_VERSION)\n\nstruct lio_version {\n\tu16  major;\n\tu16  minor;\n\tu16  micro;\n\tu16  reserved;\n};\n\n#define CONTROL_IQ 0\n \nenum octeon_tag_type {\n\tORDERED_TAG = 0,\n\tATOMIC_TAG = 1,\n\tNULL_TAG = 2,\n\tNULL_NULL_TAG = 3\n};\n\n \n#define LIO_CONTROL  (0x11111110)\n#define LIO_DATA(i)  (0x11111111 + (i))\n\n \n#define OPCODE_CORE 0            \n#define OPCODE_NIC  1            \n \n#define OPCODE_SUBCODE(op, sub)       ((((op) & 0x0f) << 8) | ((sub) & 0x7f))\n\n \n\n \n\n \n#define OPCODE_NIC_CORE_DRV_ACTIVE     0x01\n#define OPCODE_NIC_NW_DATA             0x02      \n#define OPCODE_NIC_CMD                 0x03\n#define OPCODE_NIC_INFO                0x04\n#define OPCODE_NIC_PORT_STATS          0x05\n#define OPCODE_NIC_MDIO45              0x06\n#define OPCODE_NIC_TIMESTAMP           0x07\n#define OPCODE_NIC_INTRMOD_CFG         0x08\n#define OPCODE_NIC_IF_CFG              0x09\n#define OPCODE_NIC_VF_DRV_NOTICE       0x0A\n#define OPCODE_NIC_INTRMOD_PARAMS      0x0B\n#define OPCODE_NIC_QCOUNT_UPDATE       0x12\n#define OPCODE_NIC_SET_TRUSTED_VF\t0x13\n#define OPCODE_NIC_SYNC_OCTEON_TIME\t0x14\n#define VF_DRV_LOADED                  1\n#define VF_DRV_REMOVED                -1\n#define VF_DRV_MACADDR_CHANGED         2\n\n#define OPCODE_NIC_VF_REP_PKT          0x15\n#define OPCODE_NIC_VF_REP_CMD          0x16\n#define OPCODE_NIC_UBOOT_CTL           0x17\n\n#define CORE_DRV_TEST_SCATTER_OP    0xFFF5\n\n \n#define CVM_DRV_APP_START           0x0\n#define CVM_DRV_NO_APP              0\n#define CVM_DRV_APP_COUNT           0x2\n#define CVM_DRV_BASE_APP            (CVM_DRV_APP_START + 0x0)\n#define CVM_DRV_NIC_APP             (CVM_DRV_APP_START + 0x1)\n#define CVM_DRV_INVALID_APP         (CVM_DRV_APP_START + 0x2)\n#define CVM_DRV_APP_END             (CVM_DRV_INVALID_APP - 1)\n\n#define BYTES_PER_DHLEN_UNIT        8\n#define MAX_REG_CNT                 2000000U\n#define INTRNAMSIZ                  32\n#define IRQ_NAME_OFF(i)             ((i) * INTRNAMSIZ)\n#define MAX_IOQ_INTERRUPTS_PER_PF   (64 * 2)\n#define MAX_IOQ_INTERRUPTS_PER_VF   (8 * 2)\n\n#define SCR2_BIT_FW_LOADED\t    63\n\n \n#define LIQUIDIO_TIME_SYNC_CAP 0x1\n#define LIQUIDIO_SWITCHDEV_CAP 0x2\n#define LIQUIDIO_SPOOFCHK_CAP  0x4\n\n \n#define OCTEON_REQUEST_NO_PERMISSION 0xc\n\nstatic inline u32 incr_index(u32 index, u32 count, u32 max)\n{\n\tif ((index + count) >= max)\n\t\tindex = index + count - max;\n\telse\n\t\tindex += count;\n\n\treturn index;\n}\n\n#define OCT_BOARD_NAME 32\n#define OCT_SERIAL_LEN 64\n\n \nstruct octeon_core_setup {\n\tu64 corefreq;\n\n\tchar boardname[OCT_BOARD_NAME];\n\n\tchar board_serial_number[OCT_SERIAL_LEN];\n\n\tu64 board_rev_major;\n\n\tu64 board_rev_minor;\n\n};\n\n \n\n \nstruct octeon_sg_entry {\n\t \n\tunion {\n\t\tu16 size[4];\n\t\tu64 size64;\n\t} u;\n\n\t \n\tu64 ptr[4];\n\n};\n\n#define OCT_SG_ENTRY_SIZE    (sizeof(struct octeon_sg_entry))\n\n \nstatic inline void add_sg_size(struct octeon_sg_entry *sg_entry,\n\t\t\t       u16 size,\n\t\t\t       u32 pos)\n{\n#ifdef __BIG_ENDIAN_BITFIELD\n\tsg_entry->u.size[pos] = size;\n#else\n\tsg_entry->u.size[3 - pos] = size;\n#endif\n}\n\n \n\n#define   OCTNET_FRM_LENGTH_SIZE      8\n\n#define   OCTNET_FRM_PTP_HEADER_SIZE  8\n\n#define   OCTNET_FRM_HEADER_SIZE     22  \n\n#define   OCTNET_MIN_FRM_SIZE        64\n\n#define   OCTNET_MAX_FRM_SIZE        (16000 + OCTNET_FRM_HEADER_SIZE)\n\n#define   OCTNET_DEFAULT_MTU         (1500)\n#define   OCTNET_DEFAULT_FRM_SIZE  (OCTNET_DEFAULT_MTU + OCTNET_FRM_HEADER_SIZE)\n\n \n#define   OCTNET_CMD_Q                0\n\n \n#define   OCTNET_CMD_CHANGE_MTU       0x1\n#define   OCTNET_CMD_CHANGE_MACADDR   0x2\n#define   OCTNET_CMD_CHANGE_DEVFLAGS  0x3\n#define   OCTNET_CMD_RX_CTL           0x4\n\n#define\t  OCTNET_CMD_SET_MULTI_LIST   0x5\n#define   OCTNET_CMD_CLEAR_STATS      0x6\n\n \n#define   OCTNET_CMD_SET_SETTINGS     0x7\n#define   OCTNET_CMD_SET_FLOW_CTL     0x8\n\n#define   OCTNET_CMD_MDIO_READ_WRITE  0x9\n#define   OCTNET_CMD_GPIO_ACCESS      0xA\n#define   OCTNET_CMD_LRO_ENABLE       0xB\n#define   OCTNET_CMD_LRO_DISABLE      0xC\n#define   OCTNET_CMD_SET_RSS          0xD\n#define   OCTNET_CMD_WRITE_SA         0xE\n#define   OCTNET_CMD_DELETE_SA        0xF\n#define   OCTNET_CMD_UPDATE_SA        0x12\n\n#define   OCTNET_CMD_TNL_RX_CSUM_CTL 0x10\n#define   OCTNET_CMD_TNL_TX_CSUM_CTL 0x11\n#define   OCTNET_CMD_IPSECV2_AH_ESP_CTL 0x13\n#define   OCTNET_CMD_VERBOSE_ENABLE   0x14\n#define   OCTNET_CMD_VERBOSE_DISABLE  0x15\n\n#define   OCTNET_CMD_VLAN_FILTER_CTL 0x16\n#define   OCTNET_CMD_ADD_VLAN_FILTER  0x17\n#define   OCTNET_CMD_DEL_VLAN_FILTER  0x18\n#define   OCTNET_CMD_VXLAN_PORT_CONFIG 0x19\n\n#define   OCTNET_CMD_ID_ACTIVE         0x1a\n\n#define   OCTNET_CMD_SET_UC_LIST       0x1b\n#define   OCTNET_CMD_SET_VF_LINKSTATE  0x1c\n\n#define   OCTNET_CMD_QUEUE_COUNT_CTL\t0x1f\n\n#define   OCTNET_CMD_GROUP1             1\n#define   OCTNET_CMD_SET_VF_SPOOFCHK    0x1\n#define   OCTNET_GROUP1_LAST_CMD        OCTNET_CMD_SET_VF_SPOOFCHK\n\n#define   OCTNET_CMD_VXLAN_PORT_ADD    0x0\n#define   OCTNET_CMD_VXLAN_PORT_DEL    0x1\n#define   OCTNET_CMD_RXCSUM_ENABLE     0x0\n#define   OCTNET_CMD_RXCSUM_DISABLE    0x1\n#define   OCTNET_CMD_TXCSUM_ENABLE     0x0\n#define   OCTNET_CMD_TXCSUM_DISABLE    0x1\n#define   OCTNET_CMD_VLAN_FILTER_ENABLE 0x1\n#define   OCTNET_CMD_VLAN_FILTER_DISABLE 0x0\n\n#define   OCTNET_CMD_FAIL 0x1\n\n#define   SEAPI_CMD_FEC_SET             0x0\n#define   SEAPI_CMD_FEC_SET_DISABLE       0x0\n#define   SEAPI_CMD_FEC_SET_RS            0x1\n#define   SEAPI_CMD_FEC_GET             0x1\n\n#define   SEAPI_CMD_SPEED_SET           0x2\n#define   SEAPI_CMD_SPEED_GET           0x3\n\n#define OPCODE_NIC_VF_PORT_STATS        0x22\n\n#define   LIO_CMD_WAIT_TM 100\n\n \n \n#define   CNNIC_L4SUM_VERIFIED             0x1\n#define   CNNIC_IPSUM_VERIFIED             0x2\n#define   CNNIC_TUN_CSUM_VERIFIED          0x4\n#define   CNNIC_CSUM_VERIFIED (CNNIC_IPSUM_VERIFIED | CNNIC_L4SUM_VERIFIED)\n\n \n#define   OCTNIC_LROIPV4    0x1\n#define   OCTNIC_LROIPV6    0x2\n\n \nenum octnet_ifflags {\n\tOCTNET_IFFLAG_PROMISC   = 0x01,\n\tOCTNET_IFFLAG_ALLMULTI  = 0x02,\n\tOCTNET_IFFLAG_MULTICAST = 0x04,\n\tOCTNET_IFFLAG_BROADCAST = 0x08,\n\tOCTNET_IFFLAG_UNICAST   = 0x10\n};\n\n \n\nunion octnet_cmd {\n\tu64 u64;\n\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu64 cmd:5;\n\n\t\tu64 more:6;  \n\n\t\tu64 cmdgroup:8;\n\t\tu64 reserved:21;\n\n\t\tu64 param1:16;\n\n\t\tu64 param2:8;\n\n#else\n\n\t\tu64 param2:8;\n\n\t\tu64 param1:16;\n\n\t\tu64 reserved:21;\n\t\tu64 cmdgroup:8;\n\n\t\tu64 more:6;\n\n\t\tu64 cmd:5;\n\n#endif\n\t} s;\n\n};\n\n#define   OCTNET_CMD_SIZE     (sizeof(union octnet_cmd))\n\n \n#define LIO_SOFTCMDRESP_IH2       40\n#define LIO_SOFTCMDRESP_IH3       (40 + 8)\n\n#define LIO_PCICMD_O2             24\n#define LIO_PCICMD_O3             (24 + 8)\n\n \nstruct  octeon_instr_ih3 {\n#ifdef __BIG_ENDIAN_BITFIELD\n\n\t \n\tu64     reserved3:1;\n\n\t \n\tu64     gather:1;\n\n\t \n\tu64     dlengsz:14;\n\n\t \n\tu64     fsz:6;\n\n\t \n\tu64     reserved2:4;\n\n\t \n\tu64     pkind:6;\n\n\t \n\tu64     reserved1:32;\n\n#else\n\t \n\tu64     reserved1:32;\n\n\t \n\tu64     pkind:6;\n\n\t \n\tu64     reserved2:4;\n\n\t \n\tu64     fsz:6;\n\n\t \n\tu64     dlengsz:14;\n\n\t \n\tu64     gather:1;\n\n\t \n\tu64     reserved3:1;\n\n#endif\n};\n\n \n \nstruct  octeon_instr_pki_ih3 {\n#ifdef __BIG_ENDIAN_BITFIELD\n\n\t \n\tu64     w:1;\n\n\t \n\tu64     raw:1;\n\n\t \n\tu64     utag:1;\n\n\t \n\tu64     uqpg:1;\n\n\t \n\tu64     reserved2:1;\n\n\t \n\tu64     pm:3;\n\n\t \n\tu64     sl:8;\n\n\t \n\tu64     utt:1;\n\n\t \n\tu64     tagtype:2;\n\n\t \n\tu64     reserved1:2;\n\n\t \n\tu64     qpg:11;\n\n\t \n\tu64     tag:32;\n\n#else\n\n\t \n\tu64     tag:32;\n\n\t \n\tu64     qpg:11;\n\n\t \n\tu64     reserved1:2;\n\n\t \n\tu64     tagtype:2;\n\n\t \n\tu64     utt:1;\n\n\t \n\tu64     sl:8;\n\n\t \n\tu64     pm:3;\n\n\t \n\tu64     reserved2:1;\n\n\t \n\tu64     uqpg:1;\n\n\t \n\tu64     utag:1;\n\n\t \n\tu64     raw:1;\n\n\t \n\tu64     w:1;\n#endif\n\n};\n\n \nstruct octeon_instr_ih2 {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t \n\tu64 raw:1;\n\n\t \n\tu64 gather:1;\n\n\t \n\tu64 dlengsz:14;\n\n\t \n\tu64 fsz:6;\n\n\t \n\tu64 qos:3;\n\n\t \n\tu64 grp:4;\n\n\t \n\tu64 rs:1;\n\n\t \n\tu64 tagtype:2;\n\n\t \n\tu64 tag:32;\n#else\n\t \n\tu64 tag:32;\n\n\t \n\tu64 tagtype:2;\n\n\t \n\tu64 rs:1;\n\n\t \n\tu64 grp:4;\n\n\t \n\tu64 qos:3;\n\n\t \n\tu64 fsz:6;\n\n\t \n\tu64 dlengsz:14;\n\n\t \n\tu64 gather:1;\n\n\t \n\tu64 raw:1;\n#endif\n};\n\n \nstruct octeon_instr_irh {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 opcode:4;\n\tu64 rflag:1;\n\tu64 subcode:7;\n\tu64 vlan:12;\n\tu64 priority:3;\n\tu64 reserved:5;\n\tu64 ossp:32;              \n#else\n\tu64 ossp:32;              \n\tu64 reserved:5;\n\tu64 priority:3;\n\tu64 vlan:12;\n\tu64 subcode:7;\n\tu64 rflag:1;\n\tu64 opcode:4;\n#endif\n};\n\n \nstruct octeon_instr_rdp {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 reserved:49;\n\tu64 pcie_port:3;\n\tu64 rlen:12;\n#else\n\tu64 rlen:12;\n\tu64 pcie_port:3;\n\tu64 reserved:49;\n#endif\n};\n\n \nunion octeon_rh {\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 u64;\n\tstruct {\n\t\tu64 opcode:4;\n\t\tu64 subcode:8;\n\t\tu64 len:3;      \n\t\tu64 reserved:17;\n\t\tu64 ossp:32;    \n\t} r;\n\tstruct {\n\t\tu64 opcode:4;\n\t\tu64 subcode:8;\n\t\tu64 len:3;      \n\t\tu64 extra:28;\n\t\tu64 vlan:12;\n\t\tu64 priority:3;\n\t\tu64 csum_verified:3;      \n\t\tu64 has_hwtstamp:1;       \n\t\tu64 encap_on:1;\n\t\tu64 has_hash:1;           \n\t} r_dh;\n\tstruct {\n\t\tu64 opcode:4;\n\t\tu64 subcode:8;\n\t\tu64 len:3;      \n\t\tu64 reserved:11;\n\t\tu64 num_gmx_ports:8;\n\t\tu64 max_nic_ports:10;\n\t\tu64 app_cap_flags:4;\n\t\tu64 app_mode:8;\n\t\tu64 pkind:8;\n\t} r_core_drv_init;\n\tstruct {\n\t\tu64 opcode:4;\n\t\tu64 subcode:8;\n\t\tu64 len:3;        \n\t\tu64 reserved:8;\n\t\tu64 extra:25;\n\t\tu64 gmxport:16;\n\t} r_nic_info;\n#else\n\tu64 u64;\n\tstruct {\n\t\tu64 ossp:32;   \n\t\tu64 reserved:17;\n\t\tu64 len:3;     \n\t\tu64 subcode:8;\n\t\tu64 opcode:4;\n\t} r;\n\tstruct {\n\t\tu64 has_hash:1;           \n\t\tu64 encap_on:1;\n\t\tu64 has_hwtstamp:1;       \n\t\tu64 csum_verified:3;      \n\t\tu64 priority:3;\n\t\tu64 vlan:12;\n\t\tu64 extra:28;\n\t\tu64 len:3;     \n\t\tu64 subcode:8;\n\t\tu64 opcode:4;\n\t} r_dh;\n\tstruct {\n\t\tu64 pkind:8;\n\t\tu64 app_mode:8;\n\t\tu64 app_cap_flags:4;\n\t\tu64 max_nic_ports:10;\n\t\tu64 num_gmx_ports:8;\n\t\tu64 reserved:11;\n\t\tu64 len:3;        \n\t\tu64 subcode:8;\n\t\tu64 opcode:4;\n\t} r_core_drv_init;\n\tstruct {\n\t\tu64 gmxport:16;\n\t\tu64 extra:25;\n\t\tu64 reserved:8;\n\t\tu64 len:3;        \n\t\tu64 subcode:8;\n\t\tu64 opcode:4;\n\t} r_nic_info;\n#endif\n};\n\n#define  OCT_RH_SIZE   (sizeof(union  octeon_rh))\n\nunion octnic_packet_params {\n\tu32 u32;\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu32 reserved:24;\n\t\tu32 ip_csum:1;\t\t \n\t\t \n\t\tu32 transport_csum:1;\n\t\t \n\t\tu32 tnl_csum:1;\n\t\tu32 tsflag:1;\t\t \n\t\tu32 ipsec_ops:4;\t \n#else\n\t\tu32 ipsec_ops:4;\n\t\tu32 tsflag:1;\n\t\tu32 tnl_csum:1;\n\t\tu32 transport_csum:1;\n\t\tu32 ip_csum:1;\n\t\tu32 reserved:24;\n#endif\n\t} s;\n};\n\n \nunion oct_link_status {\n\tu64 u64;\n\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu64 duplex:8;\n\t\tu64 mtu:16;\n\t\tu64 speed:16;\n\t\tu64 link_up:1;\n\t\tu64 autoneg:1;\n\t\tu64 if_mode:5;\n\t\tu64 pause:1;\n\t\tu64 flashing:1;\n\t\tu64 phy_type:5;\n\t\tu64 reserved:10;\n#else\n\t\tu64 reserved:10;\n\t\tu64 phy_type:5;\n\t\tu64 flashing:1;\n\t\tu64 pause:1;\n\t\tu64 if_mode:5;\n\t\tu64 autoneg:1;\n\t\tu64 link_up:1;\n\t\tu64 speed:16;\n\t\tu64 mtu:16;\n\t\tu64 duplex:8;\n#endif\n\t} s;\n};\n\nenum lio_phy_type {\n\tLIO_PHY_PORT_TP = 0x0,\n\tLIO_PHY_PORT_FIBRE = 0x1,\n\tLIO_PHY_PORT_UNKNOWN,\n};\n\n \n\nunion oct_txpciq {\n\tu64 u64;\n\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu64 q_no:8;\n\t\tu64 port:8;\n\t\tu64 pkind:6;\n\t\tu64 use_qpg:1;\n\t\tu64 qpg:11;\n\t\tu64 reserved0:10;\n\t\tu64 ctrl_qpg:11;\n\t\tu64 reserved:9;\n#else\n\t\tu64 reserved:9;\n\t\tu64 ctrl_qpg:11;\n\t\tu64 reserved0:10;\n\t\tu64 qpg:11;\n\t\tu64 use_qpg:1;\n\t\tu64 pkind:6;\n\t\tu64 port:8;\n\t\tu64 q_no:8;\n#endif\n\t} s;\n};\n\n \n\nunion oct_rxpciq {\n\tu64 u64;\n\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu64 q_no:8;\n\t\tu64 reserved:56;\n#else\n\t\tu64 reserved:56;\n\t\tu64 q_no:8;\n#endif\n\t} s;\n};\n\n \nstruct oct_link_info {\n\tunion oct_link_status link;\n\tu64 hw_addr;\n\n#ifdef __BIG_ENDIAN_BITFIELD\n\tu64 gmxport:16;\n\tu64 macaddr_is_admin_asgnd:1;\n\tu64 rsvd:13;\n\tu64 macaddr_spoofchk:1;\n\tu64 rsvd1:17;\n\tu64 num_txpciq:8;\n\tu64 num_rxpciq:8;\n#else\n\tu64 num_rxpciq:8;\n\tu64 num_txpciq:8;\n\tu64 rsvd1:17;\n\tu64 macaddr_spoofchk:1;\n\tu64 rsvd:13;\n\tu64 macaddr_is_admin_asgnd:1;\n\tu64 gmxport:16;\n#endif\n\n\tunion oct_txpciq txpciq[MAX_IOQS_PER_NICIF];\n\tunion oct_rxpciq rxpciq[MAX_IOQS_PER_NICIF];\n};\n\n#define OCT_LINK_INFO_SIZE   (sizeof(struct oct_link_info))\n\nstruct liquidio_if_cfg_info {\n\tu64 iqmask;  \n\tu64 oqmask;  \n\tstruct oct_link_info linfo;  \n\tchar   liquidio_firmware_version[32];\n};\n\n \nstruct nic_rx_stats {\n\t \n\tu64 total_rcvd;\t\t \n\tu64 bytes_rcvd;\t\t \n\tu64 total_bcst;\t\t \n\tu64 total_mcst;\t\t \n\tu64 runts;\t\t \n\tu64 ctl_rcvd;\t\t \n\tu64 fifo_err;\t\t \n\tu64 dmac_drop;\t\t \n\tu64 fcs_err;\t\t \n\tu64 jabber_err;\t\t \n\tu64 l2_err;\t\t \n\tu64 frame_err;\t\t \n\tu64 red_drops;\t\t \n\n\t \n\tu64 fw_total_rcvd;\n\tu64 fw_total_fwd;\n\tu64 fw_total_fwd_bytes;\n\tu64 fw_total_mcast;\n\tu64 fw_total_bcast;\n\n\tu64 fw_err_pko;\n\tu64 fw_err_link;\n\tu64 fw_err_drop;\n\tu64 fw_rx_vxlan;\n\tu64 fw_rx_vxlan_err;\n\n\t \n\tu64 fw_lro_pkts;    \n\tu64 fw_lro_octs;    \n\tu64 fw_total_lro;   \n\tu64 fw_lro_aborts;  \n\tu64 fw_lro_aborts_port;\n\tu64 fw_lro_aborts_seq;\n\tu64 fw_lro_aborts_tsval;\n\tu64 fw_lro_aborts_timer;\t \n\t \n\tu64 fwd_rate;\n};\n\n \nstruct nic_tx_stats {\n\t \n\tu64 total_pkts_sent;\t\t \n\tu64 total_bytes_sent;\t\t \n\tu64 mcast_pkts_sent;\t\t \n\tu64 bcast_pkts_sent;\t\t \n\tu64 ctl_sent;\t\t\t \n\tu64 one_collision_sent;\t\t \n\tu64 multi_collision_sent;\t \n\tu64 max_collision_fail;\t\t \n\tu64 max_deferral_fail;\t\t \n\tu64 fifo_err;\t\t\t \n\tu64 runts;\t\t\t \n\tu64 total_collisions;\t\t \n\n\t \n\tu64 fw_total_sent;\n\tu64 fw_total_fwd;\n\tu64 fw_total_fwd_bytes;\n\tu64 fw_total_mcast_sent;\n\tu64 fw_total_bcast_sent;\n\tu64 fw_err_pko;\n\tu64 fw_err_link;\n\tu64 fw_err_drop;\n\tu64 fw_err_tso;\n\tu64 fw_tso;\t\t \n\tu64 fw_tso_fwd;\t\t \n\tu64 fw_tx_vxlan;\n\tu64 fw_err_pki;\n};\n\nstruct oct_link_stats {\n\tstruct nic_rx_stats fromwire;\n\tstruct nic_tx_stats fromhost;\n\n};\n\nstatic inline int opcode_slow_path(union octeon_rh *rh)\n{\n\tu16 subcode1, subcode2;\n\n\tsubcode1 = OPCODE_SUBCODE((rh)->r.opcode, (rh)->r.subcode);\n\tsubcode2 = OPCODE_SUBCODE(OPCODE_NIC, OPCODE_NIC_NW_DATA);\n\n\treturn (subcode2 != subcode1);\n}\n\n#define LIO68XX_LED_CTRL_ADDR     0x3501\n#define LIO68XX_LED_CTRL_CFGON    0x1f\n#define LIO68XX_LED_CTRL_CFGOFF   0x100\n#define LIO68XX_LED_BEACON_ADDR   0x3508\n#define LIO68XX_LED_BEACON_CFGON  0x47fd\n#define LIO68XX_LED_BEACON_CFGOFF 0x11fc\n#define VITESSE_PHY_GPIO_DRIVEON  0x1\n#define VITESSE_PHY_GPIO_CFG      0x8\n#define VITESSE_PHY_GPIO_DRIVEOFF 0x4\n#define VITESSE_PHY_GPIO_HIGH     0x2\n#define VITESSE_PHY_GPIO_LOW      0x3\n#define LED_IDENTIFICATION_ON     0x1\n#define LED_IDENTIFICATION_OFF    0x0\n#define LIO23XX_COPPERHEAD_LED_GPIO 0x2\n\nstruct oct_mdio_cmd {\n\tu64 op;\n\tu64 mdio_addr;\n\tu64 value1;\n\tu64 value2;\n\tu64 value3;\n};\n\n#define OCT_LINK_STATS_SIZE   (sizeof(struct oct_link_stats))\n\nstruct oct_intrmod_cfg {\n\tu64 rx_enable;\n\tu64 tx_enable;\n\tu64 check_intrvl;\n\tu64 maxpkt_ratethr;\n\tu64 minpkt_ratethr;\n\tu64 rx_maxcnt_trigger;\n\tu64 rx_mincnt_trigger;\n\tu64 rx_maxtmr_trigger;\n\tu64 rx_mintmr_trigger;\n\tu64 tx_mincnt_trigger;\n\tu64 tx_maxcnt_trigger;\n\tu64 rx_frames;\n\tu64 tx_frames;\n\tu64 rx_usecs;\n};\n\n#define BASE_QUEUE_NOT_REQUESTED 65535\n\nunion oct_nic_if_cfg {\n\tu64 u64;\n\tstruct {\n#ifdef __BIG_ENDIAN_BITFIELD\n\t\tu64 base_queue:16;\n\t\tu64 num_iqueues:16;\n\t\tu64 num_oqueues:16;\n\t\tu64 gmx_port_id:8;\n\t\tu64 vf_id:8;\n#else\n\t\tu64 vf_id:8;\n\t\tu64 gmx_port_id:8;\n\t\tu64 num_oqueues:16;\n\t\tu64 num_iqueues:16;\n\t\tu64 base_queue:16;\n#endif\n\t} s;\n};\n\nstruct lio_trusted_vf {\n\tuint64_t active: 1;\n\tuint64_t id : 8;\n\tuint64_t reserved: 55;\n};\n\nstruct lio_time {\n\ts64 sec;    \n\ts64 nsec;   \n};\n\nstruct lio_vf_rep_stats {\n\tu64 tx_packets;\n\tu64 tx_bytes;\n\tu64 tx_dropped;\n\n\tu64 rx_packets;\n\tu64 rx_bytes;\n\tu64 rx_dropped;\n};\n\nenum lio_vf_rep_req_type {\n\tLIO_VF_REP_REQ_NONE,\n\tLIO_VF_REP_REQ_STATE,\n\tLIO_VF_REP_REQ_MTU,\n\tLIO_VF_REP_REQ_STATS,\n\tLIO_VF_REP_REQ_DEVNAME\n};\n\nenum {\n\tLIO_VF_REP_STATE_DOWN,\n\tLIO_VF_REP_STATE_UP\n};\n\n#define LIO_IF_NAME_SIZE 16\nstruct lio_vf_rep_req {\n\tu8 req_type;\n\tu8 ifidx;\n\tu8 rsvd[6];\n\n\tunion {\n\t\tstruct lio_vf_rep_name {\n\t\t\tchar name[LIO_IF_NAME_SIZE];\n\t\t} rep_name;\n\n\t\tstruct lio_vf_rep_mtu {\n\t\t\tu32 mtu;\n\t\t\tu32 rsvd;\n\t\t} rep_mtu;\n\n\t\tstruct lio_vf_rep_state {\n\t\t\tu8 state;\n\t\t\tu8 rsvd[7];\n\t\t} rep_state;\n\t};\n};\n\nstruct lio_vf_rep_resp {\n\tu64 rh;\n\tu8  status;\n\tu8  rsvd[7];\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}