<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Timing Report Min Delay Analysis
</title>
<text>SmartTime Version 12.900.0.16</text>
<text>Microsemi Corporation - Microsemi Libero Software Release v12.4 (Version 12.900.0.16)</text>
<text>Date: Wed Apr 29 22:33:19 2020
</text>
<table>
<header>
</header>
<row>
 <cell>Design</cell>
 <cell>Gray_Code_Counter</cell>
</row>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Die</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Temperature Range</cell>
 <cell>0 - 85 C</cell>
</row>
<row>
 <cell>Voltage Range</cell>
 <cell>1.14 - 1.26 V</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Design State</cell>
 <cell>Pre-Layout</cell>
</row>
<row>
 <cell>Data source</cell>
 <cell></cell>
</row>
<row>
 <cell>Min Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Max Operating Conditions</cell>
 <cell>WORST - 1.14 V - 85 C</cell>
</row>
<row>
 <cell>Operating Conditions</cell>
 <cell>BEST - 1.26 V - 0 C</cell>
</row>
<row>
 <cell>Scenario for Timing Analysis</cell>
 <cell>Primary</cell>
</row>
</table>
<text></text>
<section>
<name>Summary</name>
<table>
<header>
 <cell>Clock Domain</cell>
 <cell>Required Period (ns)</cell>
 <cell>Required Frequency (MHz)</cell>
 <cell>External Hold (ns)</cell>
 <cell>Min Clock-To-Out (ns)</cell>
</header>
<row>
 <cell>CLK</cell>
 <cell>N/A</cell>
 <cell>N/A</cell>
 <cell>0.998</cell>
 <cell>2.193</cell>
</row>
</table>
<text></text>
<table>
<header>
 <cell></cell>
 <cell>Min Delay (ns)</cell>
</header>
<row>
 <cell>Input to Output</cell>
 <cell>N/A</cell>
</row>
</table>
</section>
<section>
<name>Clock Domain CLK</name>
<text></text>
<section>
<name>SET Register to Register</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>incr_sig:CLK</cell>
 <cell>bin_cntr[0]:D</cell>
 <cell>1.255</cell>
 <cell></cell>
 <cell>2.811</cell>
 <cell></cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>incr_sig:CLK</cell>
 <cell>bin_cntr[1]:D</cell>
 <cell>1.266</cell>
 <cell></cell>
 <cell>2.822</cell>
 <cell></cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>bin_cntr[1]:D</cell>
 <cell>1.271</cell>
 <cell></cell>
 <cell>2.827</cell>
 <cell></cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>bin_cntr[1]:CLK</cell>
 <cell>bin_cntr[2]:D</cell>
 <cell>1.275</cell>
 <cell></cell>
 <cell>2.831</cell>
 <cell></cell>
 <cell>0.000</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>bin_cntr[2]:CLK</cell>
 <cell>bin_cntr[3]:D</cell>
 <cell>1.275</cell>
 <cell></cell>
 <cell>2.831</cell>
 <cell></cell>
 <cell>0.000</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: incr_sig:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[0]:D</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.811</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>0.050</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.571</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>0.717</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>1.052</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>1.220</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>incr_sig:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>1.556</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>incr_sig:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>1.614</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr_cry_cy[0]:B</cell>
 <cell>net</cell>
 <cell>incr_sig_Z</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>2.135</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr_cry_cy[0]:FCO</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.118</cell>
 <cell>2.253</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[0]:FCI</cell>
 <cell>net</cell>
 <cell>bin_cntr_cry_cy</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.253</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>bin_cntr_cry[0]:S</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:ARI1</cell>
 <cell>+</cell>
 <cell>0.037</cell>
 <cell>2.290</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:D</cell>
 <cell>net</cell>
 <cell>bin_cntr_s[0]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>2.811</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.811</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:D</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET External Hold</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Hold (ns)</cell>
 <cell>External Hold (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[0]:EN</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[1]:EN</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[2]:EN</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[3]:EN</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>incr_cntr</cell>
 <cell>bin_cntr[4]:EN</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: incr_cntr</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[0]:EN</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>incr_cntr</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_incr_cntr:A</cell>
 <cell>net</cell>
 <cell>I_NET_incr_cntr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_incr_cntr:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>0.050</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:EN</cell>
 <cell>net</cell>
 <cell>incr_cntr</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.556</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.345</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:EN</cell>
 <cell>Library hold time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Clock to Output</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Clock to Out (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>bin_cntr[7]:CLK</cell>
 <cell>gray_out[7]</cell>
 <cell>0.637</cell>
 <cell></cell>
 <cell>2.193</cell>
 <cell></cell>
 <cell>2.193</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>gray_out[0]</cell>
 <cell>1.204</cell>
 <cell></cell>
 <cell>2.760</cell>
 <cell></cell>
 <cell>2.760</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>bin_cntr[1]:CLK</cell>
 <cell>gray_out[1]</cell>
 <cell>1.208</cell>
 <cell></cell>
 <cell>2.764</cell>
 <cell></cell>
 <cell>2.764</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>bin_cntr[2]:CLK</cell>
 <cell>gray_out[2]</cell>
 <cell>1.208</cell>
 <cell></cell>
 <cell>2.764</cell>
 <cell></cell>
 <cell>2.764</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>bin_cntr[3]:CLK</cell>
 <cell>gray_out[3]</cell>
 <cell>1.208</cell>
 <cell></cell>
 <cell>2.764</cell>
 <cell></cell>
 <cell>2.764</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: bin_cntr[7]:CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: gray_out[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>0.050</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.521</cell>
 <cell>0.571</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.146</cell>
 <cell>0.717</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.335</cell>
 <cell>1.052</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.168</cell>
 <cell>1.220</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[7]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.336</cell>
 <cell>1.556</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[7]:Q</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.058</cell>
 <cell>1.614</cell>
 <cell>3</cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_gray_out[7]:A</cell>
 <cell>net</cell>
 <cell>gray_out[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.529</cell>
 <cell>2.143</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_gray_out[7]:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>2.193</cell>
 <cell>0</cell>
 <cell>r</cell>
</row>
<row>
 <cell>gray_out[7]</cell>
 <cell>net</cell>
 <cell>I_NET_gray_out[7]</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>2.193</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2.193</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>gray_out[7]</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Register to Asynchronous</name>
<text>No Path</text>
</section>
<section>
<name>SET External Removal</name>
<table>
<header>
 <cell/>
 <cell>From</cell>
 <cell>To</cell>
 <cell>Delay (ns)</cell>
 <cell>Slack (ns)</cell>
 <cell>Arrival (ns)</cell>
 <cell>Required (ns)</cell>
 <cell>Removal (ns)</cell>
 <cell>External Removal (ns)</cell>
</header>
<row>
 <cell>Path 1</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 2</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[1]:ALn</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 3</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[2]:ALn</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 4</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[3]:ALn</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
<row>
 <cell>Path 5</cell>
 <cell>RSTn</cell>
 <cell>bin_cntr[4]:ALn</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.998</cell>
</row>
</table>
<text></text>
<section><name>Expanded Path 1</name></section>
<table>
<header>
 <cell>Pin Name</cell>
 <cell>Type</cell>
 <cell>Net Name</cell>
 <cell>Cell Name</cell>
 <cell>Op</cell>
 <cell>Delay (ns)</cell>
 <cell>Total (ns)</cell>
 <cell>Fanout</cell>
 <cell>Edge</cell>
</header>
<row>
 <cell>From: RSTn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>To: bin_cntr[0]:ALn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>data required time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>-</cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>slack</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data arrival time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>RSTn</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_RSTn:A</cell>
 <cell>net</cell>
 <cell>I_NET_RSTn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>0.000</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_RSTn:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.050</cell>
 <cell>0.050</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>net</cell>
 <cell>RSTn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.556</cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>data arrival time</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>0.606</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
<row>
 <cell>Data required time calculation</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>N/C</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
 <cell>CLK</cell>
 <cell>Clock source</cell>
 <cell></cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:A</cell>
 <cell>net</cell>
 <cell>I_NET_CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>BLOCK_INTERFACE_I_CLK:Y</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:CFG1</cell>
 <cell>+</cell>
 <cell>0.052</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>r</cell>
</row>
<row>
 <cell>CLK_RNIQO92:An</cell>
 <cell>net</cell>
 <cell>CLK</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.537</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92:YNn</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:GB</cell>
 <cell>+</cell>
 <cell>0.151</cell>
 <cell>N/C</cell>
 <cell>1</cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:An</cell>
 <cell>net</cell>
 <cell>CLK_RNIQO92/U0_YNn</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.345</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>f</cell>
</row>
<row>
 <cell>CLK_RNIQO92/U0_RGB1:YL</cell>
 <cell>cell</cell>
 <cell></cell>
 <cell>ADLIB:RGB</cell>
 <cell>+</cell>
 <cell>0.173</cell>
 <cell>N/C</cell>
 <cell>9</cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:CLK</cell>
 <cell>net</cell>
 <cell>NN_1</cell>
 <cell></cell>
 <cell>+</cell>
 <cell>0.346</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell>r</cell>
</row>
<row>
 <cell>bin_cntr[0]:ALn</cell>
 <cell>Library removal time</cell>
 <cell></cell>
 <cell>ADLIB:SLE</cell>
 <cell>+</cell>
 <cell>0.000</cell>
 <cell>N/C</cell>
 <cell></cell>
 <cell></cell>
</row>
<row>
</row>
</table>
</section>
<section>
<name>SET Asynchronous to Register</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set Pin to Pin</name>
<section>
<name>SET Input to Output</name>
<text>No Path</text>
</section>
</section>
<section>
<name>Path Set User Sets</name>
</section>
</doc>
