<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MCA/HardwareUnits/RegisterFile.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;15.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_e10184ddeeb4432dba6c949335d8ab8d.html">MCA</a></li><li class="navelem"><a class="el" href="dir_6174df76bdd178a8864b056604028b30.html">HardwareUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">RegisterFile.h</div></div>
</div><!--header-->
<div class="contents">
<a href="RegisterFile_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===--------------------- RegisterFile.h -----------------------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">///</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// This file defines a register mapping file class.  This class is responsible</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// for managing hardware register files and the tracking of data dependencies</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/// between registers.</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">///</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="HardwareUnit_8h.html">llvm/MCA/HardwareUnits/HardwareUnit.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="keyword">namespace </span>mca {</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="keyword">class </span>ReadState;</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="keyword">class </span>WriteState;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">class </span>Instruction;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment"></span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/// A reference to a register write.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">///</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/// This class is mainly used by the register file to describe register</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">/// mappings. It correlates a register write to the source index of the</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">/// defining instruction.</span></div>
<div class="foldopen" id="foldopen00038" data-start="{" data-end="};">
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html">   38</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> {</div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>  <span class="keywordtype">unsigned</span> IID;</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  <span class="keywordtype">unsigned</span> WriteBackCycle;</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keywordtype">unsigned</span> WriteResID;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> RegisterID;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>  <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *Write;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> INVALID_IID;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">public</span>:</div>
<div class="foldopen" id="foldopen00048" data-start="{" data-end="}">
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">   48</a></span>  <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">WriteRef</a>()</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>      : IID(INVALID_IID), WriteBackCycle(), WriteResID(), RegisterID(),</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>        Write() {}</div>
</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">WriteRef</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SourceIndex</a>, <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WS</a>);</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">   53</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IID; }</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#af21d536ceb2443d93a98c50e5d0d1153">getWriteBackCycle</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#ab3fa6f3913b02ca785582b43e06c7401">   56</a></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *<a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#ab3fa6f3913b02ca785582b43e06c7401">getWriteState</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Write; }</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#ac2f66561a90f87925c227a448526edfd">   57</a></span>  <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *<a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#ac2f66561a90f87925c227a448526edfd">getWriteState</a>() { <span class="keywordflow">return</span> Write; }</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a2322850429b4482184841861b5fe8279">getWriteResourceID</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>  <a class="code hl_typedef" href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#aba38aec982153accf474bfe396d833bb">getRegisterID</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a7b0829d9a1b982b240442bf94b38857b">commit</a>();</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a293ffb54d80a7b162bcc0dda787106c8">notifyExecuted</a>(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">Cycle</a>);</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">hasKnownWriteBackCycle</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a2e682e1f07caa8665b2b72dada628493">isWriteZero</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">   66</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>() != INVALID_IID; }</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"></span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">  /// Returns true if this register write has been executed, and the new</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">  /// register value is therefore available to users.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">   70</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">isAvailable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">hasKnownWriteBackCycle</a>(); }</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span> </div>
<div class="foldopen" id="foldopen00072" data-start="{" data-end="}">
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">   72</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">operator==</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;<a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="keywordflow">return</span> Write &amp;&amp; <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.Write &amp;&amp; Write == <a class="code hl_enumvalue" href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">Other</a>.Write;</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  }</div>
</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1WriteRef.html#aa3087249ea30e15b4ab04765242d51bd">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>};</div>
</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"></span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">/// Manages hardware register files, and tracks register definitions for</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">/// register renaming purposes.</span></div>
<div class="foldopen" id="foldopen00083" data-start="{" data-end="};">
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html">   83</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1mca_1_1HardwareUnit.html">HardwareUnit</a> {</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="comment">// class RegisterMappingTracker is a  physical register file (PRF) descriptor.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="comment">// There is one RegisterMappingTracker for every PRF definition in the</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="comment">// scheduling model.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>  <span class="comment">// An instance of RegisterMappingTracker tracks the number of physical</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>  <span class="comment">// registers available for renaming. It also tracks  the number of register</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>  <span class="comment">// moves eliminated per cycle.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>  <span class="keyword">struct </span>RegisterMappingTracker {</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// The total number of physical registers that are available in this</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// register file for register renaming purpouses.  A value of zero for this</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// field means: this register file has an unbounded number of physical</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">// registers.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumPhysRegs;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">// Number of physical registers that are currently in use.</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="keywordtype">unsigned</span> NumUsedPhysRegs;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// Maximum number of register moves that can be eliminated by this PRF every</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// cycle. A value of zero means that there is no limit in the number of</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// moves which can be eliminated every cycle.</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxMoveEliminatedPerCycle;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// Number of register moves eliminated during this cycle.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    <span class="comment">// This value is increased by one every time a register move is eliminated.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <span class="comment">// Every new cycle, this value is reset to zero.</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// A move can be eliminated only if MaxMoveEliminatedPerCycle is zero, or if</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// NumMoveEliminated is less than MaxMoveEliminatedPerCycle.</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="keywordtype">unsigned</span> NumMoveEliminated;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <span class="comment">// If set, move elimination is restricted to zero-register moves only.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="keywordtype">bool</span> AllowZeroMoveEliminationOnly;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    RegisterMappingTracker(<span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumPhysRegisters</a>,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>                           <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxMoveEliminated</a> = 0U,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>                           <span class="keywordtype">bool</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowZeroMoveElimOnly</a> = <span class="keyword">false</span>)</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>        : NumPhysRegs(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">NumPhysRegisters</a>), NumUsedPhysRegs(0),</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>          MaxMoveEliminatedPerCycle(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MaxMoveEliminated</a>), NumMoveEliminated(0U),</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>          AllowZeroMoveEliminationOnly(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">AllowZeroMoveElimOnly</a>) {}</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  };</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>  <span class="comment">// A vector of register file descriptors.  This set always contains at least</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="comment">// one entry. Entry at index #0 is reserved.  That entry describes a register</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="comment">// file with an unbounded number of physical registers that &quot;sees&quot; all the</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>  <span class="comment">// hardware registers declared by the target (i.e. all the register</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="comment">// definitions in the target specific `XYZRegisterInfo.td` - where `XYZ` is</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">// the target name).</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="comment">// Users can limit the number of physical registers that are available in</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">// register file #0 specifying command line flag `-register-file-size=&lt;uint&gt;`.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVector&lt;RegisterMappingTracker, 4&gt;</a> RegisterFiles;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span> </div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>  <span class="comment">// This type is used to propagate information about the owner of a register,</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  <span class="comment">// and the cost of allocating it in the PRF. Register cost is defined as the</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="comment">// number of physical registers consumed by the PRF to allocate a user</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="comment">// register.</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="comment">// For example: on X86 BtVer2, a YMM register consumes 2 128-bit physical</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  <span class="comment">// registers. So, the cost of allocating a YMM register in BtVer2 is 2.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  <span class="keyword">using </span>IndexPlusCostPairTy = std::pair&lt;unsigned, unsigned&gt;;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>  <span class="comment">// Struct RegisterRenamingInfo is used to map logical registers to register</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>  <span class="comment">// files.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <span class="comment">// There is a RegisterRenamingInfo object for every logical register defined</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <span class="comment">// by the target. RegisteRenamingInfo objects are stored into vector</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <span class="comment">// `RegisterMappings`, and MCPhysReg IDs can be used to reference</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="comment">// elements in that vector.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <span class="comment">// Each RegisterRenamingInfo is owned by a PRF, and field `IndexPlusCost`</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <span class="comment">// specifies both the owning PRF, as well as the number of physical registers</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <span class="comment">// consumed at register renaming stage.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <span class="comment">// Field `AllowMoveElimination` is set for registers that are used as</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="comment">// destination by optimizable register moves.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="comment">// Field `AliasRegID` is set by writes from register moves that have been</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="comment">// eliminated at register renaming stage. A move eliminated at register</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">// renaming stage is effectively bypassed, and its write aliases the source</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="comment">// register definition.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keyword">struct </span>RegisterRenamingInfo {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    IndexPlusCostPairTy IndexPlusCost;</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> RenameAs;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> AliasRegID;</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <span class="keywordtype">bool</span> AllowMoveElimination;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    RegisterRenamingInfo()</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>        : IndexPlusCost(std::make_pair(0U, 1U)), RenameAs(0U), AliasRegID(0U),</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>          AllowMoveElimination(<span class="keyword">false</span>) {}</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  };</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <span class="comment">// RegisterMapping objects are mainly used to track physical register</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <span class="comment">// definitions and resolve data dependencies.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="comment">// Every register declared by the Target is associated with an instance of</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <span class="comment">// RegisterMapping. RegisterMapping objects keep track of writes to a logical</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="comment">// register.  That information is used by class RegisterFile to resolve data</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="comment">// dependencies, and correctly set latencies for register uses.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="comment">// This implementation does not allow overlapping register files. The only</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="comment">// register file that is allowed to overlap with other register files is</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <span class="comment">// register file #0. If we exclude register #0, every register is &quot;owned&quot; by</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="comment">// at most one register file.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keyword">using </span>RegisterMapping = std::pair&lt;WriteRef, RegisterRenamingInfo&gt;;</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <span class="comment">// There is one entry per each register defined by the target.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  std::vector&lt;RegisterMapping&gt; RegisterMappings;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>  <span class="comment">// Used to track zero registers. There is one bit for each register defined by</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="comment">// the target. Bits are set for registers that are known to be zero.</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> ZeroRegisters;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordtype">unsigned</span> CurrentCycle;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <span class="comment">// This method creates a new register file descriptor.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="comment">// The new register file owns all of the registers declared by register</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="comment">// classes in the &#39;RegisterClasses&#39; set.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="comment">// Processor models allow the definition of RegisterFile(s) via tablegen. For</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="comment">// example, this is a tablegen definition for a x86 register file for</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <span class="comment">// XMM[0-15] and YMM[0-15], that allows up to 60 renames (each rename costs 1</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="comment">// physical register).</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <span class="comment">//    def FPRegisterFile : RegisterFile&lt;60, [VR128RegClass, VR256RegClass]&gt;</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="comment">// Here FPRegisterFile contains all the registers defined by register class</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <span class="comment">// VR128RegClass and VR256RegClass. FPRegisterFile implements 60</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="comment">// registers which can be used for register renaming purpose.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordtype">void</span> addRegisterFile(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">RF</a>,</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>                       <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCRegisterCostEntry&gt;</a> Entries);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span>  <span class="comment">// Consumes physical registers in each register file specified by the</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">// `IndexPlusCostPairTy`. This method is called from `addRegisterMapping()`.</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordtype">void</span> allocatePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>                        <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span> </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <span class="comment">// Releases previously allocated physical registers from the register file(s).</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="comment">// This method is called from `invalidateRegisterMapping()`.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <span class="keywordtype">void</span> freePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>                    <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  <span class="comment">// Create an instance of RegisterMappingTracker for every register file</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">// specified by the processor model.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="comment">// If no register file is specified, then this method creates a default</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>  <span class="comment">// register file with an unbounded number of physical registers.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  <span class="keywordtype">void</span> initialize(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keywordtype">unsigned</span> NumRegs);</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>  <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">RegisterFile</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">mri</a>,</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>               <span class="keywordtype">unsigned</span> NumRegs = 0);</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <span class="comment">// Collects writes that are in a RAW dependency with RS.</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a0130b17dd269a2bf18408bf108d2cf84">collectWrites</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;Writes,</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>                     <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">CommittedWrites</a>) <span class="keyword">const</span>;</div>
<div class="foldopen" id="foldopen00239" data-start="{" data-end="};">
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">  239</a></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">RAWHazard</a> {</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">  240</a></span>    <a class="code hl_class" href="classuint16__t.html">MCPhysReg</a> <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">  241</a></span>    <span class="keywordtype">int</span> <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a>;</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">  243</a></span>    <a class="code hl_function" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">RAWHazard</a>() : <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>(), <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a>() {}</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">  244</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>; }</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">  245</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">hasUnknownCycles</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a> &lt; 0; }</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  };</div>
</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>  RAWHazard <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a6f9761f8807ef5c507cadfd2e1e99cd9">checkRAWHazards</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>  <span class="comment">// This method updates the register mappings inserting a new register</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>  <span class="comment">// definition. This method is also responsible for updating the number of</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>  <span class="comment">// allocated physical registers in each register file modified by the write.</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>  <span class="comment">// No physical regiser is allocated if this write is from a zero-idiom.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">addRegisterWrite</a>(<a class="code hl_class" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> Write, <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="comment">// Collect writes that are in a data dependency with RS, and update RS</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <span class="comment">// internal state.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">addRegisterRead</a>(<a class="code hl_class" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span> </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  <span class="comment">// Removes write \param WS from the register mappings.</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>  <span class="comment">// Physical registers may be released to reflect this update.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  <span class="comment">// No registers are released if this write is from a zero-idiom.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">removeRegisterWrite</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WS</a>,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                           <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="comment">// Returns true if the PRF at index `PRFIndex` can eliminate a move from RS to</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  <span class="comment">// WS.</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#ac5dfe17c72c100ac5933b6776e8ceaeb">canEliminateMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WS</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                        <span class="keywordtype">unsigned</span> <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">PRFIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span> </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="comment">// Returns true if this instruction can be fully eliminated at register</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="comment">// renaming stage. On success, this method updates the internal state of each</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="comment">// WriteState by setting flag `WS.isEliminated`, and by propagating the zero</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">// flag for known zero registers. It internally uses `canEliminateMove` to</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="comment">// determine if a read/write pair can be eliminated. By default, it assumes a</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="comment">// register swap if there is more than one register definition.</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a96196ee6ac47c0ff8c2398bbc4cb775d">tryEliminateMoveOrSwap</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;WriteState&gt;</a> Writes,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                              <a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">MutableArrayRef&lt;ReadState&gt;</a> Reads);</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="comment">// Checks if there are enough physical registers in the register files.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="comment">// Returns a &quot;response mask&quot; where each bit represents the response from a</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="comment">// different register file.  A mask of all zeroes means that all register</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="comment">// files are available.  Otherwise, the mask can be used to identify which</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="comment">// register file was busy.  This sematic allows us to classify dispatch</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="comment">// stalls caused by the lack of register file resources.</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="comment">//</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="comment">// Current implementation can simulate up to 32 register files (including the</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="comment">// special register file at index #0).</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">isAvailable</a>(<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">ArrayRef&lt;MCPhysReg&gt;</a> Regs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="comment">// Returns the number of PRFs implemented by this processor.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">  293</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegisterFiles.size(); }</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a1466f7d3691522202889297ef461b3c5">getElapsedCyclesFromWriteBack</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;<a class="code hl_class" href="classllvm_1_1ilist__node__impl.html">WR</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#aff33426f5edf9f386718b122bae39f7b">onInstructionExecuted</a>(<a class="code hl_class" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> *IS);</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="comment">// Notify each PRF that a new cycle just started.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">cycleStart</a>();</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">  302</a></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">cycleEnd</a>() { ++CurrentCycle; }</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>};</div>
</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>} <span class="comment">// namespace mca</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>} <span class="comment">// namespace llvm</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span> </div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="aHardwareUnit_8h_html"><div class="ttname"><a href="HardwareUnit_8h.html">HardwareUnit.h</a></div><div class="ttdoc">This file defines a base class for describing a simulated hardware unit.</div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div><div class="ttdoc">This file defines the SmallVector class.</div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1ilist__node__impl_html"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html">llvm::ilist_node_impl</a></div><div class="ttdoc">Implementation for an ilist node.</div><div class="ttdef"><b>Definition</b> <a href="ilist__node_8h_source.html#l00040">ilist_node.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1HardwareUnit_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HardwareUnit.html">llvm::mca::HardwareUnit</a></div><div class="ttdef"><b>Definition</b> <a href="HardwareUnit_8h_source.html#l00021">HardwareUnit.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html">llvm::mca::Instruction</a></div><div class="ttdoc">An instruction propagated through the simulated instruction pipeline.</div><div class="ttdef"><b>Definition</b> <a href="MCA_2Instruction_8h_source.html#l00600">Instruction.h:600</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles.</div><div class="ttdef"><b>Definition</b> <a href="MCA_2Instruction_8h_source.html#l00326">Instruction.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html">llvm::mca::RegisterFile</a></div><div class="ttdoc">Manages hardware register files, and tracks register definitions for register renaming purposes.</div><div class="ttdef"><b>Definition</b> <a href="#l00083">RegisterFile.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a0130b17dd269a2bf18408bf108d2cf84"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a0130b17dd269a2bf18408bf108d2cf84">llvm::mca::RegisterFile::collectWrites</a></div><div class="ttdeci">void collectWrites(const MCSubtargetInfo &amp;STI, const ReadState &amp;RS, SmallVectorImpl&lt; WriteRef &gt; &amp;Writes, SmallVectorImpl&lt; WriteRef &gt; &amp;CommittedWrites) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00502">RegisterFile.cpp:502</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a1466f7d3691522202889297ef461b3c5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a1466f7d3691522202889297ef461b3c5">llvm::mca::RegisterFile::getElapsedCyclesFromWriteBack</a></div><div class="ttdeci">unsigned getElapsedCyclesFromWriteBack(const WriteRef &amp;WR) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00497">RegisterFile.cpp:497</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a2055c0850627bf2b455c883667b78f3d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">llvm::mca::RegisterFile::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00717">RegisterFile.cpp:717</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a25dd8effff24d6d3273181f469154ee5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">llvm::mca::RegisterFile::addRegisterWrite</a></div><div class="ttdeci">void addRegisterWrite(WriteRef Write, MutableArrayRef&lt; unsigned &gt; UsedPhysRegs)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00228">RegisterFile.cpp:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a334c8ec1d332c32d8c8d8cff78cc6deb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">llvm::mca::RegisterFile::isAvailable</a></div><div class="ttdeci">unsigned isAvailable(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00660">RegisterFile.cpp:660</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a51c3696cb86065fccf0e3fed349f1bdd"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">llvm::mca::RegisterFile::getNumRegisterFiles</a></div><div class="ttdeci">unsigned getNumRegisterFiles() const</div><div class="ttdef"><b>Definition</b> <a href="#l00293">RegisterFile.h:293</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a55d698cb7776a4b4a824bd6450662e94"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">llvm::mca::RegisterFile::cycleStart</a></div><div class="ttdeci">void cycleStart()</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00100">RegisterFile.cpp:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a6f9761f8807ef5c507cadfd2e1e99cd9"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a6f9761f8807ef5c507cadfd2e1e99cd9">llvm::mca::RegisterFile::checkRAWHazards</a></div><div class="ttdeci">RAWHazard checkRAWHazards(const MCSubtargetInfo &amp;STI, const ReadState &amp;RS) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00568">RegisterFile.cpp:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a7a65825cbd0e2859b88d170184507982"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">llvm::mca::RegisterFile::removeRegisterWrite</a></div><div class="ttdeci">void removeRegisterWrite(const WriteState &amp;WS, MutableArrayRef&lt; unsigned &gt; FreedPhysRegs)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00332">RegisterFile.cpp:332</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a96196ee6ac47c0ff8c2398bbc4cb775d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a96196ee6ac47c0ff8c2398bbc4cb775d">llvm::mca::RegisterFile::tryEliminateMoveOrSwap</a></div><div class="ttdeci">bool tryEliminateMoveOrSwap(MutableArrayRef&lt; WriteState &gt; Writes, MutableArrayRef&lt; ReadState &gt; Reads)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00426">RegisterFile.cpp:426</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a9d1dda94e57c587ddfcf918ee75630c6"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">llvm::mca::RegisterFile::RegisterFile</a></div><div class="ttdeci">RegisterFile(const MCSchedModel &amp;SM, const MCRegisterInfo &amp;mri, unsigned NumRegs=0)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00064">RegisterFile.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aa27ad78489e8c685d427e45e6c4bc14d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">llvm::mca::RegisterFile::addRegisterRead</a></div><div class="ttdeci">void addRegisterRead(ReadState &amp;RS, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00618">RegisterFile.cpp:618</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aafea068bc9d5827e22895fab2ba376d4"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">llvm::mca::RegisterFile::cycleEnd</a></div><div class="ttdeci">void cycleEnd()</div><div class="ttdef"><b>Definition</b> <a href="#l00302">RegisterFile.h:302</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_ac5dfe17c72c100ac5933b6776e8ceaeb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#ac5dfe17c72c100ac5933b6776e8ceaeb">llvm::mca::RegisterFile::canEliminateMove</a></div><div class="ttdeci">bool canEliminateMove(const WriteState &amp;WS, const ReadState &amp;RS, unsigned PRFIndex) const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00384">RegisterFile.cpp:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aff33426f5edf9f386718b122bae39f7b"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aff33426f5edf9f386718b122bae39f7b">llvm::mca::RegisterFile::onInstructionExecuted</a></div><div class="ttdeci">void onInstructionExecuted(Instruction *IS)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00105">RegisterFile.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html">llvm::mca::WriteRef</a></div><div class="ttdoc">A reference to a register write.</div><div class="ttdef"><b>Definition</b> <a href="#l00038">RegisterFile.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a17ce90d8183bb4c68696c25b7b2fd637"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">llvm::mca::WriteRef::isAvailable</a></div><div class="ttdeci">bool isAvailable() const</div><div class="ttdoc">Returns true if this register write has been executed, and the new register value is therefore availa...</div><div class="ttdef"><b>Definition</b> <a href="#l00070">RegisterFile.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a20af3b12bfc186241f64184daf799a31"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">llvm::mca::WriteRef::getSourceIndex</a></div><div class="ttdeci">unsigned getSourceIndex() const</div><div class="ttdef"><b>Definition</b> <a href="#l00053">RegisterFile.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a2322850429b4482184841861b5fe8279"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a2322850429b4482184841861b5fe8279">llvm::mca::WriteRef::getWriteResourceID</a></div><div class="ttdeci">unsigned getWriteResourceID() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00052">RegisterFile.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a293ffb54d80a7b162bcc0dda787106c8"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a293ffb54d80a7b162bcc0dda787106c8">llvm::mca::WriteRef::notifyExecuted</a></div><div class="ttdeci">void notifyExecuted(unsigned Cycle)</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00038">RegisterFile.cpp:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a2e682e1f07caa8665b2b72dada628493"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a2e682e1f07caa8665b2b72dada628493">llvm::mca::WriteRef::isWriteZero</a></div><div class="ttdeci">bool isWriteZero() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00047">RegisterFile.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a7b0829d9a1b982b240442bf94b38857b"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a7b0829d9a1b982b240442bf94b38857b">llvm::mca::WriteRef::commit</a></div><div class="ttdeci">void commit()</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00031">RegisterFile.cpp:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a833e1a55959fe53db661f37d7cb7d939"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">llvm::mca::WriteRef::WriteRef</a></div><div class="ttdeci">WriteRef()</div><div class="ttdef"><b>Definition</b> <a href="#l00048">RegisterFile.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a9398f61c22f4c1024aa4b2c46a5ae3d7"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">llvm::mca::WriteRef::operator==</a></div><div class="ttdeci">bool operator==(const WriteRef &amp;Other) const</div><div class="ttdef"><b>Definition</b> <a href="#l00072">RegisterFile.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_aa3087249ea30e15b4ab04765242d51bd"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#aa3087249ea30e15b4ab04765242d51bd">llvm::mca::WriteRef::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00709">RegisterFile.cpp:709</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_ab3fa6f3913b02ca785582b43e06c7401"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#ab3fa6f3913b02ca785582b43e06c7401">llvm::mca::WriteRef::getWriteState</a></div><div class="ttdeci">const WriteState * getWriteState() const</div><div class="ttdef"><b>Definition</b> <a href="#l00056">RegisterFile.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_aba38aec982153accf474bfe396d833bb"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#aba38aec982153accf474bfe396d833bb">llvm::mca::WriteRef::getRegisterID</a></div><div class="ttdeci">MCPhysReg getRegisterID() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00058">RegisterFile.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_abd257701b8ad45e56d9954237782d9f4"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">llvm::mca::WriteRef::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition</b> <a href="#l00066">RegisterFile.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_ac2f66561a90f87925c227a448526edfd"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#ac2f66561a90f87925c227a448526edfd">llvm::mca::WriteRef::getWriteState</a></div><div class="ttdeci">WriteState * getWriteState()</div><div class="ttdef"><b>Definition</b> <a href="#l00057">RegisterFile.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_af21d536ceb2443d93a98c50e5d0d1153"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#af21d536ceb2443d93a98c50e5d0d1153">llvm::mca::WriteRef::getWriteBackCycle</a></div><div class="ttdeci">unsigned getWriteBackCycle() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00490">RegisterFile.cpp:490</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_af4045c36ca1b3e8a6408d3eca7feab7a"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">llvm::mca::WriteRef::hasKnownWriteBackCycle</a></div><div class="ttdeci">bool hasKnownWriteBackCycle() const</div><div class="ttdef"><b>Definition</b> <a href="RegisterFile_8cpp_source.html#l00043">RegisterFile.cpp:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html">llvm::mca::WriteState</a></div><div class="ttdoc">Tracks uses of a register definition (e.g.</div><div class="ttdef"><b>Definition</b> <a href="MCA_2Instruction_8h_source.html#l00197">Instruction.h:197</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_aad72cfbb210808985a9dc19f4e5d8542"><div class="ttname"><a href="namespacellvm.html#aad72cfbb210808985a9dc19f4e5d8542">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387"><div class="ttname"><a href="namespacellvm.html#aec7c967a5416fa6e154433965357a50ea6311ae17c1ee52b36e68aaf4ad066387">llvm::PGSOQueryType::Other</a></div><div class="ttdeci">@ Other</div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterFileDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html">llvm::MCRegisterFileDesc</a></div><div class="ttdoc">A register file descriptor.</div><div class="ttdef"><b>Definition</b> <a href="MCSchedule_8h_source.html#l00157">MCSchedule.h:157</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">llvm::mca::RegisterFile::RAWHazard</a></div><div class="ttdef"><b>Definition</b> <a href="#l00239">RegisterFile.h:239</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a0a04f41cec83485692942231a22ddc1d"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">llvm::mca::RegisterFile::RAWHazard::hasUnknownCycles</a></div><div class="ttdeci">bool hasUnknownCycles() const</div><div class="ttdef"><b>Definition</b> <a href="#l00245">RegisterFile.h:245</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a3a53e8e22604a9d19a6bb35d42996456"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">llvm::mca::RegisterFile::RAWHazard::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition</b> <a href="#l00244">RegisterFile.h:244</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a458da3a979bfbcb7c3841c6463448de9"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">llvm::mca::RegisterFile::RAWHazard::CyclesLeft</a></div><div class="ttdeci">int CyclesLeft</div><div class="ttdef"><b>Definition</b> <a href="#l00241">RegisterFile.h:241</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a7d3591518afc5f5056765956bad9c0f0"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">llvm::mca::RegisterFile::RAWHazard::RegisterID</a></div><div class="ttdeci">MCPhysReg RegisterID</div><div class="ttdef"><b>Definition</b> <a href="#l00240">RegisterFile.h:240</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_ac189960b2344609632cfd2a43bc68b03"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">llvm::mca::RegisterFile::RAWHazard::RAWHazard</a></div><div class="ttdeci">RAWHazard()</div><div class="ttdef"><b>Definition</b> <a href="#l00243">RegisterFile.h:243</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 21:52:48 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
