(pcb /home/polidorop/git/power_switch_controller/pcb/power_switch_controller.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "0.201501052116+5352~20~ubuntu14.04.1-product")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer In1.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  93345 -75565  211455 -75565  211455 -130175  93345 -130175
            93345 -75565)
    )
    (via "Via[0-1]_889:635_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component power_switch_controller:SM1210
      (place R2 174625 -118110 back 90 (PN 5.11k))
      (place R1 186690 -116840 back 270 (PN 5.11k))
      (place C6 117475 -89535 back 270 (PN 0.1uF))
      (place C5 172085 -89535 back 90 (PN 0.1uF))
      (place C4 182245 -122555 back 0 (PN 0.1uF))
      (place C3 105410 -126365 back 0 (PN 10uF))
      (place C2 205105 -116840 back 270 (PN 10uF))
      (place C1 204470 -92710 back 180 (PN 10uF))
      (place R3 186690 -110490 back 270 (PN 5.11k))
    )
    (component power_switch_controller:MAX6817
      (place U1 181610 -89535 back 270 (PN MAX6817))
    )
    (component power_switch_controller:Header_Shrouded_3_Pin
      (place P2 104140 -121920 front 180 (PN HEADER_01X03))
    )
    (component power_switch_controller:DCJACK_2PIN_HIGHCURRENT
      (place P1 211455 -102870 front 270 (PN PWR_JACK_2.5x5.5))
    )
    (component power_switch_controller:DC_DC_CONV_R78C
      (place REG1 200025 -115570 front 270 (PN CONV_DC_DC_12V_1A))
    )
    (component power_switch_controller:TLE723X
      (place U2 160020 -89535 back 0 (PN TLE723X))
      (place U3 129540 -89535 back 0 (PN TLE723X))
    )
    (component power_switch_controller:ARDUINO_MEGA_SHIELD
      (place ARDUINO1 97790 -129540 front 0 (PN ARDUINO_MEGA))
    )
    (component power_switch_controller:BNC_DOUBLE
      (place P3 99060 -102870 front 90 (PN BNC_DOUBLE_RA))
    )
    (component "power_switch_controller:LED_555-3XXX"
      (place D1 187325 -102870 front 180 (PN LED_24V))
      (place D2 168910 -114935 front 180 (PN LED_24V))
      (place D3 166370 -114935 front 180 (PN LED_24V))
      (place D4 163830 -114935 front 180 (PN LED_24V))
      (place D5 161290 -114935 front 180 (PN LED_24V))
      (place D6 158750 -114935 front 180 (PN LED_24V))
      (place D7 156210 -114935 front 180 (PN LED_24V))
      (place D8 153670 -114935 front 180 (PN LED_24V))
      (place D9 151130 -114935 front 180 (PN LED_24V))
      (place D10 138430 -114935 front 180 (PN LED_24V))
      (place D11 135890 -114935 front 180 (PN LED_24V))
      (place D12 133350 -114935 front 180 (PN LED_24V))
      (place D13 130810 -114935 front 180 (PN LED_24V))
      (place D14 128270 -114935 front 180 (PN LED_24V))
      (place D15 125730 -114935 front 180 (PN LED_24V))
      (place D16 123190 -114935 front 180 (PN LED_24V))
      (place D17 120650 -114935 front 180 (PN LED_24V))
    )
    (component "power_switch_controller:Micro-MaTch_6_SMD"
      (place E1 181610 -118110 front 0 (PN ENCODER_C14))
    )
    (component power_switch_controller:HEADER_02x08
      (place P4 160020 -102870 front 0 (PN HEADER_02X08))
      (place P5 129540 -102870 front 0 (PN HEADER_02X08))
    )
    (component power_switch_controller:SPST_SERIES_M
      (place SW1 181610 -102870 front 180 (PN SPST_SERIES_M))
    )
  )
  (library
    (image power_switch_controller:SM1210
      (outline (path signal 127  -762 1397  -2286 1397))
      (outline (path signal 127  -2286 1397  -2286 -1397))
      (outline (path signal 127  -2286 -1397  -762 -1397))
      (outline (path signal 127  762 -1397  2286 -1397))
      (outline (path signal 127  2286 -1397  2286 1397))
      (outline (path signal 127  2286 1397  762 1397))
      (pin Rect[T]Pad_1270x2540_um 1 -1524 0)
      (pin Rect[T]Pad_1270x2540_um 2 1524 0)
    )
    (image power_switch_controller:MAX6817
      (outline (path signal 381  0 1524  0 -1524))
      (outline (path signal 381  -1016 2032  -1028.43 1953.51  -1064.51 1882.7  -1120.7 1826.51
            -1191.51 1790.43  -1270 1778  -1348.49 1790.43  -1419.3 1826.51
            -1475.49 1882.7  -1511.57 1953.51  -1524 2032  -1511.57 2110.49
            -1475.49 2181.3  -1419.3 2237.49  -1348.49 2273.57  -1270 2286
            -1191.51 2273.57  -1120.7 2237.49  -1064.51 2181.3  -1028.43 2110.49))
      (pin Rect[T]Pad_1330.96x558.8_um 1 -1198.88 949.96)
      (pin Rect[T]Pad_1330.96x558.8_um 2 -1198.88 0)
      (pin Rect[T]Pad_1330.96x558.8_um 3 -1198.88 -949.96)
      (pin Rect[T]Pad_1330.96x558.8_um 4 1198.88 -949.96)
      (pin Rect[T]Pad_1330.96x558.8_um 5 1198.88 0)
      (pin Rect[T]Pad_1330.96x558.8_um 6 1198.88 949.96)
    )
    (image power_switch_controller:Header_Shrouded_3_Pin
      (outline (path signal 381  1905 3175  2540 1905))
      (outline (path signal 381  2540 1905  3175 3175))
      (outline (path signal 381  3175 3175  1905 3175))
      (outline (path signal 381  -4445 3810  4445 3810))
      (outline (path signal 381  4445 3810  4445 1905))
      (outline (path signal 381  -4445 3810  -4445 1905))
      (outline (path signal 381  -4445 1905  -4445 -1905))
      (outline (path signal 381  -4445 -1905  4445 -1905))
      (outline (path signal 381  4445 -1905  4445 1905))
      (outline (path signal 381  4445 1905  -4445 1905))
      (pin Oval[A]Pad_1854.2x2540_um 2 0 0)
      (pin Oval[A]Pad_1854.2x2540_um 3 -2540 0)
      (pin Rect[A]Pad_1854.2x2540_um 1 2540 0)
    )
    (image power_switch_controller:DCJACK_2PIN_HIGHCURRENT
      (outline (path signal 381  -5080 -13335  5080 -13335))
      (outline (path signal 381  5080 -13335  5080 0))
      (outline (path signal 381  -5080 -13335  -5080 0))
      (outline (path signal 381  -5080 0  5080 0))
      (pin Round[A]Pad_1930.4_um @1 0 -2997.2)
      (pin "Oval[A][0,-508]Pad_3556x4572_um" 2 0 -5994.4)
      (pin Oval[A]Pad_5080x4064_um 1 0 -11988.8)
      (pin Oval[A]Pad_3556x5080_um @2 -4495.8 -5003.8)
      (pin Oval[A]Pad_3556x5080_um @3 4495.8 -5003.8)
    )
    (image power_switch_controller:DC_DC_CONV_R78C
      (outline (path signal 381  5715 -1905  5715 6350))
      (outline (path signal 381  5715 6350  -5715 6350))
      (outline (path signal 381  -5715 6350  -5715 -1905))
      (outline (path signal 381  -5715 -1905  5715 -1905))
      (pin Oval[A]Pad_1524x2540_um 2 0 0)
      (pin Oval[A]Pad_1524x2540_um 3 2540 0)
      (pin Oval[A]Pad_1524x2540_um 1 -2540 0)
    )
    (image power_switch_controller:TLE723X
      (outline (path signal 381  -6350 -2540  -6381.08 -2736.23  -6471.27 -2913.24  -6611.76 -3053.73
            -6788.77 -3143.92  -6985 -3175  -7181.23 -3143.92  -7358.24 -3053.73
            -7498.73 -2913.24  -7588.92 -2736.23  -7620 -2540  -7588.92 -2343.77
            -7498.73 -2166.76  -7358.24 -2026.27  -7181.23 -1936.08  -6985 -1905
            -6788.77 -1936.08  -6611.76 -2026.27  -6471.27 -2166.76  -6381.08 -2343.77))
      (outline (path signal 381  -8255 3810  -8255 -3810))
      (outline (path signal 381  -8255 -3810  8255 -3810))
      (outline (path signal 381  8255 -3810  8255 3810))
      (outline (path signal 381  8255 3810  -8255 3810))
      (pin Rect[T]Pad_381x1270_um 6 -635 -5080)
      (pin Rect[T]Pad_381x1270_um 5 -1905 -5080)
      (pin Rect[T]Pad_381x1270_um 4 -3175 -5080)
      (pin Rect[T]Pad_381x1270_um 3 -4445 -5080)
      (pin Rect[T]Pad_381x1270_um 2 -5715 -5080)
      (pin Rect[T]Pad_381x1270_um 1 -6985 -5080)
      (pin Rect[T]Pad_381x1270_um 7 635 -5080)
      (pin Rect[T]Pad_381x1270_um 8 1905 -5080)
      (pin Rect[T]Pad_381x1270_um 9 3175 -5080)
      (pin Rect[T]Pad_381x1270_um 10 4445 -5080)
      (pin Rect[T]Pad_381x1270_um 11 5715 -5080)
      (pin Rect[T]Pad_381x1270_um 12 6985 -5080)
      (pin Rect[T]Pad_381x1270_um 13 6985 5080)
      (pin Rect[T]Pad_381x1270_um 14 5715 5080)
      (pin Rect[T]Pad_381x1270_um 15 4445 5080)
      (pin Rect[T]Pad_381x1270_um 16 3175 5080)
      (pin Rect[T]Pad_381x1270_um 17 1905 5080)
      (pin Rect[T]Pad_381x1270_um 18 635 5080)
      (pin Rect[T]Pad_381x1270_um 19 -635 5080)
      (pin Rect[T]Pad_381x1270_um 20 -1905 5080)
      (pin Rect[T]Pad_381x1270_um 21 -3175 5080)
      (pin Rect[T]Pad_381x1270_um 22 -4445 5080)
      (pin Rect[T]Pad_381x1270_um 23 -5715 5080)
      (pin Rect[T]Pad_381x1270_um 24 -6985 5080)
    )
    (image power_switch_controller:ARDUINO_MEGA_SHIELD
      (outline (path signal 381  67945 7620  67851.8 7031.32  67581.2 6500.27  67159.7 6078.82
            66628.7 5808.24  66040 5715  65451.3 5808.24  64920.3 6078.82
            64498.8 6500.27  64228.2 7031.32  64135 7620  64228.2 8208.68
            64498.8 8739.73  64920.3 9161.18  65451.3 9431.76  66040 9525
            66628.7 9431.76  67159.7 9161.18  67581.2 8739.73  67851.8 8208.68))
      (outline (path signal 381  67945 35560  67851.8 34971.3  67581.2 34440.3  67159.7 34018.8
            66628.7 33748.2  66040 33655  65451.3 33748.2  64920.3 34018.8
            64498.8 34440.3  64228.2 34971.3  64135 35560  64228.2 36148.7
            64498.8 36679.7  64920.3 37101.2  65451.3 37371.8  66040 37465
            66628.7 37371.8  67159.7 37101.2  67581.2 36679.7  67851.8 36148.7))
      (outline (path signal 381  62230 24130  67310 24130))
      (outline (path signal 381  67310 24130  67310 31750))
      (outline (path signal 381  67310 31750  62230 31750))
      (outline (path signal 381  62230 31750  62230 24130))
      (outline (path signal 381  14605 43815  14605 48260))
      (outline (path signal 381  17145 48895  22225 48895))
      (outline (path signal 381  22225 48895  22225 43815))
      (outline (path signal 381  22225 43815  14605 43815))
      (outline (path signal 381  77470 27940  77314.6 26958.9  76863.6 26073.8  76161.2 25371.4
            75276.1 24920.4  74295 24765  73313.9 24920.4  72428.8 25371.4
            71726.4 26073.8  71275.4 26958.9  71120 27940  71275.4 28921.1
            71726.4 29806.2  72428.8 30508.6  73313.9 30959.6  74295 31115
            75276.1 30959.6  76161.2 30508.6  76863.6 29806.2  77314.6 28921.1))
      (outline (path signal 381  -6350 31750  -6350 44450))
      (outline (path signal 381  -6350 44450  9525 44450))
      (outline (path signal 381  9525 44450  9525 31750))
      (outline (path signal 381  9525 31750  -6350 31750))
      (outline (path signal 381  66040 635  66040 0))
      (outline (path signal 381  67310 3810  68580 5080))
      (outline (path signal 381  -2540 3175  -2540 13335))
      (outline (path signal 381  -2540 13335  11430 13335))
      (outline (path signal 381  11430 13335  11430 3175))
      (outline (path signal 381  11430 3175  -2540 3175))
      (outline (path signal 381  64770 53340  66040 52070))
      (outline (path signal 381  66040 52070  66040 40640))
      (outline (path signal 381  66040 40640  68580 38100))
      (outline (path signal 381  68580 38100  68580 5080))
      (outline (path signal 381  0 0  0 53340))
      (outline (path signal 381  0 53340  96520 53340))
      (outline (path signal 381  96520 53340  99060 50800))
      (outline (path signal 381  99060 50800  99060 40640))
      (outline (path signal 381  99060 40640  101600 38100))
      (outline (path signal 381  101600 38100  101600 3810))
      (outline (path signal 381  101600 3810  99060 1270))
      (outline (path signal 381  99060 1270  99060 0))
      (outline (path signal 381  99060 0  0 0))
      (pin Round[A]Pad_3937_um @1 13970 2540)
      (pin Round[A]Pad_3937_um @2 15240 50800)
      (pin Round[A]Pad_3937_um @3 96520 2540)
      (pin Round[A]Pad_3937_um @4 90170 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) NC 27940 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) IREF 30480 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) RST 33020 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 3V3 35560 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 5V_1 38100 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND1 40640 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND2 43180 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) V_IN 45720 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A0 50800 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A1 53340 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A2 55880 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A3 58420 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A4 60960 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A5 63500 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A6 66040 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A7 68580 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A8 73660 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A9 76200 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A10 78740 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A11 81280 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A12 83820 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A13 86360 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A14 88900 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) A15 91440 2540)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 21B 18796 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 20B 21336 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) AREF 23876 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) GND3 26416 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 13 28956 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 12 31496 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 11 34036 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 10 36576 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 9 39116 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 8 41656 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 7 45720 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 0 63500 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 1 60960 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 2 58420 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 3 55880 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 4 53340 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 5 50800 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 6 48260 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 14 68580 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 15 71120 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 16 73660 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 17 76200 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 18 78740 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 19 81280 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 20 83820 50800)
      (pin Oval[A]Pad_2540x1524_um (rotate 90) 21 86360 50800)
      (pin Oval[A][508,0]Pad_2540x1524_um (rotate 90) 5V_4 93980 50800)
      (pin Oval[A][508,0]Pad_2540x1524_um (rotate 90) 5V_5 96520 50800)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 22 93980 48260)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 23 96520 48260)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 24 93980 45720)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 25 96520 45720)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 26 93980 43180)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 27 96520 43180)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 28 93980 40640)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 29 96520 40640)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 30 93980 38100)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 31 96520 38100)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 32 93980 35560)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 33 96520 35560)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 34 93980 33020)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 35 96520 33020)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 36 93980 30480)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 37 96520 30480)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 38 93980 27940)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 39 96520 27940)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 40 93980 25400)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 41 96520 25400)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 42 93980 22860)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 43 96520 22860)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 44 93980 20320)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 45 96520 20320)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 46 93980 17780)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 47 96520 17780)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 48 93980 15240)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 49 96520 15240)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 50 93980 12700)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 51 96520 12700)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) 52 93980 10160)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) 53 96520 10160)
      (pin Oval[A][0,508]Pad_1524x2540_um (rotate 90) GND4 93980 7620)
      (pin "Oval[A][0,-508]Pad_1524x2540_um" (rotate 90) GND5 96520 7620)
    )
    (image power_switch_controller:BNC_DOUBLE
      (outline (path signal 381  2540 -6350  3302 -5588))
      (outline (path signal 381  -1270 -7620  -2286 -6096))
      (outline (path signal 381  -6350 5715  -6350 6350))
      (outline (path signal 381  -6350 6350  6350 6350))
      (outline (path signal 381  6350 6350  6350 5715))
      (outline (path signal 381  -7620 5715  -7620 -10160))
      (outline (path signal 381  -7620 -10160  7620 -10160))
      (outline (path signal 381  7620 -10160  7620 5715))
      (outline (path signal 381  7620 5715  -7620 5715))
      (outline (path signal 381  4318 -8255  508 -4445))
      (outline (path signal 381  0 -7620  -2540 -7620))
      (pin Oval[A]Pad_3048x5080_um @1 -5080 0)
      (pin Oval[A]Pad_3048x5080_um @2 5080 0)
      (pin Oval[A][0,254]Pad_1524x2032_um 1 0 -6350)
      (pin Oval[A]Pad_2032x1524_um 3 0 -8890)
      (pin Oval[A][254,0]Pad_2032x1524_um 2 2540 -8890)
      (pin "Oval[A][-254,0]Pad_2032x1524_um" 4 -2540 -8890)
    )
    (image "power_switch_controller:LED_555-3XXX"
      (outline (path signal 228.6  -508 508  508 508))
      (outline (path signal 228.6  0 0  0 1016))
      (outline (path signal 228.6  -1270 3810  1270 3810))
      (outline (path signal 228.6  1270 3810  1270 -3810))
      (outline (path signal 228.6  1270 -3810  -1270 -3810))
      (outline (path signal 228.6  -1270 -3810  -1270 3810))
      (pin Oval[A]Pad_1524x2032_um 1 0 2540)
      (pin Oval[A]Pad_1524x2032_um 2 0 -2540)
    )
    (image "power_switch_controller:Micro-MaTch_6_SMD"
      (outline (path signal 228.6  -5080 1270  -4445 1270))
      (outline (path signal 228.6  -4445 1270  -4445 -1270))
      (outline (path signal 228.6  -4445 -1270  -5080 -1270))
      (outline (path signal 228.6  -5080 2540  -4445 2540))
      (outline (path signal 228.6  4445 -2540  5080 -2540))
      (outline (path signal 228.6  5080 2540  3175 2540))
      (outline (path signal 228.6  -5080 -2540  -3175 -2540))
      (outline (path signal 228.6  5080 2540  5080 -2540))
      (outline (path signal 228.6  -5080 2540  -5080 -2540))
      (pin Rect[T]Pad_1498.6x2997.2_um 1 -3175 2260.6)
      (pin Rect[T]Pad_1498.6x2997.2_um 2 -1905 -2260.6)
      (pin Rect[T]Pad_1498.6x2997.2_um 3 -635 2260.6)
      (pin Rect[T]Pad_1498.6x2997.2_um 4 635 -2260.6)
      (pin Rect[T]Pad_1498.6x2997.2_um 5 1905 2260.6)
      (pin Rect[T]Pad_1498.6x2997.2_um 6 3175 -2260.6)
    )
    (image power_switch_controller:HEADER_02x08
      (outline (path signal 381  13970 4572  -13970 4572))
      (outline (path signal 381  -13970 4572  -13970 -4572))
      (outline (path signal 381  -13970 -4572  13970 -4572))
      (outline (path signal 381  13970 4572  13970 -4572))
      (outline (path signal 381  8890 4572  10160 5842))
      (outline (path signal 381  10160 5842  7620 5842))
      (outline (path signal 381  7620 5842  8890 4572))
      (pin Rect[A][0,254]Pad_1524x2032_um 1 8890 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 2 8890 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 3 6350 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 4 6350 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 5 3810 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 6 3810 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 7 1270 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 8 1270 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 9 -1270 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 10 -1270 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 11 -3810 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 12 -3810 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 13 -6350 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 14 -6350 -1270)
      (pin Oval[A][0,254]Pad_1524x2032_um 15 -8890 1270)
      (pin "Oval[A][0,-254]Pad_1524x2032_um" 16 -8890 -1270)
    )
    (image power_switch_controller:SPST_SERIES_M
      (outline (path signal 381  -3810 6350  -3810 -6350))
      (outline (path signal 381  -3810 -6350  3810 -6350))
      (outline (path signal 381  3810 -6350  3810 6350))
      (outline (path signal 381  3810 6350  -3810 6350))
      (pin Oval[A]Pad_3810x2540_um 2 0 0)
      (pin Oval[A]Pad_3810x2540_um 3 0 4699)
    )
    (padstack Round[A]Pad_1930.4_um
      (shape (circle F.Cu 1930.4))
      (shape (circle In1.Cu 1930.4))
      (attach off)
    )
    (padstack Round[A]Pad_3937_um
      (shape (circle F.Cu 3937))
      (shape (circle In1.Cu 3937))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1524_um
      (shape (path F.Cu 1524  -254 0  254 0))
      (shape (path In1.Cu 1524  -254 0  254 0))
      (attach off)
    )
    (padstack "Oval[A][-254,0]Pad_2032x1524_um"
      (shape (path F.Cu 1524  -508 0  0 0))
      (shape (path In1.Cu 1524  -508 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2540x1524_um
      (shape (path F.Cu 1524  -508 0  508 0))
      (shape (path In1.Cu 1524  -508 0  508 0))
      (attach off)
    )
    (padstack "Oval[A][0,-508]Pad_1524x2540_um"
      (shape (path F.Cu 1524  0 -1016  0 0))
      (shape (path In1.Cu 1524  0 -1016  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1524x2032_um
      (shape (path F.Cu 1524  0 -254  0 254))
      (shape (path In1.Cu 1524  0 -254  0 254))
      (attach off)
    )
    (padstack "Oval[A][0,-254]Pad_1524x2032_um"
      (shape (path F.Cu 1524  0 -508  0 0))
      (shape (path In1.Cu 1524  0 -508  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1524x2540_um
      (shape (path F.Cu 1524  0 -508  0 508))
      (shape (path In1.Cu 1524  0 -508  0 508))
      (attach off)
    )
    (padstack Oval[A][0,508]Pad_1524x2540_um
      (shape (path F.Cu 1524  0 0  0 1016))
      (shape (path In1.Cu 1524  0 0  0 1016))
      (attach off)
    )
    (padstack Oval[A][0,254]Pad_1524x2032_um
      (shape (path F.Cu 1524  0 0  0 508))
      (shape (path In1.Cu 1524  0 0  0 508))
      (attach off)
    )
    (padstack Oval[A][508,0]Pad_2540x1524_um
      (shape (path F.Cu 1524  0 0  1016 0))
      (shape (path In1.Cu 1524  0 0  1016 0))
      (attach off)
    )
    (padstack Oval[A][254,0]Pad_2032x1524_um
      (shape (path F.Cu 1524  0 0  508 0))
      (shape (path In1.Cu 1524  0 0  508 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1854.2x2540_um
      (shape (path F.Cu 1854.2  0 -342.9  0 342.9))
      (shape (path In1.Cu 1854.2  0 -342.9  0 342.9))
      (attach off)
    )
    (padstack Oval[A]Pad_3810x2540_um
      (shape (path F.Cu 2540  -635 0  635 0))
      (shape (path In1.Cu 2540  -635 0  635 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3048x5080_um
      (shape (path F.Cu 3048  0 -1016  0 1016))
      (shape (path In1.Cu 3048  0 -1016  0 1016))
      (attach off)
    )
    (padstack "Oval[A][0,-508]Pad_3556x4572_um"
      (shape (path F.Cu 3556  0 -1016  0 0))
      (shape (path In1.Cu 3556  0 -1016  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_3556x5080_um
      (shape (path F.Cu 3556  0 -762  0 762))
      (shape (path In1.Cu 3556  0 -762  0 762))
      (attach off)
    )
    (padstack Oval[A]Pad_5080x4064_um
      (shape (path F.Cu 4064  -508 0  508 0))
      (shape (path In1.Cu 4064  -508 0  508 0))
      (attach off)
    )
    (padstack Rect[T]Pad_381x1270_um
      (shape (rect F.Cu -190.5 -635 190.5 635))
      (attach off)
    )
    (padstack Rect[T]Pad_1270x2540_um
      (shape (rect F.Cu -635 -1270 635 1270))
      (attach off)
    )
    (padstack Rect[T]Pad_1330.96x558.8_um
      (shape (rect F.Cu -665.48 -279.4 665.48 279.4))
      (attach off)
    )
    (padstack Rect[T]Pad_1498.6x2997.2_um
      (shape (rect F.Cu -749.3 -1498.6 749.3 1498.6))
      (attach off)
    )
    (padstack Rect[A][0,254]Pad_1524x2032_um
      (shape (rect F.Cu -762 -762 762 1270))
      (shape (rect In1.Cu -762 -762 762 1270))
      (attach off)
    )
    (padstack Rect[A]Pad_1854.2x2540_um
      (shape (rect F.Cu -927.1 -1270 927.1 1270))
      (shape (rect In1.Cu -927.1 -1270 927.1 1270))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle In1.Cu 889))
      (attach off)
    )
  )
  (network
    (net VAA
      (pins C1-1 P1-1 REG1-1 P4-1 P4-3 P4-5 P4-7 P4-9 P4-11 P4-13 P4-15 P5-1 P5-3
        P5-5 P5-7 P5-9 P5-11 P5-13 P5-15 SW1-2)
    )
    (net GND
      (pins C6-2 C5-2 C4-2 C3-2 C2-2 C1-2 U1-2 P2-2 P1-2 REG1-2 U2-6 U2-5 U2-7 U2-8
        U2-17 U2-18 U2-19 U2-20 U3-6 U3-5 U3-7 U3-8 U3-17 U3-18 U3-19 U3-20 ARDUINO1-GND1
        ARDUINO1-GND2 R3-1 P3-2 P3-4 D1-2 E1-1 E1-2)
    )
    (net /V_IN
      (pins C2-1 REG1-3 ARDUINO1-V_IN)
    )
    (net +5V
      (pins R2-1 R1-1 C6-1 C5-1 C4-1 C3-1 U1-5 P2-3 U2-11 U2-23 U3-11 U3-23 ARDUINO1-5V_1
        E1-6)
    )
    (net /ENC_BTN
      (pins U1-1 E1-3)
    )
    (net /ENC_B
      (pins R2-2 ARDUINO1-3 E1-4)
    )
    (net /ENC_A
      (pins R1-2 ARDUINO1-2 E1-5)
    )
    (net /TX3
      (pins P2-1 ARDUINO1-14)
    )
    (net /D_ENC_BTN
      (pins U1-6 ARDUINO1-19)
    )
    (net /RST
      (pins U2-24 U3-24 ARDUINO1-RST)
    )
    (net /IN
      (pins U2-2 U3-2 ARDUINO1-48)
    )
    (net /CS
      (pins U2-1 U3-1 ARDUINO1-49)
    )
    (net /MISO
      (pins U3-12 ARDUINO1-50)
    )
    (net /MOSI
      (pins U2-14 ARDUINO1-51)
    )
    (net /SCK
      (pins U2-13 U3-13 ARDUINO1-52)
    )
    (net /LED_PWR
      (pins U1-3 R3-2 D1-1 D2-1 D3-1 D4-1 D5-1 D6-1 D7-1 D8-1 D9-1 D10-1 D11-1 D12-1
        D13-1 D14-1 D15-1 D16-1 D17-1 SW1-3)
    )
    (net /OUT0
      (pins U2-21 D2-2 P4-2)
    )
    (net /OUT1
      (pins U2-22 D3-2 P4-4)
    )
    (net /OUT2
      (pins U2-3 D4-2 P4-6)
    )
    (net /OUT3
      (pins U2-4 D5-2 P4-8)
    )
    (net /OUT4
      (pins U2-9 D6-2 P4-10)
    )
    (net /OUT5
      (pins U2-10 D7-2 P4-12)
    )
    (net /OUT6
      (pins U2-15 D8-2 P4-14)
    )
    (net /OUT7
      (pins U2-16 D9-2 P4-16)
    )
    (net /OUT8
      (pins U3-21 D10-2 P5-2)
    )
    (net /OUT9
      (pins U3-22 D11-2 P5-4)
    )
    (net /OUT10
      (pins U3-3 D12-2 P5-6)
    )
    (net /OUT11
      (pins U3-4 D13-2 P5-8)
    )
    (net /OUT12
      (pins U3-9 D14-2 P5-10)
    )
    (net /OUT13
      (pins U3-10 D15-2 P5-12)
    )
    (net /OUT14
      (pins U3-15 D16-2 P5-14)
    )
    (net /OUT15
      (pins U3-16 D17-2 P5-16)
    )
    (net /SI1
      (pins U2-12 U3-14)
    )
    (net /BNC_A
      (pins ARDUINO1-A0 P3-1)
    )
    (net /BNC_B
      (pins ARDUINO1-10 P3-3)
    )
    (net /D_LED_PWR
      (pins U1-4 ARDUINO1-18)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class GND GND
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 609.6)
        (clearance 254.1)
      )
    )
    (class POWER +5V /LED_PWR
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 812.8)
        (clearance 254.1)
      )
    )
    (class SIGNAL /BNC_A /BNC_B /CS /D_ENC_BTN /D_LED_PWR /ENC_A /ENC_B /ENC_BTN
      /IN /MISO /MOSI /OUT0 /OUT1 /OUT10 /OUT11 /OUT12 /OUT13 /OUT14 /OUT15
      /OUT2 /OUT3 /OUT4 /OUT5 /OUT6 /OUT7 /OUT8 /OUT9 /RST /SCK /SI1 /SO1
      /TX3 /V_IN "Net-(ARDUINO1-Pad0)" "Net-(ARDUINO1-Pad1)" "Net-(ARDUINO1-Pad10)"
      "Net-(ARDUINO1-Pad11)" "Net-(ARDUINO1-Pad12)" "Net-(ARDUINO1-Pad13)"
      "Net-(ARDUINO1-Pad15)" "Net-(ARDUINO1-Pad16)" "Net-(ARDUINO1-Pad17)"
      "Net-(ARDUINO1-Pad18)" "Net-(ARDUINO1-Pad20)" "Net-(ARDUINO1-Pad20B)"
      "Net-(ARDUINO1-Pad21)" "Net-(ARDUINO1-Pad21B)" "Net-(ARDUINO1-Pad22)"
      "Net-(ARDUINO1-Pad23)" "Net-(ARDUINO1-Pad24)" "Net-(ARDUINO1-Pad25)"
      "Net-(ARDUINO1-Pad26)" "Net-(ARDUINO1-Pad27)" "Net-(ARDUINO1-Pad28)"
      "Net-(ARDUINO1-Pad29)" "Net-(ARDUINO1-Pad30)" "Net-(ARDUINO1-Pad31)"
      "Net-(ARDUINO1-Pad32)" "Net-(ARDUINO1-Pad33)" "Net-(ARDUINO1-Pad34)"
      "Net-(ARDUINO1-Pad35)" "Net-(ARDUINO1-Pad36)" "Net-(ARDUINO1-Pad37)"
      "Net-(ARDUINO1-Pad38)" "Net-(ARDUINO1-Pad39)" "Net-(ARDUINO1-Pad3V3)"
      "Net-(ARDUINO1-Pad4)" "Net-(ARDUINO1-Pad40)" "Net-(ARDUINO1-Pad41)"
      "Net-(ARDUINO1-Pad42)" "Net-(ARDUINO1-Pad43)" "Net-(ARDUINO1-Pad44)"
      "Net-(ARDUINO1-Pad45)" "Net-(ARDUINO1-Pad46)" "Net-(ARDUINO1-Pad47)"
      "Net-(ARDUINO1-Pad5)" "Net-(ARDUINO1-Pad53)" "Net-(ARDUINO1-Pad5V_4)"
      "Net-(ARDUINO1-Pad5V_5)" "Net-(ARDUINO1-Pad6)" "Net-(ARDUINO1-Pad7)"
      "Net-(ARDUINO1-Pad8)" "Net-(ARDUINO1-Pad9)" "Net-(ARDUINO1-PadA0)" "Net-(ARDUINO1-PadA1)"
      "Net-(ARDUINO1-PadA10)" "Net-(ARDUINO1-PadA11)" "Net-(ARDUINO1-PadA12)"
      "Net-(ARDUINO1-PadA13)" "Net-(ARDUINO1-PadA14)" "Net-(ARDUINO1-PadA15)"
      "Net-(ARDUINO1-PadA2)" "Net-(ARDUINO1-PadA3)" "Net-(ARDUINO1-PadA4)"
      "Net-(ARDUINO1-PadA5)" "Net-(ARDUINO1-PadA6)" "Net-(ARDUINO1-PadA7)"
      "Net-(ARDUINO1-PadA8)" "Net-(ARDUINO1-PadA9)" "Net-(ARDUINO1-PadAREF)"
      "Net-(ARDUINO1-PadGND3)" "Net-(ARDUINO1-PadGND4)" "Net-(ARDUINO1-PadGND5)"
      "Net-(ARDUINO1-PadIREF)" "Net-(ARDUINO1-PadNC)" "Net-(U1-Pad3)" "Net-(U1-Pad4)"
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 406.4)
        (clearance 254.1)
      )
    )
    (class SUPERPOWER VAA
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 1016)
        (clearance 254.1)
      )
    )
  )
  (wiring
    (wire (path In1.Cu 609.6  158115 -94615  159385 -94615  160655 -94615  161925 -94615)(net GND)(type protect))
    (wire (path In1.Cu 609.6  158115 -84455  159385 -84455  160655 -84455  161925 -84455)(net GND)(type protect))
    (wire (path In1.Cu 609.6  127635 -94615  128905 -94615  130175 -94615  131445 -94615)(net GND)(type protect))
    (wire (path In1.Cu 609.6  127635 -84455  128905 -84455  130175 -84455  131445 -84455)(net GND)(type protect))
  )
)
