<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://www.cnx-software.com/2025/07/22/three-high-performance-risc-v-processors-to-watch-in-h2-2025-ultrarisc-ur-dp1000-zizhe-a210-and-spacemit-k3/">Original</a>
    <h1>High-performance RISC-V processors: UltraRISC UR-DP1000, Zhihe A210, SpacemIT K3</h1>
    
    <div id="readability-page-1" class="page"><div>
		<p>Some high-performance RISC-V processors are in the pipeline for the rest of the year 2025, namely UltraRISC UR-DP1000, Zhihe A210, and SpacemIT K3. We currently have limited information about each of those processors, but let’s see what information we can gather from the web, mostly as a result of the recent RISC-V Summit in China.</p><h2 id="ultrarisc-ur-dp1000-octa-core-64-bit-risc-v-soc">UltraRISC UR-DP1000  – Octa-core 64-bit RISC-V SoC<a href="#ultrarisc-ur-dp1000-octa-core-64-bit-risc-v-soc"></a></h2><figure id="attachment_154284" aria-describedby="caption-attachment-154284"><a href="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram.webp"><img decoding="async" title="UR-DP1000 Block Diagram" src="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-720x406.webp" alt="UR-DP1000 Block Diagram" width="720" height="406" srcset="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-720x406.webp 720w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-1200x677.webp 1200w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-300x169.webp 300w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-768x433.webp 768w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram-1536x867.webp 1536w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Block-Diagram.webp 1974w" sizes="(max-width: 720px) 100vw, 720px"/></a><figcaption id="caption-attachment-154284">UR-DP1000 Block Diagram</figcaption></figure>
<p>The first SoC is the UR-DP1000 octa-core from <a href="https://ultrarisc.com/en/">UltraRISC</a> (the website loads slowly, and I could not find anything about the UR-DP1000 there). It will be used in <a href="https://milkv.io/titan">Shenzhen Milk-V Technology’s Titan mini-ITX motherboard</a>, and Sipeed also posted <a href="https://x.com/SipeedIO/status/1946075506450776200/photo/1" rel="nofollow">the slide above on X</a>.</p><p>Preliminary UR-RP1000 specifications:</p><ul>
<li>CPU
<ul>
<li>8x 64-bit RISC-V UR-CP100 “<a href="https://www.cnx-software.com/2019/08/27/risc-v-bases-and-extensions-explained/">RV64GCBHX</a>” cores up to 2.0 GHz</li>
<li>Two 4x core cluster design with 4MB L3 cache each, and a total of 16MB cache.</li>
<li>SPECCPU2006 single-core INT @ 10.4/GHz; single-core FP @ 12/GHz</li>
<li>Fully RVA22 compliant, and “Compliant with RVA23 excluding V extension.”</li>
<li>Supports Hardware Virtualization, RISC-V RV64 ISA H(v1.0) Extension</li>
</ul>
</li>
<li>Memory – UDIMM DDR4-3200 ECC memory support, up to 64GB</li>
<li>Networking – GMAC</li>
<li>High-speed expansion interfaces
<ul>
<li>1x PCIe 4.0 x16</li>
<li>2x PCIe 4.0 x4</li>
</ul>
</li>
<li>Other I/Os – 1x QSPI, 2x SPI, 4x I2C, 4x UART, 40x GPIO, eSPI/LPC</li>
</ul><figure id="attachment_154285" aria-describedby="caption-attachment-154285"><a href="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard.webp"><img decoding="async" title="UR-DP1000 Titan mini-ITX motherboard" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAtAAAAFFAQAAAADtb+dcAAAAAnRSTlMAAHaTzTgAAAAzSURBVHja7cExAQAAAMIg+6e2xg5gAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAANB3c4cAAaVAl/AAAAAASUVORK5CYII=" alt="UR-DP1000 Titan mini-ITX motherboard" width="720" height="325" data-src="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-720x325.webp" data-srcset="https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-720x325.webp 720w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-1200x541.webp 1200w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-300x135.webp 300w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-768x346.webp 768w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard-1536x693.webp 1536w, https://www.cnx-software.com/wp-content/uploads/2025/07/UR-DP1000-Titan-mini-ITX-motherboard.webp 1973w" data-sizes="auto" data-eio-rwidth="720" data-eio-rheight="325"/></a><figcaption id="caption-attachment-154285">Titan motherboard renderings</figcaption></figure>
<p>Many features will have to rely on the PCIe interfaces, and for instance, the Titan motherboard also offers four USB 3.0 ports, which must have been implemented through a PCIe to USB 3.0 bridge.  It will have UEFI firmware with support for ACPI, CPPC, SMBIOS, and the ability to boot RISC-V ISO images from Debian, Ubuntu, openEuler, Centos, Deepin, Feroda Remix, and other operating systems. The plan is also to have mainline Linux support by Q4 2026.</p><p>The Titan mini-ITX motherboard is still under development, but <a href="https://arace.tech/products/milk-v-titan" rel="nofollow">can be booked now for $5</a>, and purchased for $279 once it becomes available in about three months. It’s not sure whether that price includes <a href="https://x.com/MilkV_Official/status/1945076816160469412" rel="nofollow">the $50 discount promised or not</a>.</p><h2 id="zhihe-a210">Zhihe A210<a href="#zhihe-a210"></a></h2><p>We have even less information about the Zhihe Computing A210, with all details below coming from a <a href="https://zhuanlan.zhihu.com/p/1929496391996151309" rel="nofollow">post in Chinese on Zhihu social network</a>.</p><figure id="attachment_154308" aria-describedby="caption-attachment-154308"><a href="https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210.webp"><img decoding="async" title="Zhihe Computing A210" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAtAAAAGZAQAAAACIkzsIAAAAAnRSTlMAAHaTzTgAAAA7SURBVHja7cExAQAAAMKg9U9tCF+gAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAbgORYwABNA2wxAAAAABJRU5ErkJggg==" alt="Zhihe Computing A210" width="720" height="409" data-src="https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210-720x409.webp" data-srcset="https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210-720x409.webp 720w, https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210-300x170.webp 300w, https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210-768x436.webp 768w, https://www.cnx-software.com/wp-content/uploads/2025/07/Zizhe-Computing-A210.webp 1080w" data-sizes="auto" data-eio-rwidth="720" data-eio-rheight="409"/></a><figcaption id="caption-attachment-154308">The A210 will also have a big brother called the A600…</figcaption></figure>
<p>Zhihe A210 key features:</p><ul>
<li>CPU
<ul>
<li>8-core 64-bit RISC-V CPU</li>
<li>Unified Computing Architecture (UCA) with unified memory and unified operators for enhanced computational efficiency.</li>
<li>Fully compatible with the RVA23 Profile</li>
<li>Up to 12 TOPS (INT8) AI inference capability (they don’t seem to use a separate NPU)</li>
</ul>
</li>
<li>Memory – DDR memory optimized with large-capacity storage to support Mixture of Experts (MoE) model architectures (e.g., DeepSeek).</li>
</ul><p>Target applications include edge server scenarios for video encoding/decoding, encryption/decryption, AI large model inference, and data storage. They want to offer a cost-effective solution that competes against traditional GPU/GPGPU solutions using HBM.</p><p><a href="https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage.webp"><img decoding="async" title="RISC-V RVV Advantage" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAtAAAAGVAQAAAAD/UftzAAAAAnRSTlMAAHaTzTgAAAA6SURBVHja7cEBDQAAAMKg909tDwcUAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADcGo/3AAHiIfPyAAAAAElFTkSuQmCC" alt="RISC-V RVV Advantage" width="720" height="405" data-src="https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage-720x405.webp" data-srcset="https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage-720x405.webp 720w, https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage-300x169.webp 300w, https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage-768x432.webp 768w, https://www.cnx-software.com/wp-content/uploads/2025/07/RISC-V-RVV-Advantage.webp 1080w" data-sizes="auto" data-eio-rwidth="720" data-eio-rheight="405"/></a></p><p>The post on Zhihu appears to focus a lot on RVA23 Profile compliance with support for all 81 mandatory and optional extensions, including Hypervisor, Vector, BF16, CFI, and Sv57. The processor also supports 123 official RISC-V extensions, covering AME, AIA, CoVE, Smmtt, QoS, IOMMU, and RERI. They also highlight the advantages of the RISC-V Vector (RVV) Extension, either matching (or close to it) or outperforming Intel and Arm instructions for tasks like video encoding/decoding, OpenSSL, LLMs, and CRC computation.</p><p>I could not find any of the I/Os used by the processor, but it’s probably safe to assume it has a few PCIe Gen4 lanes like the UR-DP1000 above. Zhihe says they’ve completed the fabrication and internal testing, and sample testing applications are open to developers, partners, and customers. The company does not appear to have a website as of July 22, 2025.</p><h2 id="spacemit-k3">SpacemIT K3<a href="#spacemit-k3"></a></h2><p><a href="https://www.cnx-software.com/category/processor/spacemit/">SpacemIT</a> is already a known entity in the RISC-V space thanks to <a href="https://www.cnx-software.com/2024/04/30/muse-book-laptop-spacemit-k1-octa-core-risc-v-ai-processor-16gb-ram/">K1 and M1 octa-core processors</a> found in products like the <a href="https://www.cnx-software.com/2025/06/10/30-orange-pi-r2s-octa-core-risc-v-router-board-features-2x-2-5gbe-2x-gbe-2x-usb-ports/">Orange Pi R2S</a> board, <a href="https://www.cnx-software.com/2025/05/05/banana-pi-bpi-cm6-is-an-octa-core-risc-v-system-on-module-compatible-with-raspberry-pi-cm5-carrier-boards/">Banana Pi BPI-CM6 system-on-module</a>, <a href="https://www.cnx-software.com/2025/04/27/muse-pi-pro-feature-packed-credit-card-sized-spacemit-m1-risc-v-sbc/">Muse Pi Pro SBC</a>, and others. They must have mentioned the K3 at the RISC-V Summit, but I can’t find any posts about it, and all we know is that the K3 is <a href="https://x.com/CamelCdr/status/1946518049768501534" rel="nofollow">based on X100 cores</a>, for which we <a href="https://www.spacemit.com/en/spacemit-x100-core/">have more details</a>, and are also found in the <a href="https://finance.yahoo.com/news/risc-v-breakthrough-spacemit-develops-000000175.html" rel="nofollow">Vital Stone V100 server SoC</a>.</p><p><a href="https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3.webp"><img decoding="async" title="X100 Core in SpacemIT K3" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAtAAAAIcAQAAAAD3BqT+AAAAAnRSTlMAAHaTzTgAAABGSURBVHja7cExAQAAAMKg9U9tDB+gAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADgY7/0AAEUT5NEAAAAAElFTkSuQmCC" alt="X100 high-performance core in SpacemIT K3" width="720" height="540" data-src="https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3-720x540.webp" data-srcset="https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3-720x540.webp 720w, https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3-300x225.webp 300w, https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3-768x576.webp 768w, https://www.cnx-software.com/wp-content/uploads/2025/07/X100-Core-in-SpacemIT-K3.webp 800w" data-sizes="auto" data-eio-rwidth="720" data-eio-rheight="540"/></a></p><p>X100 core specifications:</p><ul>
<li>RVA23 64-bit RISC-V processor</li>
<li>2.5 TOPS @ INT8 AI computing power compliant with RISC-V IME extension</li>
<li>RISC-V Vector 1.0 standard, providing 256-bit vector computing bandwidth</li>
<li>Supports RISC-V Vector Crypto extension</li>
<li>Performance
<ul>
<li>2.5GHz @ 12nm</li>
<li>9.0 SPECint2006/GHz with SpacemIT LLVM Compiler</li>
<li>7.7 CoreMarks/MHz with SpacemIT LLVM Compiler</li>
</ul>
</li>
<li>Microarchitecture
<ul>
<li>12-stage four-issue out-of-order execution</li>
<li>Multi-core, multi-cluster processor, up to 64 cores</li>
<li>Support intra-cluster and inter-cluster consistency</li>
<li>Supports virtualization</li>
<li>Supports RISC-V Hypervisor extension</li>
<li>Supports AIA specification</li>
<li>Supports forming a complete virtualization system in combination with IOMMU</li>
</ul>
</li>
<li>Other Server-level Features
<ul>
<li>Support RAS features and RISC-V standard RERI information reporting</li>
<li>Capable of providing a secure computing environment and resisting Meltdown and Spectre attacks</li>
<li>Support instruction trace for efficient program trajectory tracking</li>
</ul>
</li>
</ul><p>I’d expect more details to surface in the second part of 2025 for the K3, A210, and UR-DP1000 high-performance RISC-V processors.  The latter will have hardware ready by fall, likely with WiP software, and the three platforms will likely only become usable sometime in 2026.</p>
<div itemtype="http://schema.org/Person" itemscope="" itemprop="author"><div><p><img decoding="async" src="data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAALQAAAC0AQAAAAAVtjufAAAAAnRSTlMAAHaTzTgAAAAbSURBVFjD7cEBDQAAAMKg909tDjegAAAAAL4NEOAAAf2XIG8AAAAASUVORK5CYII=" width="100" height="100" alt="Jean Luc Aufranc" itemprop="image" data-src="https://www.cnx-software.com/wp-content/uploads/2023/05/Jean-Luc-Aufranc.webp" data-eio-rwidth="180" data-eio-rheight="180"/></p><div><p>Jean-Luc started CNX Software in 2010 as a part-time endeavor, before quitting his job as a software engineering manager, and starting to write daily news, and reviews full time later in 2011.</p></div></div></div>			<!-- JLA - Donations -->
		<p><strong>Support CNX Software! Donate via <a href="https://www.cnx-software.com/donate-cryptocurrencies/" rel="nofollow noopener">cryptocurrencies</a>, <a href="https://www.patreon.com/cnxsoft" target="_blank" rel="nofollow noopener">become a Patron</a> on Patreon, or purchase goods on <a href="https://amzn.to/3SXubZ0" rel="nofollow">Amazon</a> or <a href="https://s.click.aliexpress.com/e/_DmGIIRT" rel="nofollow">Aliexpress</a></strong>. We also use affiliate links in articles to earn commissions if you make a purchase after clicking on those links.</p>
		</div></div>
  </body>
</html>
