/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire [28:0] celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_17z;
  reg [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_10z[3] ^ celloutsig_1_12z[1];
  assign celloutsig_0_10z = celloutsig_0_5z ^ celloutsig_0_6z[3];
  assign celloutsig_0_6z = { in_data[64:55], celloutsig_0_4z } & { celloutsig_0_1z[19:11], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_3z = in_data[23:21] / { 1'h1, celloutsig_0_2z[1:0] };
  assign celloutsig_1_0z = in_data[106:104] / { 1'h1, in_data[170:169] };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z } && { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_5z = celloutsig_0_3z && celloutsig_0_3z;
  assign celloutsig_1_5z = { celloutsig_1_0z[1:0], celloutsig_1_4z } && in_data[180:178];
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z } && celloutsig_1_0z;
  assign celloutsig_0_11z = celloutsig_0_1z[11] & ~(celloutsig_0_1z[9]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(in_data[190]);
  assign celloutsig_1_7z = celloutsig_1_3z[10] & ~(celloutsig_1_2z);
  assign celloutsig_1_10z = celloutsig_1_3z[12] ? { celloutsig_1_8z[2:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z } : { celloutsig_1_3z[11:2], celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_4z ? in_data[133:126] : { celloutsig_1_9z[3:0], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_4z = celloutsig_1_1z & celloutsig_1_3z[4];
  assign celloutsig_1_1z = ~^ celloutsig_1_0z;
  assign celloutsig_0_1z = in_data[45:17] >> in_data[79:51];
  assign celloutsig_1_8z = { in_data[102:101], celloutsig_1_2z } >> { celloutsig_1_0z[1:0], celloutsig_1_7z };
  assign celloutsig_1_9z = { in_data[181:180], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z } >> { celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_6z[9:3], celloutsig_0_9z } - { celloutsig_0_1z[19:13], celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[155:136] - { in_data[148], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_7z } - celloutsig_1_10z[14:7];
  assign celloutsig_0_9z = ~((in_data[93] & celloutsig_0_3z[2]) | celloutsig_0_3z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 8'h00;
    else if (clkin_data[32]) celloutsig_1_18z = { celloutsig_1_17z[6:1], celloutsig_1_4z, celloutsig_1_7z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = { celloutsig_0_1z[23:20], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[89] & in_data[91]) | (in_data[46] & in_data[69]));
  assign { out_data[135:128], out_data[96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
