{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365979920221 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365979920224 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 18:51:59 2013 " "Processing started: Sun Apr 14 18:51:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365979920224 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365979920224 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snakeplus -c snakeplus " "Command: quartus_map --read_settings_files=on --write_settings_files=off snakeplus -c snakeplus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365979920225 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365979921009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_controller.vhd 6 3 " "Found 6 design units, including 3 entities, in source file de2_vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snake_plus_vga-rtl " "Found design unit 1: snake_plus_vga-rtl" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 manage_tiles-mt " "Found design unit 2: manage_tiles-mt" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 add_remove_snake_part-arsp " "Found design unit 3: add_remove_snake_part-arsp" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""} { "Info" "ISGN_ENTITY_NAME" "1 snake_plus_vga " "Found entity 1: snake_plus_vga" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""} { "Info" "ISGN_ENTITY_NAME" "2 manage_tiles " "Found entity 2: manage_tiles" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_remove_snake_part " "Found entity 3: add_remove_snake_part" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979921814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "defintions.vhd 1 0 " "Found 1 design units, including 0 entities, in source file defintions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEFINITIONS " "Found design unit 1: DEFINITIONS" {  } { { "defintions.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/defintions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979921821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_vga_raster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_vga_raster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_vga_raster-rtl " "Found design unit 1: de2_vga_raster-rtl" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921830 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_vga_raster " "Found entity 1: de2_vga_raster" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979921830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_system.vhd 18 9 " "Found 18 design units, including 9 entities, in source file snake_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_arbitrator-europa " "Found design unit 1: cpu_0_jtag_debug_module_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_data_master_arbitrator-europa " "Found design unit 2: cpu_0_data_master_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_instruction_master_arbitrator-europa " "Found design unit 3: cpu_0_instruction_master_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_avalon_jtag_slave_arbitrator-europa " "Found design unit 4: jtag_uart_0_avalon_jtag_slave_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ps2_s1_arbitrator-europa " "Found design unit 5: ps2_s1_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1094 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sram_avalon_slave_0_arbitrator-europa " "Found design unit 6: sram_avalon_slave_0_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 vga_avalon_slave_0_arbitrator-europa " "Found design unit 7: vga_avalon_slave_0_arbitrator-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1720 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 snake_system_reset_clk_0_domain_synch_module-europa " "Found design unit 8: snake_system_reset_clk_0_domain_synch_module-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1945 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 snake_system-europa " "Found design unit 9: snake_system-europa" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2026 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_arbitrator " "Found entity 1: cpu_0_jtag_debug_module_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_data_master_arbitrator " "Found entity 2: cpu_0_data_master_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_instruction_master_arbitrator " "Found entity 3: cpu_0_instruction_master_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 618 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_avalon_jtag_slave_arbitrator " "Found entity 4: jtag_uart_0_avalon_jtag_slave_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "5 ps2_s1_arbitrator " "Found entity 5: ps2_s1_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1069 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "6 sram_avalon_slave_0_arbitrator " "Found entity 6: sram_avalon_slave_0_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_avalon_slave_0_arbitrator " "Found entity 7: vga_avalon_slave_0_arbitrator" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "8 snake_system_reset_clk_0_domain_synch_module " "Found entity 8: snake_system_reset_clk_0_domain_synch_module" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1932 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""} { "Info" "ISGN_ENTITY_NAME" "9 snake_system " "Found entity 9: snake_system" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979921851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snakeplus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file snakeplus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 snakeplus-rtl " "Found design unit 1: snakeplus-rtl" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979921865 ""} { "Info" "ISGN_ENTITY_NAME" "1 snakeplus " "Found entity 1: snakeplus" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979921865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979921865 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "snakeplus " "Elaborating entity \"snakeplus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1365979922059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_system snake_system:nios " "Elaborating entity \"snake_system\" for hierarchy \"snake_system:nios\"" {  } { { "snakeplus.vhd" "nios" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_arbitrator snake_system:nios\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module " "Elaborating entity \"cpu_0_jtag_debug_module_arbitrator\" for hierarchy \"snake_system:nios\|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module\"" {  } { { "snake_system.vhd" "the_cpu_0_jtag_debug_module" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922077 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module snake_system.vhd(57) " "VHDL Signal Declaration warning at snake_system.vhd(57): used implicit default value for signal \"cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979922081 "|snakeplus|snake_system:nios|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module snake_system.vhd(61) " "VHDL Signal Declaration warning at snake_system.vhd(61): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979922081 "|snakeplus|snake_system:nios|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922081 "|snakeplus|snake_system:nios|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922082 "|snakeplus|snake_system:nios|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_data_master_arbitrator snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master " "Elaborating entity \"cpu_0_data_master_arbitrator\" for hierarchy \"snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\"" {  } { { "snake_system.vhd" "the_cpu_0_data_master" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922085 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922089 "|snakeplus|snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922090 "|snakeplus|snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_instruction_master_arbitrator snake_system:nios\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master " "Elaborating entity \"cpu_0_instruction_master_arbitrator\" for hierarchy \"snake_system:nios\|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master\"" {  } { { "snake_system.vhd" "the_cpu_0_instruction_master" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922092 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922095 "|snakeplus|snake_system:nios|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922095 "|snakeplus|snake_system:nios|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0.vhd 44 22 " "Using design file cpu_0.vhd, which is not specified as a design file for the current project, but contains definitions for 44 design units and 22 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_register_bank_a_module-europa " "Found design unit 1: cpu_0_register_bank_a_module-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_0_register_bank_b_module-europa " "Found design unit 2: cpu_0_register_bank_b_module-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 149 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_0_nios2_oci_debug-europa " "Found design unit 3: cpu_0_nios2_oci_debug-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 256 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module-europa " "Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_0_nios2_ocimem-europa " "Found design unit 5: cpu_0_nios2_ocimem-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 515 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_0_nios2_avalon_reg-europa " "Found design unit 6: cpu_0_nios2_avalon_reg-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 679 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_0_nios2_oci_break-europa " "Found design unit 7: cpu_0_nios2_oci_break-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 786 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_0_nios2_oci_xbrk-europa " "Found design unit 8: cpu_0_nios2_oci_xbrk-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1064 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_0_nios2_oci_dbrk-europa " "Found design unit 9: cpu_0_nios2_oci_dbrk-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1275 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_0_nios2_oci_itrace-europa " "Found design unit 10: cpu_0_nios2_oci_itrace-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_0_nios2_oci_td_mode-europa " "Found design unit 11: cpu_0_nios2_oci_td_mode-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1715 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_0_nios2_oci_dtrace-europa " "Found design unit 12: cpu_0_nios2_oci_dtrace-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1803 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_0_nios2_oci_compute_tm_count-europa " "Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_0_nios2_oci_fifowp_inc-europa " "Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1985 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_0_nios2_oci_fifocount_inc-europa " "Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2037 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_0_nios2_oci_fifo-europa " "Found design unit 16: cpu_0_nios2_oci_fifo-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_0_nios2_oci_pib-europa " "Found design unit 17: cpu_0_nios2_oci_pib-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2569 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module-europa " "Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2657 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_0_nios2_oci_im-europa " "Found design unit 19: cpu_0_nios2_oci_im-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2795 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_0_nios2_performance_monitors-europa " "Found design unit 20: cpu_0_nios2_performance_monitors-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2941 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_0_nios2_oci-europa " "Found design unit 21: cpu_0_nios2_oci-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3002 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_0-europa " "Found design unit 22: cpu_0-europa" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3764 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_register_bank_a_module " "Found entity 1: cpu_0_register_bank_a_module" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_register_bank_b_module " "Found entity 2: cpu_0_register_bank_b_module" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_nios2_oci_debug " "Found entity 3: cpu_0_nios2_oci_debug" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_ociram_lpm_dram_bdp_component_module " "Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_nios2_ocimem " "Found entity 5: cpu_0_nios2_ocimem" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_nios2_avalon_reg " "Found entity 6: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_nios2_oci_break " "Found entity 7: cpu_0_nios2_oci_break" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_nios2_oci_xbrk " "Found entity 8: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1038 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_dbrk " "Found entity 9: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_nios2_oci_itrace " "Found entity 10: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_oci_td_mode " "Found entity 11: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_oci_dtrace " "Found entity 12: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_compute_tm_count " "Found entity 13: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1891 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_fifowp_inc " "Found entity 14: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_fifocount_inc " "Found entity 15: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_fifo " "Found entity 16: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2077 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_pib " "Found entity 17: cpu_0_nios2_oci_pib" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_traceram_lpm_dram_bdp_component_module " "Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2633 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_im " "Found entity 19: cpu_0_nios2_oci_im" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_performance_monitors " "Found entity 20: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci " "Found entity 21: cpu_0_nios2_oci" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2965 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0 " "Found entity 22: cpu_0" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979922137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0 snake_system:nios\|cpu_0:the_cpu_0 " "Elaborating entity \"cpu_0\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\"" {  } { { "snake_system.vhd" "the_cpu_0" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922197 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "W_vinst cpu_0.vhd(4402) " "VHDL Signal Declaration warning at cpu_0.vhd(4402): used implicit default value for signal \"W_vinst\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4402 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979922215 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test_ending cpu_0.vhd(4453) " "VHDL Signal Declaration warning at cpu_0.vhd(4453): used implicit default value for signal \"test_ending\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4453 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979922215 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922215 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922215 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_test_bench.vhd 2 1 " "Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_test_bench-europa " "Found design unit 1: cpu_0_test_bench-europa" {  } { { "cpu_0_test_bench.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_test_bench.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979922229 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922229 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979922229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_test_bench snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench " "Elaborating entity \"cpu_0_test_bench\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_test_bench:the_cpu_0_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_test_bench" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_a_module snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a " "Elaborating entity \"cpu_0_register_bank_a_module\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_a" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979922371 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922373 ""}  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979922373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vaf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vaf1 " "Found entity 1: altsyncram_vaf1" {  } { { "db/altsyncram_vaf1.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_vaf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979922533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vaf1 snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vaf1:auto_generated " "Elaborating entity \"altsyncram_vaf1\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_a_module:cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vaf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_register_bank_b_module snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b " "Elaborating entity \"cpu_0_register_bank_b_module\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\"" {  } { { "cpu_0.vhd" "cpu_0_register_bank_b" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979922575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922577 ""}  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979922577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0bf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0bf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0bf1 " "Found entity 1: altsyncram_0bf1" {  } { { "db/altsyncram_0bf1.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_0bf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979922731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0bf1 snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0bf1:auto_generated " "Elaborating entity \"altsyncram_0bf1\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_register_bank_b_module:cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0bf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci " "Elaborating entity \"cpu_0_nios2_oci\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_debug snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug " "Elaborating entity \"cpu_0_nios2_oci_debug\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_debug" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_ocimem snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem " "Elaborating entity \"cpu_0_nios2_ocimem\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_ocimem" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922769 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922773 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922773 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_ociram_lpm_dram_bdp_component_module snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_ociram_lpm_dram_bdp_component_module\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_ociram_lpm_dram_bdp_component" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979922793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979922796 ""}  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979922796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c572.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c572 " "Found entity 1: altsyncram_c572" {  } { { "db/altsyncram_c572.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_c572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979922950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979922950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c572 snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated " "Elaborating entity \"altsyncram_c572\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_c572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_avalon_reg snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg " "Elaborating entity \"cpu_0_nios2_avalon_reg\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_avalon_reg" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_break snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break " "Elaborating entity \"cpu_0_nios2_oci_break\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_break" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_xbrk snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk " "Elaborating entity \"cpu_0_nios2_oci_xbrk\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_xbrk" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dbrk snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk " "Elaborating entity \"cpu_0_nios2_oci_dbrk\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dbrk" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_itrace snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace " "Elaborating entity \"cpu_0_nios2_oci_itrace\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_itrace" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922981 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922984 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922985 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_dtrace snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace " "Elaborating entity \"cpu_0_nios2_oci_dtrace\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_dtrace" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_td_mode snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"cpu_0_nios2_oci_td_mode\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace\|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifo snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo " "Elaborating entity \"cpu_0_nios2_oci_fifo\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_fifo" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979922997 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979922999 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923000 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_compute_tm_count snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifowp_inc snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_fifocount_inc snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu_0.vhd" "cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_oci_test_bench.vhd 2 1 " "Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_oci_test_bench-europa " "Found design unit 1: cpu_0_oci_test_bench-europa" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923021 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979923021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_oci_test_bench snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench " "Elaborating entity \"cpu_0_oci_test_bench\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo\|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench\"" {  } { { "cpu_0.vhd" "the_cpu_0_oci_test_bench" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_pib snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib " "Elaborating entity \"cpu_0_nios2_oci_pib\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_pib" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923028 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923030 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923030 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_nios2_oci_im snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im " "Elaborating entity \"cpu_0_nios2_oci_im\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\"" {  } { { "cpu_0.vhd" "the_cpu_0_nios2_oci_im" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923033 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923036 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923036 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2889) " "VHDL warning at cpu_0.vhd(2889): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2889 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1365979923036 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_traceram_lpm_dram_bdp_component_module snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component " "Elaborating entity \"cpu_0_traceram_lpm_dram_bdp_component_module\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\"" {  } { { "cpu_0.vhd" "cpu_0_traceram_lpm_dram_bdp_component" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923038 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2635) " "VHDL warning at cpu_0.vhd(2635): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2635 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1365979923041 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0.vhd(2711) " "VHDL warning at cpu_0.vhd(2711): ignored assignment of value to null range" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2711 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1365979923041 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "the_altsyncram" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979923062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEII " "Parameter \"intended_device_family\" = \"CYCLONEII\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923065 ""}  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979923065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e502.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e502 " "Found entity 1: altsyncram_e502" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e502 snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated " "Elaborating entity \"altsyncram_e502\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923215 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_wrapper.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_wrapper-europa " "Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923230 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923230 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979923230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_wrapper snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"cpu_0_jtag_debug_module_wrapper\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\"" {  } { { "cpu_0.vhd" "the_cpu_0_jtag_debug_module_wrapper" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923232 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_0_jtag_debug_module_wrapper.vhd(313) " "VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1 1365979923235 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_tck.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_tck-europa " "Found design unit 1: cpu_0_jtag_debug_module_tck-europa" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923247 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923247 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979923247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_tck snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck " "Elaborating entity \"cpu_0_jtag_debug_module_tck\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_tck" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979923278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923279 ""}  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979923279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_0_jtag_debug_module_sysclk.vhd 2 1 " "Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_0_jtag_debug_module_sysclk-europa " "Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923292 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979923292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_0_jtag_debug_module_sysclk snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"cpu_0_jtag_debug_module_sysclk\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "the_cpu_0_jtag_debug_module_sysclk" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "cpu_0_jtag_debug_module_phy" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979923315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Instantiated megafunction \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923316 ""}  } { { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979923316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_0_jtag_debug_module_wrapper.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1365979923321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_avalon_jtag_slave_arbitrator snake_system:nios\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave " "Elaborating entity \"jtag_uart_0_avalon_jtag_slave_arbitrator\" for hierarchy \"snake_system:nios\|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave\"" {  } { { "snake_system.vhd" "the_jtag_uart_0_avalon_jtag_slave" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923325 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave snake_system.vhd(828) " "VHDL Signal Declaration warning at snake_system.vhd(828): used implicit default value for signal \"cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 828 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979923328 "|snakeplus|snake_system:nios|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923328 "|snakeplus|snake_system:nios|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923328 "|snakeplus|snake_system:nios|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart_0.vhd 14 7 " "Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_0_log_module-europa " "Found design unit 1: jtag_uart_0_log_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_0_sim_scfifo_w-europa " "Found design unit 2: jtag_uart_0_sim_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_0_scfifo_w-europa " "Found design unit 3: jtag_uart_0_scfifo_w-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_0_drom_module-europa " "Found design unit 4: jtag_uart_0_drom_module-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_0_sim_scfifo_r-europa " "Found design unit 5: jtag_uart_0_sim_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_0_scfifo_r-europa " "Found design unit 6: jtag_uart_0_scfifo_r-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart_0-europa " "Found design unit 7: jtag_uart_0-europa" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923342 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979923342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0 snake_system:nios\|jtag_uart_0:the_jtag_uart_0 " "Elaborating entity \"jtag_uart_0\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\"" {  } { { "snake_system.vhd" "the_jtag_uart_0" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923350 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923353 "|snakeplus|snake_system:nios|jtag_uart_0:the_jtag_uart_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979923353 "|snakeplus|snake_system:nios|jtag_uart_0:the_jtag_uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_w snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w " "Elaborating entity \"jtag_uart_0_scfifo_w\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_w" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "wfifo" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979923448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979923450 ""}  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979923450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979923976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1365979923976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_0_scfifo_r snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r " "Elaborating entity \"jtag_uart_0_scfifo_r\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r\"" {  } { { "jtag_uart_0.vhd" "the_jtag_uart_0_scfifo_r" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979923988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "jtag_uart_0_alt_jtag_atlantic" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\"" {  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1365979924198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"snake_system:nios\|jtag_uart_0:the_jtag_uart_0\|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979924198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979924198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979924198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1365979924198 ""}  } { { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1365979924198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_s1_arbitrator snake_system:nios\|ps2_s1_arbitrator:the_ps2_s1 " "Elaborating entity \"ps2_s1_arbitrator\" for hierarchy \"snake_system:nios\|ps2_s1_arbitrator:the_ps2_s1\"" {  } { { "snake_system.vhd" "the_ps2_s1" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924210 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_ps2_s1 snake_system.vhd(1082) " "VHDL Signal Declaration warning at snake_system.vhd(1082): used implicit default value for signal \"cpu_0_data_master_read_data_valid_ps2_s1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1082 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979924212 "|snakeplus|snake_system:nios|ps2_s1_arbitrator:the_ps2_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924212 "|snakeplus|snake_system:nios|ps2_s1_arbitrator:the_ps2_s1"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924213 "|snakeplus|snake_system:nios|ps2_s1_arbitrator:the_ps2_s1"}
{ "Warning" "WSGN_SEARCH_FILE" "ps2.vhd 2 1 " "Using design file ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-europa " "Found design unit 1: ps2-europa" {  } { { "ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/ps2.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979924222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/ps2.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924222 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979924222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 snake_system:nios\|ps2:the_ps2 " "Elaborating entity \"ps2\" for hierarchy \"snake_system:nios\|ps2:the_ps2\"" {  } { { "snake_system.vhd" "the_ps2" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924224 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_ps2.vhd 4 2 " "Using design file de2_ps2.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2_Ctrl-rtl " "Found design unit 1: PS2_Ctrl-rtl" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979924235 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 de2_ps2-rtl " "Found design unit 2: de2_ps2-rtl" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979924235 ""} { "Info" "ISGN_ENTITY_NAME" "1 PS2_Ctrl " "Found entity 1: PS2_Ctrl" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924235 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2_ps2 " "Found entity 2: de2_ps2" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979924235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_ps2 snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2 " "Elaborating entity \"de2_ps2\" for hierarchy \"snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\"" {  } { { "ps2.vhd" "the_de2_ps2" { Text "/home/user4/spring13/nb2555/Snake_Plus/ps2.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Ctrl snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1 " "Elaborating entity \"PS2_Ctrl\" for hierarchy \"snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\"" {  } { { "de2_ps2.vhd" "U1" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_avalon_slave_0_arbitrator snake_system:nios\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0 " "Elaborating entity \"sram_avalon_slave_0_arbitrator\" for hierarchy \"snake_system:nios\|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0\"" {  } { { "snake_system.vhd" "the_sram_avalon_slave_0" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924251 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_sram_avalon_slave_0 snake_system.vhd(1327) " "VHDL Signal Declaration warning at snake_system.vhd(1327): used implicit default value for signal \"cpu_0_data_master_read_data_valid_sram_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1327 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979924254 "|snakeplus|snake_system:nios|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_instruction_master_read_data_valid_sram_avalon_slave_0 snake_system.vhd(1331) " "VHDL Signal Declaration warning at snake_system.vhd(1331): used implicit default value for signal \"cpu_0_instruction_master_read_data_valid_sram_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1331 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979924255 "|snakeplus|snake_system:nios|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924255 "|snakeplus|snake_system:nios|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924255 "|snakeplus|snake_system:nios|sram_avalon_slave_0_arbitrator:the_sram_avalon_slave_0"}
{ "Warning" "WSGN_SEARCH_FILE" "sram.v 1 1 " "Using design file sram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/sram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979924264 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "sram " "Found the following files while searching for definition of entity \"sram\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "sram.vhd " "File: sram.vhd" {  } {  } 0 12126 "File: %1!s!" 0 0 "" 0 -1 1365979924265 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1 1365979924265 "|snakeplus|snake_system:nios|sram:the_sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram snake_system:nios\|sram:the_sram " "Elaborating entity \"sram\" for hierarchy \"snake_system:nios\|sram:the_sram\"" {  } { { "snake_system.vhd" "the_sram" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de2_sram_controller.vhd 2 1 " "Using design file de2_sram_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2_sram_controller-dp " "Found design unit 1: de2_sram_controller-dp" {  } { { "de2_sram_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_sram_controller.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1365979924288 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2_sram_controller " "Found entity 1: de2_sram_controller" {  } { { "de2_sram_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_sram_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924288 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979924288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_sram_controller snake_system:nios\|sram:the_sram\|de2_sram_controller:sram_inst " "Elaborating entity \"de2_sram_controller\" for hierarchy \"snake_system:nios\|sram:the_sram\|de2_sram_controller:sram_inst\"" {  } { { "sram.v" "sram_inst" { Text "/home/user4/spring13/nb2555/Snake_Plus/sram.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_slave_0_arbitrator snake_system:nios\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0 " "Elaborating entity \"vga_avalon_slave_0_arbitrator\" for hierarchy \"snake_system:nios\|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0\"" {  } { { "snake_system.vhd" "the_vga_avalon_slave_0" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924295 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_0_data_master_read_data_valid_vga_avalon_slave_0 snake_system.vhd(1706) " "VHDL Signal Declaration warning at snake_system.vhd(1706): used implicit default value for signal \"cpu_0_data_master_read_data_valid_vga_avalon_slave_0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1706 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979924298 "|snakeplus|snake_system:nios|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924298 "|snakeplus|snake_system:nios|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1 1365979924298 "|snakeplus|snake_system:nios|vga_avalon_slave_0_arbitrator:the_vga_avalon_slave_0"}
{ "Warning" "WSGN_SEARCH_FILE" "vga.v 1 1 " "Using design file vga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1365979924307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1365979924307 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "vga " "Found the following files while searching for definition of entity \"vga\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "vga.vhd " "File: vga.vhd" {  } {  } 0 12126 "File: %1!s!" 0 0 "" 0 -1 1365979924307 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "" 0 -1 1365979924307 "|snakeplus|snake_system:nios|vga:the_vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga snake_system:nios\|vga:the_vga " "Elaborating entity \"vga\" for hierarchy \"snake_system:nios\|vga:the_vga\"" {  } { { "snake_system.vhd" "the_vga" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_plus_vga snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst " "Elaborating entity \"snake_plus_vga\" for hierarchy \"snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\"" {  } { { "vga.v" "vga_inst" { Text "/home/user4/spring13/nb2555/Snake_Plus/vga.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979924314 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "leds de2_vga_controller.vhd(45) " "VHDL Signal Declaration warning at de2_vga_controller.vhd(45): used implicit default value for signal \"leds\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979924329 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "snake2_tail_index de2_vga_controller.vhd(68) " "Verilog HDL or VHDL warning at de2_vga_controller.vhd(68): object \"snake2_tail_index\" assigned a value but never read" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979924468 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tiles " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tiles\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1365979928527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2_vga_raster snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|de2_vga_raster:V1 " "Elaborating entity \"de2_vga_raster\" for hierarchy \"snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|de2_vga_raster:V1\"" {  } { { "de2_vga_controller.vhd" "V1" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979929302 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "circle_center_h de2_vga_raster.vhd(83) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(83): object \"circle_center_h\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929727 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "circle_center_v de2_vga_raster.vhd(84) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(84): object \"circle_center_v\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929727 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITES de2_vga_raster.vhd(91) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(91): object \"SPRITES\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929728 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_mouse_y de2_vga_raster.vhd(115) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(115): object \"sprite_food_mouse_y\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929736 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_mouse_p de2_vga_raster.vhd(116) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(116): object \"sprite_food_mouse_p\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929737 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_mouse_l de2_vga_raster.vhd(117) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(117): object \"sprite_food_mouse_l\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929738 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_edwards_n de2_vga_raster.vhd(120) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(120): object \"sprite_food_edwards_n\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929738 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_edwards_t de2_vga_raster.vhd(121) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(121): object \"sprite_food_edwards_t\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929739 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_edwards_l de2_vga_raster.vhd(122) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(122): object \"sprite_food_edwards_l\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929740 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_food_edwards_p de2_vga_raster.vhd(123) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(123): object \"sprite_food_edwards_p\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929741 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_powup_growth_r de2_vga_raster.vhd(126) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(126): object \"sprite_powup_growth_r\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929741 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_powup_growth_y de2_vga_raster.vhd(127) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(127): object \"sprite_powup_growth_y\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929742 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_pause de2_vga_raster.vhd(149) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(149): object \"sprite_pause\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929748 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sprite_play de2_vga_raster.vhd(150) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(150): object \"sprite_play\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929749 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "green de2_vga_raster.vhd(153) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(153): used implicit default value for signal \"green\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929749 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "blue de2_vga_raster.vhd(153) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(153): used implicit default value for signal \"blue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929750 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "red de2_vga_raster.vhd(153) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(153): used implicit default value for signal \"red\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929750 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "black de2_vga_raster.vhd(153) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(153): used implicit default value for signal \"black\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929750 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tan de2_vga_raster.vhd(153) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(153): used implicit default value for signal \"tan\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929751 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "white de2_vga_raster.vhd(154) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(154): used implicit default value for signal \"white\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929751 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pink de2_vga_raster.vhd(154) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(154): used implicit default value for signal \"pink\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929751 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "gray de2_vga_raster.vhd(154) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(154): used implicit default value for signal \"gray\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929751 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "yellow de2_vga_raster.vhd(154) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(154): used implicit default value for signal \"yellow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929752 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "brown de2_vga_raster.vhd(154) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(154): used implicit default value for signal \"brown\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 154 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929752 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "freeze de2_vga_raster.vhd(160) " "Verilog HDL or VHDL warning at de2_vga_raster.vhd(160): object \"freeze\" assigned a value but never read" {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 160 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979929753 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pause de2_vga_raster.vhd(163) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(163): used implicit default value for signal \"pause\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929754 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "play de2_vga_raster.vhd(163) " "VHDL Signal Declaration warning at de2_vga_raster.vhd(163): used implicit default value for signal \"play\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_raster.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_raster.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979929754 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|de2_vga_raster:V1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "TILES_IN " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"TILES_IN\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1365979935613 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "TILES_IN " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"TILES_IN\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1365979935636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manage_tiles snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|manage_tiles:DD1 " "Elaborating entity \"manage_tiles\" for hierarchy \"snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|manage_tiles:DD1\"" {  } { { "de2_vga_controller.vhd" "DD1" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979936243 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segment de2_vga_controller.vhd(259) " "Verilog HDL or VHDL warning at de2_vga_controller.vhd(259): object \"segment\" assigned a value but never read" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979936290 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|manage_tiles:DD1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused de2_vga_controller.vhd(260) " "Verilog HDL or VHDL warning at de2_vga_controller.vhd(260): object \"unused\" assigned a value but never read" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 260 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1365979936290 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|manage_tiles:DD1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tiles " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tiles\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1365979938191 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tiles " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tiles\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1 1365979938211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_remove_snake_part snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|add_remove_snake_part:AD1 " "Elaborating entity \"add_remove_snake_part\" for hierarchy \"snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|add_remove_snake_part:AD1\"" {  } { { "de2_vga_controller.vhd" "AD1" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979938852 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "snake_length de2_vga_controller.vhd(339) " "VHDL Signal Declaration warning at de2_vga_controller.vhd(339): used implicit default value for signal \"snake_length\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 339 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1365979938958 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|add_remove_snake_part:AD1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_system_reset_clk_0_domain_synch_module snake_system:nios\|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch " "Elaborating entity \"snake_system_reset_clk_0_domain_synch_module\" for hierarchy \"snake_system:nios\|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch\"" {  } { { "snake_system.vhd" "snake_system_reset_clk_0_domain_synch" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1365979948802 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 72 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 159 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 217 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 275 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 304 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 333 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 362 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 449 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 507 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 594 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 652 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 681 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 710 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 768 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 942 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\] " "Synthesized away node \"snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im\|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_e502:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_e502.tdf" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/db/altsyncram_e502.tdf" 1058 2 0 } } { "altsyncram.tdf" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2704 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 2887 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 3632 0 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 5368 0 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 2644 0 0 } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1365979985200 "|snakeplus|snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|ram_block1a35"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1365979985200 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1365979985200 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1365979992207 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4849 -1 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4442 -1 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 511 -1 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1542 -1 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1394 -1 0 } } { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 272 -1 0 } } { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1274 -1 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4431 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 714 -1 0 } } { "jtag_uart_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/jtag_uart_0.vhd" 1196 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1365979992547 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1365979992547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] VCC " "Pin \"LEDR\[16\]\" is stuck at VCC" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979994434 "|snakeplus|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1365979994434 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1365979997495 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1365979997680 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1365979997680 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1365979997898 "|snakeplus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1365979997898 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1365979999815 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1365979999815 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2330 " "Implemented 2330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1365980000361 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1365980000361 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1365980000361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2118 " "Implemented 2118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1365980000361 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1365980000361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1365980000361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 150 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365980000534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 18:53:20 2013 " "Processing ended: Sun Apr 14 18:53:20 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365980000534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365980000534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365980000534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980000534 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365980003605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365980003607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 18:53:23 2013 " "Processing started: Sun Apr 14 18:53:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365980003607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365980003607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365980003608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365980004119 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "snakeplus EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"snakeplus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1365980004235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365980004282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365980004282 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1365980004810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1365980005686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1365980005686 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1365980005686 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7292 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365980005704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7293 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365980005704 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7294 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1365980005704 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1365980005704 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1365980005738 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980006552 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980006552 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1365980006552 ""}
{ "Info" "ISTA_SDC_FOUND" "snakeplus.sdc " "Reading SDC File: 'snakeplus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1365980006897 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25 " "Node: snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365980006920 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1365980006984 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365980006985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365980006985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365980006985 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365980006985 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1365980006985 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 72 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365980007373 ""}  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { CLOCK_50 } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 7 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 173 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007373 ""}  } { { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 6897 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007373 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25  " "Automatically promoted node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~0 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~0" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 72 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4989 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 24 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 181 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365980007374 ""}  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 72 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "snake_system:nios\|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch\|data_out  " "Automatically promoted node snake_system:nios\|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|Scan_DAVi " "Destination node snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|Scan_DAVi" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 110 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|ps2:the_ps2|de2_ps2:the_de2_ps2|PS2_Ctrl:U1|Scan_DAVi } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 910 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|Fall_Clk " "Destination node snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|Fall_Clk" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 59 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|ps2:the_ps2|de2_ps2:the_de2_ps2|PS2_Ctrl:U1|Fall_Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 908 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|State " "Destination node snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|State" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 69 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|ps2:the_ps2|de2_ps2:the_de2_ps2|PS2_Ctrl:U1|State } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 911 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|PS2_Clk_f " "Destination node snake_system:nios\|ps2:the_ps2\|de2_ps2:the_de2_ps2\|PS2_Ctrl:U1\|PS2_Clk_f" {  } { { "de2_ps2.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_ps2.vhd" 66 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|ps2:the_ps2|de2_ps2:the_de2_ps2|PS2_Ctrl:U1|PS2_Clk_f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|cpu_0:the_cpu_0\|W_rf_wren " "Destination node snake_system:nios\|cpu_0:the_cpu_0\|W_rf_wren" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 4396 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0:the_cpu_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2661 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node snake_system:nios\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "cpu_0.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/cpu_0.vhd" 259 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4183 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~0 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~0" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 33 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|readdata~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4505 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata\[0\]~1 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata\[0\]~1" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 105 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|readdata[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4506 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~2 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~2" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 33 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|readdata~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4511 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~3 " "Destination node snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|readdata~3" {  } { { "de2_vga_controller.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/de2_vga_controller.vhd" 33 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|readdata~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 4516 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007374 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1365980007374 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365980007374 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 1940 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "snake_system:nios\|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch\|data_out" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|snake_system_reset_clk_0_domain_synch_module:snake_system_reset_clk_0_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 583 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007374 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007376 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7283 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007376 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365980007376 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7028 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007376 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1365980007377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7164 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1076 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7165 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007377 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 7284 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1365980007377 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1365980007377 ""}  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/altera12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1090 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 6921 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1365980007377 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1365980008247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1365980008259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1365980008260 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1365980008274 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[15\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[15\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[15\] SRAM_DQ\[15\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[15\] and I/O node SRAM_DQ\[15\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2803 8288 9036 0} { 0 { 0 ""} 0 124 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[15] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008302 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2803 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008302 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[14\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[14\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[14\] SRAM_DQ\[14\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[14\] and I/O node SRAM_DQ\[14\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2804 8288 9036 0} { 0 { 0 ""} 0 123 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[14] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008303 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2804 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008303 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[13\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[13\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[13\] SRAM_DQ\[13\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[13\] and I/O node SRAM_DQ\[13\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2805 8288 9036 0} { 0 { 0 ""} 0 122 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[13] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008304 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2805 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008304 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[12\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[12\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[12\] SRAM_DQ\[12\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[12\] and I/O node SRAM_DQ\[12\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2806 8288 9036 0} { 0 { 0 ""} 0 121 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[12] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008305 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2806 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008305 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[11\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[11\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[11\] SRAM_DQ\[11\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[11\] and I/O node SRAM_DQ\[11\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2807 8288 9036 0} { 0 { 0 ""} 0 120 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[11] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008306 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2807 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008306 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[10\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[10\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[10\] SRAM_DQ\[10\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[10\] and I/O node SRAM_DQ\[10\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2808 8288 9036 0} { 0 { 0 ""} 0 119 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[10] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008307 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2808 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008307 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[9\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[9\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[9\] SRAM_DQ\[9\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[9\] and I/O node SRAM_DQ\[9\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2809 8288 9036 0} { 0 { 0 ""} 0 118 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[9] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008308 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2809 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008308 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[8\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[8\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[8\] SRAM_DQ\[8\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[8\] and I/O node SRAM_DQ\[8\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2810 8288 9036 0} { 0 { 0 ""} 0 117 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[8] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008308 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2810 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008308 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[7\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[7\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[7\] SRAM_DQ\[7\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[7\] and I/O node SRAM_DQ\[7\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2811 8288 9036 0} { 0 { 0 ""} 0 116 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[7] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008309 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2811 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008309 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[6\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[6\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[6\] SRAM_DQ\[6\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[6\] and I/O node SRAM_DQ\[6\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2812 8288 9036 0} { 0 { 0 ""} 0 115 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[6] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008310 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2812 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008310 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[5\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[5\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[5\] SRAM_DQ\[5\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[5\] and I/O node SRAM_DQ\[5\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2813 8288 9036 0} { 0 { 0 ""} 0 114 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[5] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008311 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2813 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008311 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[4\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[4\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[4\] SRAM_DQ\[4\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[4\] and I/O node SRAM_DQ\[4\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2814 8288 9036 0} { 0 { 0 ""} 0 113 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[4] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008312 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2814 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008312 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[3\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[3\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[3\] SRAM_DQ\[3\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[3\] and I/O node SRAM_DQ\[3\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2815 8288 9036 0} { 0 { 0 ""} 0 112 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[3] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008313 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2815 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008313 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[2\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[2\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[2\] SRAM_DQ\[2\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[2\] and I/O node SRAM_DQ\[2\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2816 8288 9036 0} { 0 { 0 ""} 0 111 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[2] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008314 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2816 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008314 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[1\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[1\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[1\] SRAM_DQ\[1\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[1\] and I/O node SRAM_DQ\[1\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2817 8288 9036 0} { 0 { 0 ""} 0 110 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[1] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008315 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2817 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008315 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[0\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_AVAILABLE_REGISTERS_IN_IO_INFO" "snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[0\] SRAM_DQ\[0\] " "Can't pack node snake_system:nios\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|dbs_16_reg_segment_0\[0\] and I/O node SRAM_DQ\[0\] -- no registers available for I/O cell" {  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2818 8288 9036 0} { 0 { 0 ""} 0 109 8288 9036 0}  }  } } { "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/altera12.1/quartus/linux/pin_planner.ppl" { SRAM_DQ[0] } } } { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "snakeplus.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snakeplus.vhd" 9 0 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } }  } 0 176227 "Can't pack node %1!s! and I/O node %2!s! -- no registers available for I/O cell" 0 0 "" 0 -1 1365980008315 ""}  } { { "snake_system.vhd" "" { Text "/home/user4/spring13/nb2555/Snake_Plus/snake_system.vhd" 554 -1 0 } } { "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/altera12.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { snake_system:nios|cpu_0_data_master_arbitrator:the_cpu_0_data_master|dbs_16_reg_segment_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 0 { 0 ""} 0 2818 8288 9036 0}  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "" 0 -1 1365980008315 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1365980009705 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1 1365980009705 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1 1365980009705 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1365980009705 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1365980009717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1365980009717 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1365980009728 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1365980009733 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "49 I/O " "Packed 49 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1365980009745 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "3 " "Created 3 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1365980009745 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1365980009745 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010055 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/altera12.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1 1365980010056 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1 1365980010055 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365980010088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1365980012615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365980014020 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1365980014051 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1365980016153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365980016153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1365980017850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "/home/user4/spring13/nb2555/Snake_Plus/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1365980022490 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1365980022490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365980023593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1365980023598 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1365980023598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1365980023598 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365980023751 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "92 " "Found 92 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1365980023903 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1365980023903 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1365980024827 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1365980025337 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1365980026425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1365980027289 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1365980027351 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1 1365980027494 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1365980027497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 368 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 368 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365980029465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 18:53:49 2013 " "Processing ended: Sun Apr 14 18:53:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365980029465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365980029465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365980029465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980029465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365980032827 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365980032830 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 18:53:52 2013 " "Processing started: Sun Apr 14 18:53:52 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365980032830 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365980032830 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365980032831 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1365980035547 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1365980035634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "331 " "Peak virtual memory: 331 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365980036877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 18:53:56 2013 " "Processing ended: Sun Apr 14 18:53:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365980036877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365980036877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365980036877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980036877 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1365980037609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365980039791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365980039793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 18:53:59 2013 " "Processing started: Sun Apr 14 18:53:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365980039793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365980039793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta snakeplus -c snakeplus " "Command: quartus_sta snakeplus -c snakeplus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365980039794 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1365980039870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1365980040254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365980040303 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1365980040303 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1365980040763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1365980040763 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1365980040763 ""}
{ "Info" "ISTA_SDC_FOUND" "snakeplus.sdc " "Reading SDC File: 'snakeplus.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1365980040820 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~_Duplicate_1 " "Node: snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365980040837 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25~_Duplicate_1"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1365980040868 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1365980040901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.017 " "Worst-case setup slack is 9.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.017         0.000 CLOCK_50  " "    9.017         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980040965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040986 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 CLOCK_50  " "    0.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040986 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980040986 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.990 " "Worst-case recovery slack is 15.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.990         0.000 CLOCK_50  " "   15.990         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980040997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980040997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.666 " "Worst-case removal slack is 2.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.666         0.000 CLOCK_50  " "    2.666         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.500 " "Worst-case minimum pulse width slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50  " "    7.500         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041008 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1365980041275 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1365980041278 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~_Duplicate_1 " "Node: snake_system:nios\|vga:the_vga\|snake_plus_vga:vga_inst\|clk25~_Duplicate_1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1365980041427 "|snakeplus|snake_system:nios|vga:the_vga|snake_plus_vga:vga_inst|clk25~_Duplicate_1"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.068 " "Worst-case setup slack is 15.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.068         0.000 CLOCK_50  " "   15.068         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLOCK_50  " "    0.215         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.644 " "Worst-case recovery slack is 17.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.644         0.000 CLOCK_50  " "   17.644         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.340 " "Worst-case removal slack is 1.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.340         0.000 CLOCK_50  " "    1.340         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 7.500 " "Worst-case minimum pulse width slack is 7.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.500         0.000 CLOCK_50  " "    7.500         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1365980041520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1365980041520 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1365980041784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1365980041845 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1365980041847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365980042133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 18:54:02 2013 " "Processing ended: Sun Apr 14 18:54:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365980042133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365980042133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365980042133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980042133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365980045759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365980045762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 18:54:05 2013 " "Processing started: Sun Apr 14 18:54:05 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365980045762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365980045762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off snakeplus -c snakeplus" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365980045762 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "snakeplus.vho\", \"snakeplus_fast.vho snakeplus_vhd.sdo snakeplus_vhd_fast.sdo /home/user4/spring13/nb2555/Snake_Plus/simulation/modelsim/ simulation " "Generated files \"snakeplus.vho\", \"snakeplus_fast.vho\", \"snakeplus_vhd.sdo\" and \"snakeplus_vhd_fast.sdo\" in directory \"/home/user4/spring13/nb2555/Snake_Plus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1365980048956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365980049370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 18:54:09 2013 " "Processing ended: Sun Apr 14 18:54:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365980049370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365980049370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365980049370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980049370 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 520 s " "Quartus II Full Compilation was successful. 0 errors, 520 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365980050154 ""}
