export PRJ_NAME="report"
export PRJ_HOME=`pwd`/..

export ASIC_SIM_LIB="/home/software/asic_lib/TSMCHOME/digital/Front_End/verilog"
export ASIC_SYN_LIB="/home/software/asic_lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM"
export ASIC_SYN_CCS_LIB="/home/software/asic_lib/TSMCHOME/digital/Front_End/timing_power_noise/CCS"
export ASIC_SYN_PAD_LIB="/home/software/asic_lib/tphn28hpcpgv18_170c/TSMCHOME/digital/Front_End/timing_power_noise/NLDM"
export ASIC_SYN_MPHY_LIB="/home/software/asic_lib/mphy/synopsys"


export MEM_SYN_LIB="/home/software/asic_lib/MEM"

