[N
4
4
1 N
2
10 param_clah
1
51 D:/RTL_FPGA/VERILOG/aula19_clah/sim_clah_param/work
3
9 behaviour
]
[G
1
2
3
1
4
1
0
8
0
0 0
0
0
]
