{
  "module_name": "pinctrl-equilibrium.h",
  "hash_id": "4949f6e916c4042a60178f25c819364c24509f3e200980d26e5c71f68a1d7ab4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-equilibrium.h",
  "human_readable_source": " \n \n\n#ifndef __PINCTRL_EQUILIBRIUM_H\n#define __PINCTRL_EQUILIBRIUM_H\n\n \n#define REG_PMX_BASE\t0x0\t \n#define REG_PUEN\t0x80\t \n#define REG_PDEN\t0x84\t \n#define REG_SRC\t\t0x88\t \n#define REG_DCC0\t0x8C\t \n#define REG_DCC1\t0x90\t \n#define REG_OD\t\t0x94\t \n#define REG_AVAIL\t0x98\t \n#define DRV_CUR_PINS\t16\t \n#define REG_DRCC(x)\t(REG_DCC0 + (x) * 4)  \n\n \n#define GPIO_OUT\t0x0\t \n#define GPIO_IN\t\t0x4\t \n#define GPIO_DIR\t0x8\t \n#define GPIO_EXINTCR0\t0x18\t \n#define GPIO_EXINTCR1\t0x1C\t \n#define GPIO_IRNCR\t0x20\t \n#define GPIO_IRNICR\t0x24\t \n#define GPIO_IRNEN\t0x28\t \n#define GPIO_IRNCFG\t0x2C\t \n#define GPIO_IRNRNSET\t0x30\t \n#define GPIO_IRNENCLR\t0x34\t \n#define GPIO_OUTSET\t0x40\t \n#define GPIO_OUTCLR\t0x44\t \n#define GPIO_DIRSET\t0x48\t \n#define GPIO_DIRCLR\t0x4C\t \n\n \n#define PARSE_DRV_CURRENT(val, pin) (((val) >> ((pin) * 2)) & 0x3)\n\n#define GPIO_EDGE_TRIG\t\t0\n#define GPIO_LEVEL_TRIG\t\t1\n#define GPIO_SINGLE_EDGE\t0\n#define GPIO_BOTH_EDGE\t\t1\n#define GPIO_POSITIVE_TRIG\t0\n#define GPIO_NEGATIVE_TRIG\t1\n\n#define EQBR_GPIO_MODE\t\t0\n\ntypedef enum {\n\tOP_COUNT_NR_FUNCS,\n\tOP_ADD_FUNCS,\n\tOP_COUNT_NR_FUNC_GRPS,\n\tOP_ADD_FUNC_GRPS,\n\tOP_NONE,\n} funcs_util_ops;\n\n \nstruct gpio_irq_type {\n\tunsigned int trig_type;\n\tunsigned int edge_type;\n\tunsigned int logic_type;\n};\n\n \nstruct eqbr_pmx_func {\n\tconst char\t\t*name;\n\tconst char\t\t**groups;\n\tunsigned int\t\tnr_groups;\n};\n\n \nstruct eqbr_pin_bank {\n\tvoid __iomem\t\t*membase;\n\tunsigned int\t\tid;\n\tunsigned int\t\tpin_base;\n\tunsigned int\t\tnr_pins;\n\tu32\t\t\taval_pinmap;\n};\n\nstruct fwnode_handle;\n\n \nstruct eqbr_gpio_ctrl {\n\tstruct gpio_chip\tchip;\n\tstruct fwnode_handle\t*fwnode;\n\tstruct eqbr_pin_bank\t*bank;\n\tvoid __iomem\t\t*membase;\n\tconst char\t\t*name;\n\tunsigned int\t\tvirq;\n\traw_spinlock_t\t\tlock;  \n};\n\n \nstruct eqbr_pinctrl_drv_data {\n\tstruct device\t\t\t*dev;\n\tstruct pinctrl_desc\t\tpctl_desc;\n\tstruct pinctrl_dev\t\t*pctl_dev;\n\tvoid __iomem\t\t\t*membase;\n\tstruct eqbr_pin_bank\t\t*pin_banks;\n\tunsigned int\t\t\tnr_banks;\n\tstruct eqbr_gpio_ctrl\t\t*gpio_ctrls;\n\tunsigned int\t\t\tnr_gpio_ctrls;\n\traw_spinlock_t\t\t\tlock;  \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}