

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_boundary_wrapper_1_x0'
================================================================
* Date:           Sun Sep 18 03:44:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.947 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    24273|    24273|  80.902 us|  80.902 us|  24273|  24273|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_1         |    24272|    24272|      6068|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_2        |     6066|     6066|      1011|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_3      |      912|      912|       114|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_4    |      112|      112|         7|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_5  |        4|        4|         1|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_7      |       96|       96|         6|          -|          -|    16|        no|
        |   +++ D_drain_IO_L1_out_boundary_wrapper_1_x0_loop_8    |        4|        4|         2|          -|          -|     2|        no|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      152|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      326|     -|
|Register             |        -|      -|      486|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      614|      607|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln11375_fu_592_p2      |         +|   0|  0|  12|           5|           5|
    |add_ln691_1011_fu_421_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_1012_fu_433_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln691_1013_fu_564_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1014_fu_582_p2   |         +|   0|  0|   9|           2|           1|
    |add_ln691_1015_fu_457_p2   |         +|   0|  0|  12|           5|           1|
    |add_ln691_1016_fu_493_p2   |         +|   0|  0|  10|           3|           1|
    |add_ln691_fu_409_p2        |         +|   0|  0|  10|           3|           1|
    |icmp_ln878_fu_499_p2       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_1047_fu_427_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_1048_fu_439_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_1049_fu_576_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1050_fu_487_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_1051_fu_602_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_415_p2       |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 152|          56|          44|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  59|         11|    1|         11|
    |ap_done                                         |   9|          2|    1|          2|
    |ap_phi_mux_data_split_V_0_5_phi_fu_309_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_1_5_phi_fu_291_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_2_5_phi_fu_273_p8       |  14|          3|   32|         96|
    |ap_phi_mux_data_split_V_3_5_phi_fu_255_p8       |  14|          3|   32|         96|
    |ap_phi_mux_v1_V_phi_fu_326_p8                   |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1097_phi_fu_358_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_1098_phi_fu_342_p8              |  14|          3|   32|         96|
    |ap_phi_mux_v2_V_phi_fu_374_p8                   |  14|          3|   32|         96|
    |c0_V_reg_151                                    |   9|          2|    3|          6|
    |c1_V_reg_162                                    |   9|          2|    3|          6|
    |c5_V_reg_387                                    |   9|          2|    5|         10|
    |c6_V_reg_398                                    |   9|          2|    2|          4|
    |c7_V_reg_173                                    |   9|          2|    4|          8|
    |c8_V_reg_184                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_222                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_213                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_204                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_195                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_3_1_x0148_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_231                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_242                                |   9|          2|  128|        256|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 326|         69|  546|       1367|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_1011_reg_640    |    3|   0|    3|          0|
    |add_ln691_1012_reg_648    |    4|   0|    4|          0|
    |add_ln691_1013_reg_719    |    5|   0|    5|          0|
    |add_ln691_1014_reg_732    |    2|   0|    2|          0|
    |add_ln691_1015_reg_665    |    5|   0|    5|          0|
    |add_ln691_reg_632         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   10|   0|   10|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_151              |    3|   0|    3|          0|
    |c1_V_reg_162              |    3|   0|    3|          0|
    |c5_V_reg_387              |    5|   0|    5|          0|
    |c6_V_reg_398              |    2|   0|    2|          0|
    |c7_V_reg_173              |    4|   0|    4|          0|
    |c8_V_reg_184              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_222  |   32|   0|   32|          0|
    |data_split_V_0_reg_690    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_213  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_204  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_195  |   32|   0|   32|          0|
    |empty_reg_661             |    2|   0|    2|          0|
    |local_D_V_addr_reg_682    |    5|   0|    5|          0|
    |n_V_reg_231               |    3|   0|    3|          0|
    |p_Repl2_1391_fu_102       |   32|   0|   32|          0|
    |p_Repl2_1392_fu_106       |   32|   0|   32|          0|
    |p_Repl2_1393_fu_110       |   32|   0|   32|          0|
    |p_Repl2_s_fu_98           |   32|   0|   32|          0|
    |p_Val2_s_reg_242          |  128|   0|  128|          0|
    |shl_ln890_reg_724         |    4|   0|    5|          1|
    |tmp_reg_656               |    1|   0|    1|          0|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  486|   0|  487|          1|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|   D_drain_IO_L1_out_boundary_wrapper_1_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_din     |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_full_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_write   |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_1_3_x0180|       pointer|
|fifo_D_drain_PE_3_1_x0148_dout                   |   in|   32|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_empty_n                |   in|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
|fifo_D_drain_PE_3_1_x0148_read                   |  out|    1|     ap_fifo|                 fifo_D_drain_PE_3_1_x0148|       pointer|
+-------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 8 
5 --> 6 4 
6 --> 7 
7 --> 7 5 
8 --> 9 3 
9 --> 10 8 
10 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 11 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Repl2_1391 = alloca i32 1"   --->   Operation 12 'alloca' 'p_Repl2_1391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Repl2_1392 = alloca i32 1"   --->   Operation 13 'alloca' 'p_Repl2_1392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Repl2_1393 = alloca i32 1"   --->   Operation 14 'alloca' 'p_Repl2_1393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_3_1_x0148, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_3_1_x0148, void @empty_708, i32 0, i32 0, void @empty_1340, i32 0, i32 0, void @empty_1340, void @empty_1340, void @empty_1340, i32 0, i32 0, i32 0, i32 0, void @empty_1340, void @empty_1340"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:11327]   --->   Operation 19 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%br_ln11330 = br void" [./dut.cpp:11330]   --->   Operation 20 'br' 'br_ln11330' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 21 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 22 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 23 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln11330 = br i1 %icmp_ln890, void %.split17, void" [./dut.cpp:11330]   --->   Operation 25 'br' 'br_ln11330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln11330 = specloopname void @_ssdm_op_SpecLoopName, void @empty_891" [./dut.cpp:11330]   --->   Operation 26 'specloopname' 'specloopname_ln11330' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln11331 = br void" [./dut.cpp:11331]   --->   Operation 27 'br' 'br_ln11331' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln11383 = ret" [./dut.cpp:11383]   --->   Operation 28 'ret' 'ret_ln11383' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.57>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split17, i3 %add_ln691_1011, void %.loopexit376"   --->   Operation 29 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln691_1011 = add i3 %c1_V, i3 1"   --->   Operation 30 'add' 'add_ln691_1011' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.49ns)   --->   "%icmp_ln890_1047 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 31 'icmp' 'icmp_ln890_1047' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln11331 = br i1 %icmp_ln890_1047, void %.split15, void" [./dut.cpp:11331]   --->   Operation 33 'br' 'br_ln11331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_987"   --->   Operation 34 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_1047)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln11339 = br void" [./dut.cpp:11339]   --->   Operation 35 'br' 'br_ln11339' <Predicate = (!icmp_ln890_1047)> <Delay = 0.38>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (icmp_ln890_1047)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%c7_V = phi i4 0, void %.split15, i4 %add_ln691_1012, void"   --->   Operation 37 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln691_1012 = add i4 %c7_V, i4 1"   --->   Operation 38 'add' 'add_ln691_1012' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln890_1048 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 39 'icmp' 'icmp_ln890_1048' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln11339 = br i1 %icmp_ln890_1048, void %.split9, void %.preheader.preheader" [./dut.cpp:11339]   --->   Operation 41 'br' 'br_ln11339' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln11339 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1066" [./dut.cpp:11339]   --->   Operation 42 'specloopname' 'specloopname_ln11339' <Predicate = (!icmp_ln890_1048)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 43 'bitselect' 'tmp' <Predicate = (!icmp_ln890_1048)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 44 'trunc' 'empty' <Predicate = (!icmp_ln890_1048)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln11341 = br void" [./dut.cpp:11341]   --->   Operation 45 'br' 'br_ln11341' <Predicate = (!icmp_ln890_1048)> <Delay = 0.38>
ST_4 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 46 'br' 'br_ln890' <Predicate = (icmp_ln890_1048)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split9, i5 %add_ln691_1015, void %branch4"   --->   Operation 47 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.70ns)   --->   "%add_ln691_1015 = add i5 %c8_V, i5 1"   --->   Operation 48 'add' 'add_ln691_1015' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i32 %p_Repl2_s"   --->   Operation 49 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_Repl2_1391_load = load i32 %p_Repl2_1391"   --->   Operation 50 'load' 'p_Repl2_1391_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_Repl2_1392_load = load i32 %p_Repl2_1392"   --->   Operation 51 'load' 'p_Repl2_1392_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_Repl2_1393_load = load i32 %p_Repl2_1393"   --->   Operation 52 'load' 'p_Repl2_1393_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:11349]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln11349 = zext i6 %tmp_s" [./dut.cpp:11349]   --->   Operation 54 'zext' 'zext_ln11349' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11349" [./dut.cpp:11349]   --->   Operation 55 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.63ns)   --->   "%icmp_ln890_1050 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 56 'icmp' 'icmp_ln890_1050' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln11341 = br i1 %icmp_ln890_1050, void %.split7, void" [./dut.cpp:11341]   --->   Operation 58 'br' 'br_ln11341' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11349]   --->   Operation 59 'load' 'out_data_V' <Predicate = (!icmp_ln890_1050)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln890_1050)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln11341 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1217" [./dut.cpp:11341]   --->   Operation 61 'specloopname' 'specloopname_ln11341' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (1.21ns)   --->   "%data_split_V_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_3_1_x0148" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'read' 'data_split_V_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 63 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:11349]   --->   Operation 63 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 64 [1/1] (0.38ns)   --->   "%br_ln11350 = br void" [./dut.cpp:11350]   --->   Operation 64 'br' 'br_ln11350' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 1.38>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%data_split_V_3_4 = phi i32 %p_Repl2_1393_load, void %.split7, i32 %data_split_V_3_5, void %.split4"   --->   Operation 65 'phi' 'data_split_V_3_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%data_split_V_2_4 = phi i32 %p_Repl2_1392_load, void %.split7, i32 %data_split_V_2_5, void %.split4"   --->   Operation 66 'phi' 'data_split_V_2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%data_split_V_1_4 = phi i32 %p_Repl2_1391_load, void %.split7, i32 %data_split_V_1_5, void %.split4"   --->   Operation 67 'phi' 'data_split_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%data_split_V_0_4 = phi i32 %p_Repl2_load, void %.split7, i32 %data_split_V_0_5, void %.split4"   --->   Operation 68 'phi' 'data_split_V_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%n_V = phi i3 0, void %.split7, i3 %add_ln691_1016, void %.split4"   --->   Operation 69 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %out_data_V, void %.split7, i128 %zext_ln1497, void %.split4"   --->   Operation 70 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.57ns)   --->   "%add_ln691_1016 = add i3 %n_V, i3 1"   --->   Operation 71 'add' 'add_ln691_1016' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 72 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln11350 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:11350]   --->   Operation 74 'br' 'br_ln11350' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2039"   --->   Operation 75 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_0_62 = trunc i128 %p_Val2_s"   --->   Operation 76 'trunc' 'data_split_V_0_62' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln11351 = trunc i3 %n_V" [./dut.cpp:11351]   --->   Operation 77 'trunc' 'trunc_ln11351' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.65ns)   --->   "%switch_ln11351 = switch i2 %trunc_ln11351, void %branch3, i2 0, void %.split4, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:11351]   --->   Operation 78 'switch' 'switch_ln11351' <Predicate = (!icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 79 [1/1] (0.38ns)   --->   "%br_ln11351 = br void %.split4" [./dut.cpp:11351]   --->   Operation 79 'br' 'br_ln11351' <Predicate = (!icmp_ln878 & trunc_ln11351 == 2)> <Delay = 0.38>
ST_7 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln11351 = br void %.split4" [./dut.cpp:11351]   --->   Operation 80 'br' 'br_ln11351' <Predicate = (!icmp_ln878 & trunc_ln11351 == 1)> <Delay = 0.38>
ST_7 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln11351 = br void %.split4" [./dut.cpp:11351]   --->   Operation 81 'br' 'br_ln11351' <Predicate = (!icmp_ln878 & trunc_ln11351 == 3)> <Delay = 0.38>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%data_split_V_3_5 = phi i32 %data_split_V_0_62, void %branch3, i32 %data_split_V_3_4, void %branch2, i32 %data_split_V_3_4, void %branch1, i32 %data_split_V_3_4, void %.split"   --->   Operation 82 'phi' 'data_split_V_3_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_split_V_2_5 = phi i32 %data_split_V_2_4, void %branch3, i32 %data_split_V_0_62, void %branch2, i32 %data_split_V_2_4, void %branch1, i32 %data_split_V_2_4, void %.split"   --->   Operation 83 'phi' 'data_split_V_2_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%data_split_V_1_5 = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_0_62, void %branch1, i32 %data_split_V_1_4, void %.split"   --->   Operation 84 'phi' 'data_split_V_1_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%data_split_V_0_5 = phi i32 %data_split_V_0_4, void %branch3, i32 %data_split_V_0_4, void %branch2, i32 %data_split_V_0_4, void %branch1, i32 %data_split_V_0_62, void %.split"   --->   Operation 85 'phi' 'data_split_V_0_5' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 86 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 87 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.65ns)   --->   "%switch_ln11359 = switch i2 %empty, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./dut.cpp:11359]   --->   Operation 89 'switch' 'switch_ln11359' <Predicate = (icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln11359 = br void %branch4" [./dut.cpp:11359]   --->   Operation 90 'br' 'br_ln11359' <Predicate = (icmp_ln878 & empty == 2)> <Delay = 0.38>
ST_7 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln11359 = br void %branch4" [./dut.cpp:11359]   --->   Operation 91 'br' 'br_ln11359' <Predicate = (icmp_ln878 & empty == 1)> <Delay = 0.38>
ST_7 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln11359 = br void %branch4" [./dut.cpp:11359]   --->   Operation 92 'br' 'br_ln11359' <Predicate = (icmp_ln878 & empty == 3)> <Delay = 0.38>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0, void %branch7, i32 %data_split_V_3_4, void %branch6, i32 %data_split_V_3_4, void %branch5, i32 %data_split_V_3_4, void"   --->   Operation 93 'phi' 'v1_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%v2_V_1098 = phi i32 %data_split_V_2_4, void %branch7, i32 %data_split_V_0, void %branch6, i32 %data_split_V_2_4, void %branch5, i32 %data_split_V_2_4, void"   --->   Operation 94 'phi' 'v2_V_1098' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%v2_V_1097 = phi i32 %data_split_V_1_4, void %branch7, i32 %data_split_V_1_4, void %branch6, i32 %data_split_V_0, void %branch5, i32 %data_split_V_1_4, void"   --->   Operation 95 'phi' 'v2_V_1097' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0_4, void %branch7, i32 %data_split_V_0_4, void %branch6, i32 %data_split_V_0_4, void %branch5, i32 %data_split_V_0, void"   --->   Operation 96 'phi' 'v2_V' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1098, i32 %v2_V_1097, i32 %v2_V"   --->   Operation 97 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.73ns)   --->   "%store_ln11361 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:11361]   --->   Operation 98 'store' 'store_ln11361' <Predicate = (icmp_ln878)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %v1_V, i32 %p_Repl2_1393" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'store' 'store_ln145' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1098, i32 %p_Repl2_1392"   --->   Operation 100 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1097, i32 %p_Repl2_1391"   --->   Operation 101 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V, i32 %p_Repl2_s"   --->   Operation 102 'store' 'store_ln674' <Predicate = (icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln878)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 0.70>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1013, void, i5 0, void %.preheader.preheader"   --->   Operation 104 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln691_1013 = add i5 %c5_V, i5 1"   --->   Operation 105 'add' 'add_ln691_1013' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 106 'shl' 'shl_ln890' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.63ns)   --->   "%icmp_ln890_1049 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 107 'icmp' 'icmp_ln890_1049' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 108 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln11368 = br i1 %icmp_ln890_1049, void %.split13, void %.loopexit376" [./dut.cpp:11368]   --->   Operation 109 'br' 'br_ln11368' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln11368 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1273" [./dut.cpp:11368]   --->   Operation 110 'specloopname' 'specloopname_ln11368' <Predicate = (!icmp_ln890_1049)> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.38ns)   --->   "%br_ln11370 = br void" [./dut.cpp:11370]   --->   Operation 111 'br' 'br_ln11370' <Predicate = (!icmp_ln890_1049)> <Delay = 0.38>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 112 'br' 'br_ln0' <Predicate = (icmp_ln890_1049)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.43>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1014, void %.split11, i2 0, void %.split13"   --->   Operation 113 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.43ns)   --->   "%add_ln691_1014 = add i2 %c6_V, i2 1"   --->   Operation 114 'add' 'add_ln691_1014' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln11375 = zext i2 %c6_V" [./dut.cpp:11375]   --->   Operation 115 'zext' 'zext_ln11375' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.70ns)   --->   "%add_ln11375 = add i5 %shl_ln890, i5 %zext_ln11375" [./dut.cpp:11375]   --->   Operation 116 'add' 'add_ln11375' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln11375_1 = zext i5 %add_ln11375" [./dut.cpp:11375]   --->   Operation 117 'zext' 'zext_ln11375_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%local_D_V_addr_62 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln11375_1" [./dut.cpp:11375]   --->   Operation 118 'getelementptr' 'local_D_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.34ns)   --->   "%icmp_ln890_1051 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 119 'icmp' 'icmp_ln890_1051' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 120 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln11370 = br i1 %icmp_ln890_1051, void %.split11, void" [./dut.cpp:11370]   --->   Operation 121 'br' 'br_ln11370' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_62" [./dut.cpp:11375]   --->   Operation 122 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_1051)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_1051)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.94>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln11370 = specloopname void @_ssdm_op_SpecLoopName, void @empty_872" [./dut.cpp:11370]   --->   Operation 124 'specloopname' 'specloopname_ln11370' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_62" [./dut.cpp:11375]   --->   Operation 125 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_10 : Operation 126 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_1_3_x0180, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_1_3_x0180]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_3_1_x0148]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 00111111111]
p_Repl2_1391          (alloca           ) [ 00111111111]
p_Repl2_1392          (alloca           ) [ 00111111111]
p_Repl2_1393          (alloca           ) [ 00111111111]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
local_D_V             (alloca           ) [ 00111111111]
br_ln11330            (br               ) [ 01111111111]
c0_V                  (phi              ) [ 00100000000]
add_ln691             (add              ) [ 01111111111]
icmp_ln890            (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11330            (br               ) [ 00000000000]
specloopname_ln11330  (specloopname     ) [ 00000000000]
br_ln11331            (br               ) [ 00111111111]
ret_ln11383           (ret              ) [ 00000000000]
c1_V                  (phi              ) [ 00010000000]
add_ln691_1011        (add              ) [ 00111111111]
icmp_ln890_1047       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11331            (br               ) [ 00000000000]
specloopname_ln1461   (specloopname     ) [ 00000000000]
br_ln11339            (br               ) [ 00111111111]
br_ln0                (br               ) [ 01111111111]
c7_V                  (phi              ) [ 00001000000]
add_ln691_1012        (add              ) [ 00111111111]
icmp_ln890_1048       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11339            (br               ) [ 00000000000]
specloopname_ln11339  (specloopname     ) [ 00000000000]
tmp                   (bitselect        ) [ 00000111000]
empty                 (trunc            ) [ 00000111000]
br_ln11341            (br               ) [ 00111111111]
br_ln890              (br               ) [ 00111111111]
c8_V                  (phi              ) [ 00000100000]
add_ln691_1015        (add              ) [ 00111111111]
p_Repl2_load          (load             ) [ 00000011000]
p_Repl2_1391_load     (load             ) [ 00000011000]
p_Repl2_1392_load     (load             ) [ 00000011000]
p_Repl2_1393_load     (load             ) [ 00000011000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
zext_ln11349          (zext             ) [ 00000000000]
local_D_V_addr        (getelementptr    ) [ 00000011000]
icmp_ln890_1050       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11341            (br               ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
specloopname_ln11341  (specloopname     ) [ 00000000000]
data_split_V_0        (read             ) [ 00000001000]
out_data_V            (load             ) [ 00111111111]
br_ln11350            (br               ) [ 00111111111]
data_split_V_3_4      (phi              ) [ 00000001000]
data_split_V_2_4      (phi              ) [ 00000001000]
data_split_V_1_4      (phi              ) [ 00000001000]
data_split_V_0_4      (phi              ) [ 00000001000]
n_V                   (phi              ) [ 00000001000]
p_Val2_s              (phi              ) [ 00000001000]
add_ln691_1016        (add              ) [ 00111111111]
icmp_ln878            (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11350            (br               ) [ 00000000000]
specloopname_ln674    (specloopname     ) [ 00000000000]
data_split_V_0_62     (trunc            ) [ 00000000000]
trunc_ln11351         (trunc            ) [ 00111111111]
switch_ln11351        (switch           ) [ 00000000000]
br_ln11351            (br               ) [ 00000000000]
br_ln11351            (br               ) [ 00000000000]
br_ln11351            (br               ) [ 00000000000]
data_split_V_3_5      (phi              ) [ 00111111111]
data_split_V_2_5      (phi              ) [ 00111111111]
data_split_V_1_5      (phi              ) [ 00111111111]
data_split_V_0_5      (phi              ) [ 00111111111]
r                     (partselect       ) [ 00000000000]
zext_ln1497           (zext             ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
switch_ln11359        (switch           ) [ 00000000000]
br_ln11359            (br               ) [ 00000000000]
br_ln11359            (br               ) [ 00000000000]
br_ln11359            (br               ) [ 00000000000]
v1_V                  (phi              ) [ 00000001000]
v2_V_1098             (phi              ) [ 00000001000]
v2_V_1097             (phi              ) [ 00000001000]
v2_V                  (phi              ) [ 00000001000]
p_Result_s            (bitconcatenate   ) [ 00000000000]
store_ln11361         (store            ) [ 00000000000]
store_ln145           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
store_ln674           (store            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
c5_V                  (phi              ) [ 00000000100]
add_ln691_1013        (add              ) [ 00111111111]
shl_ln890             (shl              ) [ 00000000011]
icmp_ln890_1049       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11368            (br               ) [ 00000000000]
specloopname_ln11368  (specloopname     ) [ 00000000000]
br_ln11370            (br               ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
c6_V                  (phi              ) [ 00000000010]
add_ln691_1014        (add              ) [ 00111111111]
zext_ln11375          (zext             ) [ 00000000000]
add_ln11375           (add              ) [ 00000000000]
zext_ln11375_1        (zext             ) [ 00000000000]
local_D_V_addr_62     (getelementptr    ) [ 00000000001]
icmp_ln890_1051       (icmp             ) [ 00111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
br_ln11370            (br               ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
specloopname_ln11370  (specloopname     ) [ 00000000000]
local_D_V_load        (load             ) [ 00000000000]
write_ln174           (write            ) [ 00000000000]
br_ln0                (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_1_3_x0180"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_PE_3_1_x0148">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_3_1_x0148"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_708"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1340"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_891"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_987"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1066"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1217"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2039"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1273"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_872"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="p_Repl2_s_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_Repl2_1391_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1391/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_Repl2_1392_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1392/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_Repl2_1393_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1393/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_D_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="data_split_V_0_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln174_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="0" index="2" bw="128" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="local_D_V_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="128" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln11361/7 local_D_V_load/9 "/>
</bind>
</comp>

<comp id="143" class="1004" name="local_D_V_addr_62_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_62/9 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c0_V_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="1"/>
<pin id="153" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c0_V_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="c1_V_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="1"/>
<pin id="164" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="c1_V_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="3" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="c7_V_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="c7_V_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="c8_V_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="c8_V_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="5" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="data_split_V_3_4_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="data_split_V_3_4_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="32" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_4/7 "/>
</bind>
</comp>

<comp id="204" class="1005" name="data_split_V_2_4_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="data_split_V_2_4_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_4/7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="data_split_V_1_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="data_split_V_1_4_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_4/7 "/>
</bind>
</comp>

<comp id="222" class="1005" name="data_split_V_0_4_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="data_split_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="data_split_V_0_4_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_4/7 "/>
</bind>
</comp>

<comp id="231" class="1005" name="n_V_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="1"/>
<pin id="233" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="n_V_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="3" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="242" class="1005" name="p_Val2_s_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="244" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_s_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="128" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="96" slack="0"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="251" class="1005" name="data_split_V_3_5_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_3_5 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="data_split_V_3_5_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="4" bw="32" slack="0"/>
<pin id="261" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="32" slack="0"/>
<pin id="263" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_5/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="data_split_V_2_5_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_2_5 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="data_split_V_2_5_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="32" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="4" bw="32" slack="0"/>
<pin id="279" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="6" bw="32" slack="0"/>
<pin id="281" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_5/7 "/>
</bind>
</comp>

<comp id="287" class="1005" name="data_split_V_1_5_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_1_5 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="data_split_V_1_5_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="0"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="32" slack="0"/>
<pin id="297" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="6" bw="32" slack="0"/>
<pin id="299" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_5/7 "/>
</bind>
</comp>

<comp id="305" class="1005" name="data_split_V_0_5_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="data_split_V_0_5 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="data_split_V_0_5_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="32" slack="0"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_5/7 "/>
</bind>
</comp>

<comp id="323" class="1005" name="v1_V_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="325" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="326" class="1004" name="v1_V_phi_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="1"/>
<pin id="328" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="6" bw="32" slack="0"/>
<pin id="334" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/7 "/>
</bind>
</comp>

<comp id="339" class="1005" name="v2_V_1098_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="341" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1098 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="v2_V_1098_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="32" slack="1"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="4" bw="32" slack="0"/>
<pin id="348" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="32" slack="0"/>
<pin id="350" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1098/7 "/>
</bind>
</comp>

<comp id="355" class="1005" name="v2_V_1097_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="357" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1097 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="v2_V_1097_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="32" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="0" index="4" bw="32" slack="1"/>
<pin id="364" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="6" bw="32" slack="0"/>
<pin id="366" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1097/7 "/>
</bind>
</comp>

<comp id="371" class="1005" name="v2_V_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="v2_V_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="32" slack="1"/>
<pin id="382" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/7 "/>
</bind>
</comp>

<comp id="387" class="1005" name="c5_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="1"/>
<pin id="389" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="c5_V_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="5" slack="0"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="1" slack="1"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/8 "/>
</bind>
</comp>

<comp id="398" class="1005" name="c6_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="1"/>
<pin id="400" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="c6_V_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln691_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln890_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="add_ln691_1011_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1011/3 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln890_1047_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="3" slack="0"/>
<pin id="429" dir="0" index="1" bw="3" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1047/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln691_1012_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1012/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln890_1048_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1048/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="0"/>
<pin id="449" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="empty_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="4" slack="0"/>
<pin id="455" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="add_ln691_1015_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1015/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="p_Repl2_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="4"/>
<pin id="465" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Repl2_1391_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="4"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1391_load/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_Repl2_1392_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="4"/>
<pin id="471" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1392_load/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_Repl2_1393_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="4"/>
<pin id="474" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1393_load/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_s_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="6" slack="0"/>
<pin id="477" dir="0" index="1" bw="5" slack="0"/>
<pin id="478" dir="0" index="2" bw="1" slack="1"/>
<pin id="479" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="zext_ln11349_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11349/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln890_1050_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="5" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1050/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="add_ln691_1016_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1016/7 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln878_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="3" slack="0"/>
<pin id="501" dir="0" index="1" bw="3" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="data_split_V_0_62_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="128" slack="0"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0_62/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="trunc_ln11351_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11351/7 "/>
</bind>
</comp>

<comp id="517" class="1004" name="r_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="96" slack="0"/>
<pin id="519" dir="0" index="1" bw="128" slack="0"/>
<pin id="520" dir="0" index="2" bw="7" slack="0"/>
<pin id="521" dir="0" index="3" bw="8" slack="0"/>
<pin id="522" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln1497_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="96" slack="0"/>
<pin id="529" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="p_Result_s_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="128" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="0" index="3" bw="32" slack="0"/>
<pin id="536" dir="0" index="4" bw="32" slack="0"/>
<pin id="537" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln145_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="6"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/7 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln674_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="6"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln674_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="32" slack="6"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln674_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="6"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/7 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln691_1013_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1013/8 "/>
</bind>
</comp>

<comp id="570" class="1004" name="shl_ln890_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln890_1049_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="5" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1049/8 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln691_1014_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="2" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1014/9 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln11375_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="2" slack="0"/>
<pin id="590" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11375/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="add_ln11375_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="5" slack="1"/>
<pin id="594" dir="0" index="1" bw="2" slack="0"/>
<pin id="595" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11375/9 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln11375_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="0"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11375_1/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln890_1051_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="2" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_1051/9 "/>
</bind>
</comp>

<comp id="608" class="1005" name="p_Repl2_s_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="4"/>
<pin id="610" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="614" class="1005" name="p_Repl2_1391_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="4"/>
<pin id="616" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1391 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_Repl2_1392_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="4"/>
<pin id="622" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1392 "/>
</bind>
</comp>

<comp id="626" class="1005" name="p_Repl2_1393_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="4"/>
<pin id="628" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1393 "/>
</bind>
</comp>

<comp id="632" class="1005" name="add_ln691_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="0"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="640" class="1005" name="add_ln691_1011_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1011 "/>
</bind>
</comp>

<comp id="648" class="1005" name="add_ln691_1012_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="4" slack="0"/>
<pin id="650" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1012 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="661" class="1005" name="empty_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="3"/>
<pin id="663" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="665" class="1005" name="add_ln691_1015_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="0"/>
<pin id="667" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1015 "/>
</bind>
</comp>

<comp id="682" class="1005" name="local_D_V_addr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="1"/>
<pin id="684" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="690" class="1005" name="data_split_V_0_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="698" class="1005" name="out_data_V_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="128" slack="1"/>
<pin id="700" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln691_1016_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="3" slack="0"/>
<pin id="705" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1016 "/>
</bind>
</comp>

<comp id="714" class="1005" name="zext_ln1497_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="128" slack="0"/>
<pin id="716" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="719" class="1005" name="add_ln691_1013_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1013 "/>
</bind>
</comp>

<comp id="724" class="1005" name="shl_ln890_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="5" slack="1"/>
<pin id="726" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln691_1014_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1014 "/>
</bind>
</comp>

<comp id="737" class="1005" name="local_D_V_addr_62_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="1"/>
<pin id="739" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="96" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="142"><net_src comp="131" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="187"><net_src comp="58" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="265"><net_src comp="198" pin="4"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="198" pin="4"/><net_sink comp="255" pin=4"/></net>

<net id="267"><net_src comp="198" pin="4"/><net_sink comp="255" pin=6"/></net>

<net id="268"><net_src comp="255" pin="8"/><net_sink comp="251" pin=0"/></net>

<net id="272"><net_src comp="269" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="283"><net_src comp="207" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="207" pin="4"/><net_sink comp="273" pin=4"/></net>

<net id="285"><net_src comp="207" pin="4"/><net_sink comp="273" pin=6"/></net>

<net id="286"><net_src comp="273" pin="8"/><net_sink comp="269" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="301"><net_src comp="216" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="216" pin="4"/><net_sink comp="291" pin=2"/></net>

<net id="303"><net_src comp="216" pin="4"/><net_sink comp="291" pin=6"/></net>

<net id="304"><net_src comp="291" pin="8"/><net_sink comp="287" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="319"><net_src comp="225" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="320"><net_src comp="225" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="225" pin="4"/><net_sink comp="309" pin=4"/></net>

<net id="322"><net_src comp="309" pin="8"/><net_sink comp="305" pin=0"/></net>

<net id="336"><net_src comp="198" pin="4"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="198" pin="4"/><net_sink comp="326" pin=4"/></net>

<net id="338"><net_src comp="198" pin="4"/><net_sink comp="326" pin=6"/></net>

<net id="352"><net_src comp="207" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="207" pin="4"/><net_sink comp="342" pin=4"/></net>

<net id="354"><net_src comp="207" pin="4"/><net_sink comp="342" pin=6"/></net>

<net id="368"><net_src comp="216" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="369"><net_src comp="216" pin="4"/><net_sink comp="358" pin=2"/></net>

<net id="370"><net_src comp="216" pin="4"/><net_sink comp="358" pin=6"/></net>

<net id="384"><net_src comp="225" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="385"><net_src comp="225" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="225" pin="4"/><net_sink comp="374" pin=4"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="76" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="155" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="26" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="155" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="28" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="166" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="26" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="166" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="38" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="177" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="46" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="177" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="48" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="54" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="177" pin="4"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="56" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="177" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="188" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="60" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="188" pin="4"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="475" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="491"><net_src comp="188" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="66" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="235" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="26" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="235" pin="4"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="28" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="245" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="291" pin=4"/></net>

<net id="512"><net_src comp="505" pin="1"/><net_sink comp="309" pin=6"/></net>

<net id="516"><net_src comp="235" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="245" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="525"><net_src comp="84" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="526"><net_src comp="86" pin="0"/><net_sink comp="517" pin=3"/></net>

<net id="530"><net_src comp="517" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="88" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="326" pin="8"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="342" pin="8"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="358" pin="8"/><net_sink comp="531" pin=3"/></net>

<net id="542"><net_src comp="374" pin="8"/><net_sink comp="531" pin=4"/></net>

<net id="543"><net_src comp="531" pin="5"/><net_sink comp="137" pin=1"/></net>

<net id="548"><net_src comp="326" pin="8"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="342" pin="8"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="358" pin="8"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="374" pin="8"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="391" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="60" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="391" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="391" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="66" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="402" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="78" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="402" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="592" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="606"><net_src comp="402" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="80" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="611"><net_src comp="98" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="617"><net_src comp="102" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="623"><net_src comp="106" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="629"><net_src comp="110" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="635"><net_src comp="409" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="643"><net_src comp="421" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="651"><net_src comp="433" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="659"><net_src comp="445" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="664"><net_src comp="453" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="668"><net_src comp="457" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="685"><net_src comp="131" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="693"><net_src comp="118" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="696"><net_src comp="690" pin="1"/><net_sink comp="358" pin=4"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="701"><net_src comp="137" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="706"><net_src comp="493" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="717"><net_src comp="527" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="722"><net_src comp="564" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="727"><net_src comp="570" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="735"><net_src comp="582" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="740"><net_src comp="143" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="137" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_1_3_x0180 | {10 }
 - Input state : 
	Port: D_drain_IO_L1_out_boundary_wrapper_1_x0 : fifo_D_drain_PE_3_1_x0148 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln11330 : 2
	State 3
		add_ln691_1011 : 1
		icmp_ln890_1047 : 1
		br_ln11331 : 2
	State 4
		add_ln691_1012 : 1
		icmp_ln890_1048 : 1
		br_ln11339 : 2
		tmp : 1
		empty : 1
	State 5
		add_ln691_1015 : 1
		tmp_s : 1
		zext_ln11349 : 2
		local_D_V_addr : 3
		icmp_ln890_1050 : 1
		br_ln11341 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1016 : 1
		icmp_ln878 : 1
		br_ln11350 : 2
		data_split_V_0_62 : 1
		trunc_ln11351 : 1
		switch_ln11351 : 2
		data_split_V_3_5 : 3
		data_split_V_2_5 : 3
		data_split_V_1_5 : 3
		data_split_V_0_5 : 3
		r : 1
		zext_ln1497 : 2
		v1_V : 1
		v2_V_1098 : 1
		v2_V_1097 : 1
		v2_V : 1
		p_Result_s : 2
		store_ln11361 : 3
		store_ln145 : 2
		store_ln674 : 2
		store_ln674 : 2
		store_ln674 : 2
	State 8
		add_ln691_1013 : 1
		shl_ln890 : 1
		icmp_ln890_1049 : 1
		br_ln11368 : 2
	State 9
		add_ln691_1014 : 1
		zext_ln11375 : 1
		add_ln11375 : 2
		zext_ln11375_1 : 3
		local_D_V_addr_62 : 4
		icmp_ln890_1051 : 1
		br_ln11370 : 2
		local_D_V_load : 5
	State 10
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln691_fu_409      |    0    |    10   |
|          |    add_ln691_1011_fu_421   |    0    |    10   |
|          |    add_ln691_1012_fu_433   |    0    |    12   |
|    add   |    add_ln691_1015_fu_457   |    0    |    12   |
|          |    add_ln691_1016_fu_493   |    0    |    10   |
|          |    add_ln691_1013_fu_564   |    0    |    12   |
|          |    add_ln691_1014_fu_582   |    0    |    9    |
|          |     add_ln11375_fu_592     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln890_fu_415     |    0    |    8    |
|          |   icmp_ln890_1047_fu_427   |    0    |    8    |
|          |   icmp_ln890_1048_fu_439   |    0    |    9    |
|   icmp   |   icmp_ln890_1050_fu_487   |    0    |    9    |
|          |      icmp_ln878_fu_499     |    0    |    8    |
|          |   icmp_ln890_1049_fu_576   |    0    |    9    |
|          |   icmp_ln890_1051_fu_602   |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | data_split_V_0_read_fu_118 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |  write_ln174_write_fu_124  |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_445         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_453        |    0    |    0    |
|   trunc  |  data_split_V_0_62_fu_505  |    0    |    0    |
|          |    trunc_ln11351_fu_513    |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_475        |    0    |    0    |
|          |      p_Result_s_fu_531     |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln11349_fu_482    |    0    |    0    |
|   zext   |     zext_ln1497_fu_527     |    0    |    0    |
|          |     zext_ln11375_fu_588    |    0    |    0    |
|          |    zext_ln11375_1_fu_597   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          r_fu_517          |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln890_fu_570      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   146   |
|----------|----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    0   |   128  |   129  |
+---------+--------+--------+--------+
|  Total  |    0   |   128  |   129  |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_1011_reg_640 |    3   |
|  add_ln691_1012_reg_648 |    4   |
|  add_ln691_1013_reg_719 |    5   |
|  add_ln691_1014_reg_732 |    2   |
|  add_ln691_1015_reg_665 |    5   |
|  add_ln691_1016_reg_703 |    3   |
|    add_ln691_reg_632    |    3   |
|       c0_V_reg_151      |    3   |
|       c1_V_reg_162      |    3   |
|       c5_V_reg_387      |    5   |
|       c6_V_reg_398      |    2   |
|       c7_V_reg_173      |    4   |
|       c8_V_reg_184      |    5   |
| data_split_V_0_4_reg_222|   32   |
| data_split_V_0_5_reg_305|   32   |
|  data_split_V_0_reg_690 |   32   |
| data_split_V_1_4_reg_213|   32   |
| data_split_V_1_5_reg_287|   32   |
| data_split_V_2_4_reg_204|   32   |
| data_split_V_2_5_reg_269|   32   |
| data_split_V_3_4_reg_195|   32   |
| data_split_V_3_5_reg_251|   32   |
|      empty_reg_661      |    2   |
|local_D_V_addr_62_reg_737|    5   |
|  local_D_V_addr_reg_682 |    5   |
|       n_V_reg_231       |    3   |
|    out_data_V_reg_698   |   128  |
|   p_Repl2_1391_reg_614  |   32   |
|   p_Repl2_1392_reg_620  |   32   |
|   p_Repl2_1393_reg_626  |   32   |
|    p_Repl2_s_reg_608    |   32   |
|     p_Val2_s_reg_242    |   128  |
|    shl_ln890_reg_724    |    5   |
|       tmp_reg_656       |    1   |
|       v1_V_reg_323      |   32   |
|    v2_V_1097_reg_355    |   32   |
|    v2_V_1098_reg_339    |   32   |
|       v2_V_reg_371      |   32   |
|   zext_ln1497_reg_714   |   128  |
+-------------------------+--------+
|          Total          |   996  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |   4  |   5  |   20   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   || 0.452714||    20   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   146  |
|   Memory  |    0   |    -   |   128  |   129  |
|Multiplexer|    -   |    0   |    -   |   20   |
|  Register |    -   |    -   |   996  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |  1124  |   295  |
+-----------+--------+--------+--------+--------+
