$date
	Thu Nov 28 09:14:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_tb $end
$var wire 3 ! flags [2:0] $end
$var wire 16 " Alu_out [15:0] $end
$var reg 16 # A [15:0] $end
$var reg 16 $ B [15:0] $end
$var reg 3 % op [2:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b11 $
b101 #
b1000 "
b0 !
$end
#10000
b10 "
b1 %
#20000
b10 !
b0 "
b10 %
b1111111111111111 $
b1111111111111111 #
#30000
b11 !
b11 %
b0 $
#40000
b1111 "
b0 !
b100 %
b111100001111 $
b11111111 #
#50000
b111111111111 "
b101 %
#60000
b100 !
b1111111100000000 "
b110 %
b0 $
#70000
b1111000011110000 "
b100 !
b111 %
b111100001111 $
b0 #
#80000
