

================================================================
== Vitis HLS Report for 'copy_loop_proc'
================================================================
* Date:           Sun May 16 17:14:35 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        framebuffer_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|      651|  0.120 us|  6.510 us|   12|  651|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- copy_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +-------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     367|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     532|    352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U14  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+
    |Total                     |                      |        0|   0|  165|  50|    0|
    +--------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_185_p2         |         +|   0|  0|  39|          32|           1|
    |add_ln329_fu_160_p2        |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state8_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_191_p2       |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1            |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|         134|         103|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         12|    1|         12|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |display_xsize_blk_n      |   9|          2|    1|          2|
    |up_blk_n_AW              |   9|          2|    1|          2|
    |up_blk_n_B               |   9|          2|    1|          2|
    |up_blk_n_W               |   9|          2|    1|          2|
    |update_blk_n             |   9|          2|    1|          2|
    |width_blk_n              |   9|          2|    1|          2|
    |x_reg_130                |   9|          2|   32|         64|
    |y_blk_n                  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 164|         34|   43|         96|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  11|   0|   11|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |display_xsize_read_reg_212        |  32|   0|   32|          0|
    |icmp_ln878_reg_248                |   1|   0|    1|          0|
    |icmp_ln878_reg_248_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_i_i58_i_reg_232               |  62|   0|   62|          0|
    |src_V1_load_reg_257               |  32|   0|   32|          0|
    |up_addr_reg_237                   |  64|   0|   64|          0|
    |update_read_reg_217               |  64|   0|   64|          0|
    |width_read_reg_201                |  32|   0|   32|          0|
    |x_reg_130                         |  32|   0|   32|          0|
    |y_read_reg_207                    |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 367|   0|  367|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  copy_loop_proc|  return value|
|width_dout             |   in|   32|     ap_fifo|           width|       pointer|
|width_empty_n          |   in|    1|     ap_fifo|           width|       pointer|
|width_read             |  out|    1|     ap_fifo|           width|       pointer|
|y_dout                 |   in|   32|     ap_fifo|               y|       pointer|
|y_empty_n              |   in|    1|     ap_fifo|               y|       pointer|
|y_read                 |  out|    1|     ap_fifo|               y|       pointer|
|display_xsize_dout     |   in|   32|     ap_fifo|   display_xsize|       pointer|
|display_xsize_empty_n  |   in|    1|     ap_fifo|   display_xsize|       pointer|
|display_xsize_read     |  out|    1|     ap_fifo|   display_xsize|       pointer|
|src_V1_address0        |  out|   10|   ap_memory|          src_V1|         array|
|src_V1_ce0             |  out|    1|   ap_memory|          src_V1|         array|
|src_V1_q0              |   in|   32|   ap_memory|          src_V1|         array|
|update_dout            |   in|   64|     ap_fifo|          update|       pointer|
|update_empty_n         |   in|    1|     ap_fifo|          update|       pointer|
|update_read            |  out|    1|     ap_fifo|          update|       pointer|
|m_axi_up_AWVALID       |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_AWREADY       |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_AWADDR        |  out|   64|       m_axi|              up|       pointer|
|m_axi_up_AWID          |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_AWLEN         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_AWSIZE        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_AWBURST       |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_AWLOCK        |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_AWCACHE       |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWPROT        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_AWQOS         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWREGION      |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_AWUSER        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WVALID        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WREADY        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_WDATA         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_WSTRB         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_WLAST         |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WID           |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_WUSER         |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARVALID       |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARREADY       |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_ARADDR        |  out|   64|       m_axi|              up|       pointer|
|m_axi_up_ARID          |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_ARLEN         |  out|   32|       m_axi|              up|       pointer|
|m_axi_up_ARSIZE        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_ARBURST       |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_ARLOCK        |  out|    2|       m_axi|              up|       pointer|
|m_axi_up_ARCACHE       |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARPROT        |  out|    3|       m_axi|              up|       pointer|
|m_axi_up_ARQOS         |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARREGION      |  out|    4|       m_axi|              up|       pointer|
|m_axi_up_ARUSER        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_RVALID        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RREADY        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_RDATA         |   in|   32|       m_axi|              up|       pointer|
|m_axi_up_RLAST         |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RID           |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RUSER         |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_RRESP         |   in|    2|       m_axi|              up|       pointer|
|m_axi_up_BVALID        |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_BREADY        |  out|    1|       m_axi|              up|       pointer|
|m_axi_up_BRESP         |   in|    2|       m_axi|              up|       pointer|
|m_axi_up_BID           |   in|    1|       m_axi|              up|       pointer|
|m_axi_up_BUSER         |   in|    1|       m_axi|              up|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %width"   --->   Operation 14 'read' 'width_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %y" [framebuffer_copy.cpp:17]   --->   Operation 15 'read' 'y_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%display_xsize_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %display_xsize" [framebuffer_copy.cpp:17]   --->   Operation 16 'read' 'display_xsize_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%update_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %update"   --->   Operation 17 'read' 'update_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %y_read" [framebuffer_copy.cpp:17]   --->   Operation 18 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i32 %display_xsize_read" [framebuffer_copy.cpp:17]   --->   Operation 19 'zext' 'zext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (6.91ns)   --->   "%mul_i_i58_i = mul i62 %zext_ln17, i62 %zext_ln17_2" [framebuffer_copy.cpp:17]   --->   Operation 20 'mul' 'mul_i_i58_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 21 [1/2] (6.91ns)   --->   "%mul_i_i58_i = mul i62 %zext_ln17, i62 %zext_ln17_2" [framebuffer_copy.cpp:17]   --->   Operation 21 'mul' 'mul_i_i58_i' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_i_i58_i, i2 0"   --->   Operation 22 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (3.52ns)   --->   "%add_ln329 = add i64 %update_read, i64 %shl_ln329_1"   --->   Operation 23 'add' 'add_ln329' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln329_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln329, i32 2, i32 63"   --->   Operation 24 'partselect' 'trunc_ln329_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i62 %trunc_ln329_1"   --->   Operation 25 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%up_addr = getelementptr i32 %up, i64 %sext_ln329"   --->   Operation 26 'getelementptr' 'up_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %up, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 399360, void @empty_3, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 32, void @empty_7, void @empty_7"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %update, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %display_xsize, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %up, void @empty_11, i32 0, i32 0, void @empty_7, i32 0, i32 399360, void @empty_3, void @empty_6, void @empty_7, i32 16, i32 16, i32 16, i32 32, void @empty_7, void @empty_7"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (7.30ns)   --->   "%up_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %up_addr, i32 %width_read"   --->   Operation 33 'writereq' 'up_addr_1_wr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.split88.i.i"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%x = phi i32 %add_ln24, void, i32 0, void %entry" [framebuffer_copy.cpp:24]   --->   Operation 35 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (2.55ns)   --->   "%add_ln24 = add i32 %x, i32 1" [framebuffer_copy.cpp:24]   --->   Operation 36 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln878 = icmp_eq  i32 %x, i32 %width_read"   --->   Operation 37 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln878, void, void %.exit" [framebuffer_copy.cpp:24]   --->   Operation 38 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i32 %x" [framebuffer_copy.cpp:24]   --->   Operation 39 'zext' 'zext_ln24' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%src_V1_addr = getelementptr i32 %src_V1, i64 0, i64 %zext_ln24"   --->   Operation 40 'getelementptr' 'src_V1_addr' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_6 : Operation 41 [2/2] (3.25ns)   --->   "%src_V1_load = load i10 %src_V1_addr"   --->   Operation 41 'load' 'src_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 42 [1/2] (3.25ns)   --->   "%src_V1_load = load i10 %src_V1_addr"   --->   Operation 42 'load' 'src_V1_load' <Predicate = (!icmp_ln878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 640> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln1461 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7"   --->   Operation 43 'specpipeline' 'specpipeline_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1461 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 640, i64 128"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 45 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (7.30ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %up_addr, i32 %src_V1_load, i4 15"   --->   Operation 46 'write' 'write_ln329' <Predicate = (!icmp_ln878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split88.i.i" [framebuffer_copy.cpp:24]   --->   Operation 47 'br' 'br_ln24' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 48 [5/5] (7.30ns)   --->   "%up_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %up_addr"   --->   Operation 48 'writeresp' 'up_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 49 [4/5] (7.30ns)   --->   "%up_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %up_addr"   --->   Operation 49 'writeresp' 'up_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 50 [3/5] (7.30ns)   --->   "%up_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %up_addr"   --->   Operation 50 'writeresp' 'up_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 51 [2/5] (7.30ns)   --->   "%up_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %up_addr"   --->   Operation 51 'writeresp' 'up_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 52 [1/5] (7.30ns)   --->   "%up_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %up_addr"   --->   Operation 52 'writeresp' 'up_addr_1_wr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ display_xsize]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ up]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width_read               (read             ) [ 00111111100000]
y_read                   (read             ) [ 00100000000000]
display_xsize_read       (read             ) [ 00100000000000]
update_read              (read             ) [ 00111000000000]
zext_ln17                (zext             ) [ 00010000000000]
zext_ln17_2              (zext             ) [ 00010000000000]
mul_i_i58_i              (mul              ) [ 00001000000000]
shl_ln329_1              (bitconcatenate   ) [ 00000000000000]
add_ln329                (add              ) [ 00000000000000]
trunc_ln329_1            (partselect       ) [ 00000000000000]
sext_ln329               (sext             ) [ 00000000000000]
up_addr                  (getelementptr    ) [ 00000111111111]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
specinterface_ln0        (specinterface    ) [ 00000000000000]
up_addr_1_wr_req         (writereq         ) [ 00000000000000]
br_ln0                   (br               ) [ 00000111100000]
x                        (phi              ) [ 00000010000000]
add_ln24                 (add              ) [ 00000111100000]
icmp_ln878               (icmp             ) [ 00000011100000]
br_ln24                  (br               ) [ 00000000000000]
zext_ln24                (zext             ) [ 00000000000000]
src_V1_addr              (getelementptr    ) [ 00000011000000]
src_V1_load              (load             ) [ 00000010100000]
specpipeline_ln1461      (specpipeline     ) [ 00000000000000]
speclooptripcount_ln1461 (speclooptripcount) [ 00000000000000]
specloopname_ln1461      (specloopname     ) [ 00000000000000]
write_ln329              (write            ) [ 00000000000000]
br_ln24                  (br               ) [ 00000111100000]
up_addr_1_wr_resp        (writeresp        ) [ 00000000000000]
ret_ln0                  (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="width">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="display_xsize">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="display_xsize"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="update">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="up">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i62.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="width_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="y_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="display_xsize_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="display_xsize_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="update_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="update_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_writeresp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="1"/>
<pin id="105" dir="0" index="2" bw="32" slack="4"/>
<pin id="106" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="up_addr_1_wr_req/5 up_addr_1_wr_resp/9 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln329_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="4"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="1" slack="0"/>
<pin id="113" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="src_V1_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_V1_addr/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_V1_load/6 "/>
</bind>
</comp>

<comp id="130" class="1005" name="x_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="1" slack="1"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln17_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln17_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="1"/>
<pin id="146" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i_i58_i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="shl_ln329_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="62" slack="1"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln329_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="3"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="trunc_ln329_1_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="62" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="7" slack="0"/>
<pin id="170" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="sext_ln329_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="62" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="up_addr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="0"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="up_addr/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln24_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/6 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln878_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="5"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln24_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="width_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="4"/>
<pin id="203" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="width_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="y_read_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="212" class="1005" name="display_xsize_read_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="display_xsize_read "/>
</bind>
</comp>

<comp id="217" class="1005" name="update_read_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="3"/>
<pin id="219" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="update_read "/>
</bind>
</comp>

<comp id="222" class="1005" name="zext_ln17_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="62" slack="1"/>
<pin id="224" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17 "/>
</bind>
</comp>

<comp id="227" class="1005" name="zext_ln17_2_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="62" slack="1"/>
<pin id="229" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln17_2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="mul_i_i58_i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="62" slack="1"/>
<pin id="234" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i58_i "/>
</bind>
</comp>

<comp id="237" class="1005" name="up_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="up_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln24_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="248" class="1005" name="icmp_ln878_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="252" class="1005" name="src_V1_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="1"/>
<pin id="254" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="src_V1_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="src_V1_load_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_V1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="50" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="114"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="74" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="116"><net_src comp="76" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="160" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="178"><net_src comp="165" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="134" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="134" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="134" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="204"><net_src comp="78" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="210"><net_src comp="84" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="215"><net_src comp="90" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="220"><net_src comp="96" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="225"><net_src comp="141" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="230"><net_src comp="144" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="235"><net_src comp="147" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="240"><net_src comp="179" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="246"><net_src comp="185" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="251"><net_src comp="191" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="117" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="260"><net_src comp="124" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="108" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: up | {5 8 9 10 11 12 13 }
 - Input state : 
	Port: copy_loop_proc : width | {1 }
	Port: copy_loop_proc : y | {1 }
	Port: copy_loop_proc : display_xsize | {1 }
	Port: copy_loop_proc : src_V1 | {6 7 }
	Port: copy_loop_proc : update | {1 }
	Port: copy_loop_proc : up | {}
  - Chain level:
	State 1
	State 2
		mul_i_i58_i : 1
	State 3
	State 4
		add_ln329 : 1
		trunc_ln329_1 : 2
		sext_ln329 : 3
		up_addr : 4
	State 5
	State 6
		add_ln24 : 1
		icmp_ln878 : 1
		br_ln24 : 2
		zext_ln24 : 1
		src_V1_addr : 2
		src_V1_load : 3
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_147          |    0    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|    add   |        add_ln329_fu_160       |    0    |    0    |    71   |
|          |        add_ln24_fu_185        |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln878_fu_191       |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |     width_read_read_fu_78     |    0    |    0    |    0    |
|   read   |       y_read_read_fu_84       |    0    |    0    |    0    |
|          | display_xsize_read_read_fu_90 |    0    |    0    |    0    |
|          |     update_read_read_fu_96    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_102     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln329_write_fu_108   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln17_fu_141       |    0    |    0    |    0    |
|   zext   |       zext_ln17_2_fu_144      |    0    |    0    |    0    |
|          |        zext_ln24_fu_196       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln329_1_fu_153      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|      trunc_ln329_1_fu_165     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |       sext_ln329_fu_175       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |   165   |   178   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln24_reg_243     |   32   |
|display_xsize_read_reg_212|   32   |
|    icmp_ln878_reg_248    |    1   |
|    mul_i_i58_i_reg_232   |   62   |
|    src_V1_addr_reg_252   |   10   |
|    src_V1_load_reg_257   |   32   |
|      up_addr_reg_237     |   32   |
|    update_read_reg_217   |   64   |
|    width_read_reg_201    |   32   |
|         x_reg_130        |   32   |
|      y_read_reg_207      |   32   |
|    zext_ln17_2_reg_227   |   62   |
|     zext_ln17_reg_222    |   62   |
+--------------------------+--------+
|           Total          |   485  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_102 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_124  |  p0  |   2  |  10  |   20   ||    9    |
|      grp_fu_147      |  p0  |   2  |  32  |   64   ||    9    |
|      grp_fu_147      |  p1  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   150  ||  6.352  ||    27   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   165  |   178  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   27   |
|  Register |    -   |    -   |   485  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    6   |   650  |   205  |
+-----------+--------+--------+--------+--------+
