<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>satareg.h source code [netbsd/sys/dev/ata/satareg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ata/satareg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ata</a>/<a href='satareg.h.html'>satareg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: satareg.h,v 1.5 2008/04/28 20:23:47 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2003 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe of Wasabi Systems, Inc.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_ATA_SATAREG_H_">_DEV_ATA_SATAREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_ATA_SATAREG_H_" data-ref="_M/_DEV_ATA_SATAREG_H_">_DEV_ATA_SATAREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Serial ATA register definitions.</i></td></tr>
<tr><th id="37">37</th><td><i> *</i></td></tr>
<tr><th id="38">38</th><td><i> * Reference:</i></td></tr>
<tr><th id="39">39</th><td><i> *</i></td></tr>
<tr><th id="40">40</th><td><i> *	Serial ATA: High Speed Serialized AT Attachment</i></td></tr>
<tr><th id="41">41</th><td><i> *	Revision 1.0 29-August-2001</i></td></tr>
<tr><th id="42">42</th><td><i> *	Serial ATA Working Group</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i>/*</i></td></tr>
<tr><th id="46">46</th><td><i> * SStatus (SCR0) --</i></td></tr>
<tr><th id="47">47</th><td><i> *	Serial ATA interface status register</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td>	<i>/*</i></td></tr>
<tr><th id="50">50</th><td><i>	 * The DET value indicates the interface device detection and</i></td></tr>
<tr><th id="51">51</th><td><i>	 * PHY state.</i></td></tr>
<tr><th id="52">52</th><td><i>	 */</i></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_NODEV" data-ref="_M/SStatus_DET_NODEV">SStatus_DET_NODEV</dfn>	(0x0 &lt;&lt; 0)	/* no device connected */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_DEV_NE" data-ref="_M/SStatus_DET_DEV_NE">SStatus_DET_DEV_NE</dfn>	(0x1 &lt;&lt; 0)	/* device, but PHY comm not</u></td></tr>
<tr><th id="55">55</th><td><u>						   established */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_DEV" data-ref="_M/SStatus_DET_DEV">SStatus_DET_DEV</dfn>		(0x3 &lt;&lt; 0)	/* device, PHY comm</u></td></tr>
<tr><th id="57">57</th><td><u>						   established */</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_OFFLINE" data-ref="_M/SStatus_DET_OFFLINE">SStatus_DET_OFFLINE</dfn>	(0x4 &lt;&lt; 0)	/* PHY in offline mode */</u></td></tr>
<tr><th id="59">59</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_mask" data-ref="_M/SStatus_DET_mask">SStatus_DET_mask</dfn>	(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/SStatus_DET_shift" data-ref="_M/SStatus_DET_shift">SStatus_DET_shift</dfn>	0</u></td></tr>
<tr><th id="61">61</th><td>	<i>/*</i></td></tr>
<tr><th id="62">62</th><td><i>	 * The SPD value indicates the negotiated interface communication</i></td></tr>
<tr><th id="63">63</th><td><i>	 * speed established.</i></td></tr>
<tr><th id="64">64</th><td><i>	 */</i></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/SStatus_SPD_NONE" data-ref="_M/SStatus_SPD_NONE">SStatus_SPD_NONE</dfn>	(0x0 &lt;&lt; 4)	/* no negotiated speed */</u></td></tr>
<tr><th id="66">66</th><td><u>#define	<dfn class="macro" id="_M/SStatus_SPD_G1" data-ref="_M/SStatus_SPD_G1">SStatus_SPD_G1</dfn>		(0x1 &lt;&lt; 4)	/* Generation 1 (1.5Gb/s) */</u></td></tr>
<tr><th id="67">67</th><td><u>#define	<dfn class="macro" id="_M/SStatus_SPD_G2" data-ref="_M/SStatus_SPD_G2">SStatus_SPD_G2</dfn>		(0x2 &lt;&lt; 4)	/* Generation 2 (3.0Gb/s) */</u></td></tr>
<tr><th id="68">68</th><td><u>#define	<dfn class="macro" id="_M/SStatus_SPD_mask" data-ref="_M/SStatus_SPD_mask">SStatus_SPD_mask</dfn>	(0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="69">69</th><td><u>#define	<dfn class="macro" id="_M/SStatus_SPD_shift" data-ref="_M/SStatus_SPD_shift">SStatus_SPD_shift</dfn>	4</u></td></tr>
<tr><th id="70">70</th><td>	<i>/*</i></td></tr>
<tr><th id="71">71</th><td><i>	 * The IPM value indicates the current interface power managemnt</i></td></tr>
<tr><th id="72">72</th><td><i>	 * state.</i></td></tr>
<tr><th id="73">73</th><td><i>	 */</i></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_NODEV" data-ref="_M/SStatus_IPM_NODEV">SStatus_IPM_NODEV</dfn>	(0x0 &lt;&lt; 8)	/* no device connected */</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_ACTIVE" data-ref="_M/SStatus_IPM_ACTIVE">SStatus_IPM_ACTIVE</dfn>	(0x1 &lt;&lt; 8)	/* ACTIVE state */</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_PARTIAL" data-ref="_M/SStatus_IPM_PARTIAL">SStatus_IPM_PARTIAL</dfn>	(0x2 &lt;&lt; 8)	/* PARTIAL pm state */</u></td></tr>
<tr><th id="77">77</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_SLUMBER" data-ref="_M/SStatus_IPM_SLUMBER">SStatus_IPM_SLUMBER</dfn>	(0x6 &lt;&lt; 8)	/* SLUMBER pm state */</u></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_mask" data-ref="_M/SStatus_IPM_mask">SStatus_IPM_mask</dfn>	(0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="79">79</th><td><u>#define	<dfn class="macro" id="_M/SStatus_IPM_shift" data-ref="_M/SStatus_IPM_shift">SStatus_IPM_shift</dfn>	8</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * SError (SCR1) --</i></td></tr>
<tr><th id="83">83</th><td><i> *	Serial ATA interface error register</i></td></tr>
<tr><th id="84">84</th><td><i> */</i></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_I" data-ref="_M/SError_ERR_I">SError_ERR_I</dfn>		(1U &lt;&lt; 0)	/* Recovered data integrity</u></td></tr>
<tr><th id="86">86</th><td><u>						   error */</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_M" data-ref="_M/SError_ERR_M">SError_ERR_M</dfn>		(1U &lt;&lt; 1)	/* Recovered communications</u></td></tr>
<tr><th id="88">88</th><td><u>						   error */</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_T" data-ref="_M/SError_ERR_T">SError_ERR_T</dfn>		(1U &lt;&lt; 8)	/* Non-recovered transient</u></td></tr>
<tr><th id="90">90</th><td><u>						   data integrity error */</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_C" data-ref="_M/SError_ERR_C">SError_ERR_C</dfn>		(1U &lt;&lt; 9)	/* Non-recovered persistent</u></td></tr>
<tr><th id="92">92</th><td><u>						   communication or data</u></td></tr>
<tr><th id="93">93</th><td><u>						   integrity error */</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_P" data-ref="_M/SError_ERR_P">SError_ERR_P</dfn>		(1U &lt;&lt; 10)	/* Protocol error */</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/SError_ERR_E" data-ref="_M/SError_ERR_E">SError_ERR_E</dfn>		(1U &lt;&lt; 11)	/* Internal error */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_N" data-ref="_M/SError_DIAG_N">SError_DIAG_N</dfn>		(1U &lt;&lt; 16)	/* PhyRdy change */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_I" data-ref="_M/SError_DIAG_I">SError_DIAG_I</dfn>		(1U &lt;&lt; 17)	/* PHY internal error */</u></td></tr>
<tr><th id="98">98</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_W" data-ref="_M/SError_DIAG_W">SError_DIAG_W</dfn>		(1U &lt;&lt; 18)	/* Comm Wake */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_B" data-ref="_M/SError_DIAG_B">SError_DIAG_B</dfn>		(1U &lt;&lt; 19)	/* 10b to 8b decode error */</u></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_D" data-ref="_M/SError_DIAG_D">SError_DIAG_D</dfn>		(1U &lt;&lt; 20)	/* Disparity error */</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_C" data-ref="_M/SError_DIAG_C">SError_DIAG_C</dfn>		(1U &lt;&lt; 21)	/* CRC error */</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_H" data-ref="_M/SError_DIAG_H">SError_DIAG_H</dfn>		(1U &lt;&lt; 22)	/* Handshake error */</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_S" data-ref="_M/SError_DIAG_S">SError_DIAG_S</dfn>		(1U &lt;&lt; 23)	/* Link sequence error */</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_T" data-ref="_M/SError_DIAG_T">SError_DIAG_T</dfn>		(1U &lt;&lt; 24)	/* Transport state transition</u></td></tr>
<tr><th id="105">105</th><td><u>						   error */</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_F" data-ref="_M/SError_DIAG_F">SError_DIAG_F</dfn>		(1U &lt;&lt; 25)	/* Unrecognized FIS type */</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/SError_DIAG_X" data-ref="_M/SError_DIAG_X">SError_DIAG_X</dfn>		(1U &lt;&lt; 26)	/* Device Exchanged */</u></td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><i>/*</i></td></tr>
<tr><th id="110">110</th><td><i> * SControl (SCR2) --</i></td></tr>
<tr><th id="111">111</th><td><i> *	Serial ATA interface control register</i></td></tr>
<tr><th id="112">112</th><td><i> */</i></td></tr>
<tr><th id="113">113</th><td>	<i>/*</i></td></tr>
<tr><th id="114">114</th><td><i>	 * The DET field controls the host adapter device detection</i></td></tr>
<tr><th id="115">115</th><td><i>	 * and interface initialization.</i></td></tr>
<tr><th id="116">116</th><td><i>	 */</i></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/SControl_DET_NONE" data-ref="_M/SControl_DET_NONE">SControl_DET_NONE</dfn>	(0x0 &lt;&lt; 0)	/* No device detection or</u></td></tr>
<tr><th id="118">118</th><td><u>						   initialization action</u></td></tr>
<tr><th id="119">119</th><td><u>						   requested */</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/SControl_DET_INIT" data-ref="_M/SControl_DET_INIT">SControl_DET_INIT</dfn>	(0x1 &lt;&lt; 0)	/* Initialize interface</u></td></tr>
<tr><th id="121">121</th><td><u>						   communication (equiv</u></td></tr>
<tr><th id="122">122</th><td><u>						   of a hard reset) */</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/SControl_DET_DISABLE" data-ref="_M/SControl_DET_DISABLE">SControl_DET_DISABLE</dfn>	(0x4 &lt;&lt; 0)	/* disable interface and</u></td></tr>
<tr><th id="124">124</th><td><u>						   take PHY offline */</u></td></tr>
<tr><th id="125">125</th><td>	<i>/*</i></td></tr>
<tr><th id="126">126</th><td><i>	 * The SPD field represents the highest allowed communication</i></td></tr>
<tr><th id="127">127</th><td><i>	 * speed the interface is allowed to negotiate when communication</i></td></tr>
<tr><th id="128">128</th><td><i>	 * is established.</i></td></tr>
<tr><th id="129">129</th><td><i>	 */</i></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPD_ANY" data-ref="_M/SControl_SPD_ANY">SControl_SPD_ANY</dfn>	(0x0 &lt;&lt; 4)	/* No restrictions */</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPD_G1" data-ref="_M/SControl_SPD_G1">SControl_SPD_G1</dfn>		(0x1 &lt;&lt; 4)	/* Generation 1 (1.5Gb/s) */</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPD_G2" data-ref="_M/SControl_SPD_G2">SControl_SPD_G2</dfn>		(0x2 &lt;&lt; 4)	/* Generation 2 (3.0Gb/s) */</u></td></tr>
<tr><th id="133">133</th><td>	<i>/*</i></td></tr>
<tr><th id="134">134</th><td><i>	 * The IPM field represents the enabled interface power management</i></td></tr>
<tr><th id="135">135</th><td><i>	 * states that can be invoked via the Serial ATA interface power</i></td></tr>
<tr><th id="136">136</th><td><i>	 * management capabilities.</i></td></tr>
<tr><th id="137">137</th><td><i>	 */</i></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/SControl_IPM_ANY" data-ref="_M/SControl_IPM_ANY">SControl_IPM_ANY</dfn>	(0x0 &lt;&lt; 8)	/* No restrictions */</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/SControl_IPM_NOPARTIAL" data-ref="_M/SControl_IPM_NOPARTIAL">SControl_IPM_NOPARTIAL</dfn>	(0x1 &lt;&lt; 8)	/* PARTIAL disabled */</u></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/SControl_IPM_NOSLUMBER" data-ref="_M/SControl_IPM_NOSLUMBER">SControl_IPM_NOSLUMBER</dfn>	(0x2 &lt;&lt; 8)	/* SLUMBER disabled */</u></td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/SControl_IPM_NONE" data-ref="_M/SControl_IPM_NONE">SControl_IPM_NONE</dfn>	(0x3 &lt;&lt; 8)	/* No power management */</u></td></tr>
<tr><th id="142">142</th><td>	<i>/*</i></td></tr>
<tr><th id="143">143</th><td><i>	 * The SPM field selects a power management state.  A non-zero</i></td></tr>
<tr><th id="144">144</th><td><i>	 * value written to this field causes initiation of the selected</i></td></tr>
<tr><th id="145">145</th><td><i>	 * power management state.</i></td></tr>
<tr><th id="146">146</th><td><i>	 */</i></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPM_PARTIAL" data-ref="_M/SControl_SPM_PARTIAL">SControl_SPM_PARTIAL</dfn>	(0x1 &lt;&lt; 12)	/* transition to PARTIAL */</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPM_SLUMBER" data-ref="_M/SControl_SPM_SLUMBER">SControl_SPM_SLUMBER</dfn>	(0x2 &lt;&lt; 12)	/* transition to SLUBMER */</u></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/SControl_SPM_ComWake" data-ref="_M/SControl_SPM_ComWake">SControl_SPM_ComWake</dfn>	(0x4 &lt;&lt; 12)	/* transition from PM */</u></td></tr>
<tr><th id="150">150</th><td>	<i>/*</i></td></tr>
<tr><th id="151">151</th><td><i>	 * The PMP field identifies the selected Port Multiplier Port</i></td></tr>
<tr><th id="152">152</th><td><i>	 * for accessing the SActive register.</i></td></tr>
<tr><th id="153">153</th><td><i>	 */</i></td></tr>
<tr><th id="154">154</th><td><u>#define	<dfn class="macro" id="_M/SControl_PMP" data-ref="_M/SControl_PMP">SControl_PMP</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_ATA_SATAREG_H_ */</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='sata_subr.c.html'>netbsd/sys/dev/ata/sata_subr.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
