//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25020191
// Cuda compilation tools, release 10.0, V10.0.166
// Based on LLVM 3.4svn
//

.version 6.3
.target sm_53
.address_size 64

	// .globl	_Z10GPU_G_CalcPfS_S_j
// _ZZ10GPU_S_CalcPfS_S_jE6sMat_A has been demoted
// _ZZ10GPU_S_CalcPfS_S_jE6sMat_B has been demoted

.visible .entry _Z10GPU_G_CalcPfS_S_j(
	.param .u64 _Z10GPU_G_CalcPfS_S_j_param_0,
	.param .u64 _Z10GPU_G_CalcPfS_S_j_param_1,
	.param .u64 _Z10GPU_G_CalcPfS_S_j_param_2,
	.param .u32 _Z10GPU_G_CalcPfS_S_j_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<36>;
	.reg .b32 	%r<45>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd4, [_Z10GPU_G_CalcPfS_S_j_param_0];
	ld.param.u64 	%rd5, [_Z10GPU_G_CalcPfS_S_j_param_1];
	ld.param.u64 	%rd3, [_Z10GPU_G_CalcPfS_S_j_param_2];
	ld.param.u32 	%r11, [_Z10GPU_G_CalcPfS_S_j_param_3];
	cvta.to.global.u64 	%rd1, %rd5;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r12, %r13, %r14;
	mov.u32 	%r15, %ntid.y;
	mov.u32 	%r16, %ctaid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r2, %r15, %r16, %r17;
	setp.lt.u32	%p1, %r1, %r11;
	setp.lt.u32	%p2, %r2, %r11;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB0_11;
	bra.uni 	BB0_1;

BB0_1:
	setp.eq.s32	%p4, %r11, 0;
	mul.lo.s32 	%r3, %r2, %r11;
	mov.f32 	%f35, 0f00000000;
	@%p4 bra 	BB0_10;

	and.b32  	%r21, %r11, 3;
	mov.f32 	%f35, 0f00000000;
	mov.u32 	%r43, 0;
	setp.eq.s32	%p5, %r21, 0;
	@%p5 bra 	BB0_8;

	setp.eq.s32	%p6, %r21, 1;
	@%p6 bra 	BB0_7;

	setp.eq.s32	%p7, %r21, 2;
	@%p7 bra 	BB0_6;

	mul.wide.u32 	%rd6, %r3, 4;
	add.s64 	%rd7, %rd2, %rd6;
	mul.wide.u32 	%rd8, %r1, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.f32 	%f14, [%rd9];
	ld.global.f32 	%f15, [%rd7];
	fma.rn.f32 	%f35, %f15, %f14, 0f00000000;
	mov.u32 	%r43, 1;

BB0_6:
	add.s32 	%r23, %r43, %r3;
	mul.wide.u32 	%rd10, %r23, 4;
	add.s64 	%rd11, %rd2, %rd10;
	neg.s32 	%r24, %r43;
	and.b32  	%r25, %r24, %r11;
	add.s32 	%r26, %r25, %r1;
	mul.wide.u32 	%rd12, %r26, 4;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.f32 	%f16, [%rd13];
	ld.global.f32 	%f17, [%rd11];
	fma.rn.f32 	%f35, %f17, %f16, %f35;
	add.s32 	%r43, %r43, 1;

BB0_7:
	add.s32 	%r27, %r43, %r3;
	mul.wide.u32 	%rd14, %r27, 4;
	add.s64 	%rd15, %rd2, %rd14;
	mad.lo.s32 	%r28, %r43, %r11, %r1;
	mul.wide.u32 	%rd16, %r28, 4;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.f32 	%f18, [%rd17];
	ld.global.f32 	%f19, [%rd15];
	fma.rn.f32 	%f35, %f19, %f18, %f35;
	add.s32 	%r43, %r43, 1;

BB0_8:
	setp.lt.u32	%p8, %r11, 4;
	@%p8 bra 	BB0_10;

BB0_9:
	add.s32 	%r29, %r43, %r3;
	mul.wide.u32 	%rd18, %r29, 4;
	add.s64 	%rd19, %rd2, %rd18;
	mad.lo.s32 	%r30, %r43, %r11, %r1;
	mul.wide.u32 	%rd20, %r30, 4;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.f32 	%f20, [%rd21];
	ld.global.f32 	%f21, [%rd19];
	fma.rn.f32 	%f22, %f21, %f20, %f35;
	add.s32 	%r31, %r43, 1;
	add.s32 	%r32, %r31, %r3;
	mul.wide.u32 	%rd22, %r32, 4;
	add.s64 	%rd23, %rd2, %rd22;
	mad.lo.s32 	%r33, %r31, %r11, %r1;
	mul.wide.u32 	%rd24, %r33, 4;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.f32 	%f23, [%rd25];
	ld.global.f32 	%f24, [%rd23];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	add.s32 	%r34, %r43, 2;
	add.s32 	%r35, %r34, %r3;
	mul.wide.u32 	%rd26, %r35, 4;
	add.s64 	%rd27, %rd2, %rd26;
	mad.lo.s32 	%r36, %r34, %r11, %r1;
	mul.wide.u32 	%rd28, %r36, 4;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.f32 	%f26, [%rd29];
	ld.global.f32 	%f27, [%rd27];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	add.s32 	%r37, %r43, 3;
	add.s32 	%r38, %r37, %r3;
	mul.wide.u32 	%rd30, %r38, 4;
	add.s64 	%rd31, %rd2, %rd30;
	mad.lo.s32 	%r39, %r37, %r11, %r1;
	mul.wide.u32 	%rd32, %r39, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.f32 	%f29, [%rd33];
	ld.global.f32 	%f30, [%rd31];
	fma.rn.f32 	%f35, %f30, %f29, %f28;
	add.s32 	%r43, %r43, 4;
	setp.lt.u32	%p9, %r43, %r11;
	@%p9 bra 	BB0_9;

BB0_10:
	add.s32 	%r40, %r3, %r1;
	cvta.to.global.u64 	%rd34, %rd3;
	mul.wide.u32 	%rd35, %r40, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.global.f32 	[%rd36], %f35;

BB0_11:
	ret;
}

	// .globl	_Z10GPU_S_CalcPfS_S_j
.visible .entry _Z10GPU_S_CalcPfS_S_j(
	.param .u64 _Z10GPU_S_CalcPfS_S_j_param_0,
	.param .u64 _Z10GPU_S_CalcPfS_S_j_param_1,
	.param .u64 _Z10GPU_S_CalcPfS_S_j_param_2,
	.param .u32 _Z10GPU_S_CalcPfS_S_j_param_3
)
{
	.reg .pred 	%p<3>;
	.reg .f32 	%f<105>;
	.reg .b32 	%r<38>;
	.reg .b64 	%rd<13>;
	// demoted variable
	.shared .align 4 .b8 _ZZ10GPU_S_CalcPfS_S_jE6sMat_A[4096];
	// demoted variable
	.shared .align 4 .b8 _ZZ10GPU_S_CalcPfS_S_jE6sMat_B[4096];

	ld.param.u64 	%rd3, [_Z10GPU_S_CalcPfS_S_j_param_0];
	ld.param.u64 	%rd4, [_Z10GPU_S_CalcPfS_S_j_param_1];
	ld.param.u64 	%rd5, [_Z10GPU_S_CalcPfS_S_j_param_2];
	ld.param.u32 	%r15, [_Z10GPU_S_CalcPfS_S_j_param_3];
	mov.u32 	%r16, %ctaid.y;
	mul.lo.s32 	%r17, %r16, %r15;
	shl.b32 	%r1, %r17, 5;
	add.s32 	%r18, %r15, -1;
	add.s32 	%r2, %r18, %r1;
	setp.lt.u32	%p1, %r2, %r18;
	mov.f32 	%f104, 0f00000000;
	@%p1 bra 	BB1_3;

	mov.u32 	%r19, %tid.x;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r3, %r20, %r15, %r19;
	shl.b32 	%r21, %r20, 7;
	mov.u32 	%r22, _ZZ10GPU_S_CalcPfS_S_jE6sMat_A;
	add.s32 	%r6, %r22, %r21;
	shl.b32 	%r23, %r19, 2;
	add.s32 	%r4, %r6, %r23;
	mov.u32 	%r24, _ZZ10GPU_S_CalcPfS_S_jE6sMat_B;
	add.s32 	%r25, %r24, %r21;
	add.s32 	%r5, %r25, %r23;
	add.s32 	%r7, %r24, %r23;
	shl.b32 	%r8, %r15, 5;
	mov.u32 	%r26, %ctaid.x;
	shl.b32 	%r36, %r26, 5;
	cvta.to.global.u64 	%rd1, %rd3;
	cvta.to.global.u64 	%rd2, %rd4;
	mov.f32 	%f104, 0f00000000;
	mov.u32 	%r37, %r1;

BB1_2:
	add.s32 	%r27, %r3, %r37;
	mul.wide.u32 	%rd6, %r27, 4;
	add.s64 	%rd7, %rd1, %rd6;
	ld.global.f32 	%f6, [%rd7];
	st.shared.f32 	[%r4], %f6;
	add.s32 	%r28, %r3, %r36;
	mul.wide.u32 	%rd8, %r28, 4;
	add.s64 	%rd9, %rd2, %rd8;
	ld.global.f32 	%f7, [%rd9];
	st.shared.f32 	[%r5], %f7;
	bar.sync 	0;
	ld.shared.f32 	%f8, [%r7];
	ld.shared.f32 	%f9, [%r6];
	fma.rn.f32 	%f10, %f9, %f8, %f104;
	ld.shared.f32 	%f11, [%r7+128];
	ld.shared.f32 	%f12, [%r6+4];
	fma.rn.f32 	%f13, %f12, %f11, %f10;
	ld.shared.f32 	%f14, [%r7+256];
	ld.shared.f32 	%f15, [%r6+8];
	fma.rn.f32 	%f16, %f15, %f14, %f13;
	ld.shared.f32 	%f17, [%r7+384];
	ld.shared.f32 	%f18, [%r6+12];
	fma.rn.f32 	%f19, %f18, %f17, %f16;
	ld.shared.f32 	%f20, [%r7+512];
	ld.shared.f32 	%f21, [%r6+16];
	fma.rn.f32 	%f22, %f21, %f20, %f19;
	ld.shared.f32 	%f23, [%r7+640];
	ld.shared.f32 	%f24, [%r6+20];
	fma.rn.f32 	%f25, %f24, %f23, %f22;
	ld.shared.f32 	%f26, [%r7+768];
	ld.shared.f32 	%f27, [%r6+24];
	fma.rn.f32 	%f28, %f27, %f26, %f25;
	ld.shared.f32 	%f29, [%r7+896];
	ld.shared.f32 	%f30, [%r6+28];
	fma.rn.f32 	%f31, %f30, %f29, %f28;
	ld.shared.f32 	%f32, [%r7+1024];
	ld.shared.f32 	%f33, [%r6+32];
	fma.rn.f32 	%f34, %f33, %f32, %f31;
	ld.shared.f32 	%f35, [%r7+1152];
	ld.shared.f32 	%f36, [%r6+36];
	fma.rn.f32 	%f37, %f36, %f35, %f34;
	ld.shared.f32 	%f38, [%r7+1280];
	ld.shared.f32 	%f39, [%r6+40];
	fma.rn.f32 	%f40, %f39, %f38, %f37;
	ld.shared.f32 	%f41, [%r7+1408];
	ld.shared.f32 	%f42, [%r6+44];
	fma.rn.f32 	%f43, %f42, %f41, %f40;
	ld.shared.f32 	%f44, [%r7+1536];
	ld.shared.f32 	%f45, [%r6+48];
	fma.rn.f32 	%f46, %f45, %f44, %f43;
	ld.shared.f32 	%f47, [%r7+1664];
	ld.shared.f32 	%f48, [%r6+52];
	fma.rn.f32 	%f49, %f48, %f47, %f46;
	ld.shared.f32 	%f50, [%r7+1792];
	ld.shared.f32 	%f51, [%r6+56];
	fma.rn.f32 	%f52, %f51, %f50, %f49;
	ld.shared.f32 	%f53, [%r7+1920];
	ld.shared.f32 	%f54, [%r6+60];
	fma.rn.f32 	%f55, %f54, %f53, %f52;
	ld.shared.f32 	%f56, [%r7+2048];
	ld.shared.f32 	%f57, [%r6+64];
	fma.rn.f32 	%f58, %f57, %f56, %f55;
	ld.shared.f32 	%f59, [%r7+2176];
	ld.shared.f32 	%f60, [%r6+68];
	fma.rn.f32 	%f61, %f60, %f59, %f58;
	ld.shared.f32 	%f62, [%r7+2304];
	ld.shared.f32 	%f63, [%r6+72];
	fma.rn.f32 	%f64, %f63, %f62, %f61;
	ld.shared.f32 	%f65, [%r7+2432];
	ld.shared.f32 	%f66, [%r6+76];
	fma.rn.f32 	%f67, %f66, %f65, %f64;
	ld.shared.f32 	%f68, [%r7+2560];
	ld.shared.f32 	%f69, [%r6+80];
	fma.rn.f32 	%f70, %f69, %f68, %f67;
	ld.shared.f32 	%f71, [%r7+2688];
	ld.shared.f32 	%f72, [%r6+84];
	fma.rn.f32 	%f73, %f72, %f71, %f70;
	ld.shared.f32 	%f74, [%r7+2816];
	ld.shared.f32 	%f75, [%r6+88];
	fma.rn.f32 	%f76, %f75, %f74, %f73;
	ld.shared.f32 	%f77, [%r7+2944];
	ld.shared.f32 	%f78, [%r6+92];
	fma.rn.f32 	%f79, %f78, %f77, %f76;
	ld.shared.f32 	%f80, [%r7+3072];
	ld.shared.f32 	%f81, [%r6+96];
	fma.rn.f32 	%f82, %f81, %f80, %f79;
	ld.shared.f32 	%f83, [%r7+3200];
	ld.shared.f32 	%f84, [%r6+100];
	fma.rn.f32 	%f85, %f84, %f83, %f82;
	ld.shared.f32 	%f86, [%r7+3328];
	ld.shared.f32 	%f87, [%r6+104];
	fma.rn.f32 	%f88, %f87, %f86, %f85;
	ld.shared.f32 	%f89, [%r7+3456];
	ld.shared.f32 	%f90, [%r6+108];
	fma.rn.f32 	%f91, %f90, %f89, %f88;
	ld.shared.f32 	%f92, [%r7+3584];
	ld.shared.f32 	%f93, [%r6+112];
	fma.rn.f32 	%f94, %f93, %f92, %f91;
	ld.shared.f32 	%f95, [%r7+3712];
	ld.shared.f32 	%f96, [%r6+116];
	fma.rn.f32 	%f97, %f96, %f95, %f94;
	ld.shared.f32 	%f98, [%r7+3840];
	ld.shared.f32 	%f99, [%r6+120];
	fma.rn.f32 	%f100, %f99, %f98, %f97;
	ld.shared.f32 	%f101, [%r7+3968];
	ld.shared.f32 	%f102, [%r6+124];
	fma.rn.f32 	%f104, %f102, %f101, %f100;
	bar.sync 	0;
	add.s32 	%r36, %r36, %r8;
	add.s32 	%r37, %r37, 32;
	setp.le.u32	%p2, %r37, %r2;
	@%p2 bra 	BB1_2;

BB1_3:
	mov.u32 	%r29, %ctaid.x;
	shl.b32 	%r30, %r29, 5;
	mov.u32 	%r31, %tid.x;
	add.s32 	%r32, %r31, %r30;
	add.s32 	%r33, %r32, %r1;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r34, %r15, %r33;
	cvta.to.global.u64 	%rd10, %rd5;
	mul.wide.u32 	%rd11, %r35, 4;
	add.s64 	%rd12, %rd10, %rd11;
	st.global.f32 	[%rd12], %f104;
	ret;
}


