Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Aug 19 03:25:05 2024
| Host         : plab-imac running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   309 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |    51 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             379 |          127 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |             158 |           60 |
| Yes          | No                    | No                     |            1335 |          408 |
| Yes          | No                    | Yes                    |              60 |           12 |
| Yes          | Yes                   | No                     |            1933 |          663 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                 Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                     |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/cpu_0/inst/mem/interconnect_axi/ram_b_wren                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/translate_axi/M_AXI_WSTRB[3]_i_2_n_0                                                                                                                                                                                                 | design_1_i/cpu_0/inst/mem/translate_axi/M_AXI_WSTRB[3]_i_1_n_0                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/seg7_0/inst/clk_BUFG                | design_1_i/seg7_0/inst/ctl_seg_data[27]_i_1_n_0                                                                                                                                                                                                                | design_1_i/seg7_0/inst/ctl_seg_data[31]_i_1_n_0                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_ARADDR[31]_i_1__0_n_0                                                                                                                                                                                               | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_ARADDR[11]_i_1_n_0                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/main/reg_std_rv32i_0/fwd_reg_addr[4]_i_1_n_0                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/inst_cache/M_AXI_ARADDR[31]_i_1__1_n_0                                                                                                                                                                                               | design_1_i/cpu_0/inst/mem/inst_cache/M_AXI_ARADDR[11]_i_1__1_n_0                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_AWADDR[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_AWADDR[11]_i_1_n_0                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/processing_system7_0/inst/S_AXI_HP0_BVALID                                                                                                                                                                                                          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/seg7_0/inst/clk_BUFG                |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/cpu_monitor_0/inst/cpu_monitor_controller_AXI_inst/p_0_in                                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/seg7_0/inst/clk_BUFG                | design_1_i/seg7_0/inst/COM_RCLK                                                                                                                                                                                                                                | design_1_i/seg7_0/inst/send_en                                                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  design_1_i/seg7_0/inst/clk_BUFG                |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/inst_cache/ram_dualport/E[0]                                                                                                                                                                                                         | design_1_i/cpu_0/inst/mem/inst_cache/r_cnt0                                                                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/w_next_state__0[1]                                                                                                                                                                                                        | design_1_i/cpu_0/inst/mem/data_cache/w_cnt0                                                                                                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/interconnect_axi/ram_b_wren                                                                                                                                                                                                          | design_1_i/cpu_0/inst/mem/data_cache/r_cnt0                                                                                                                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                        |                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/main/reg_std_csr_0/fwd_csr_addr[11]_i_1_n_0                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/exec/ram_reg_2_i_11__0_0[0]                                                                                                                                                                                                    | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                7 |             12 |         1.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  design_1_i/seg7_0/inst/clk_BUFG                | design_1_i/seg7_0/inst/cs_cnt                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                 |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                      |                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                4 |             17 |         4.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/inst_cache/cache_written1                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_ARADDR[31]_i_1__0_n_0                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/cache_written1                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/data_cache/M_AXI_AWADDR[31]_i_1_n_0                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/inst_cache/M_AXI_ARADDR[31]_i_1__1_n_0                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                      |                                                                                                                                                                                                                                                                                 |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               13 |             24 |         1.85 |
|  design_1_i/seg7_0/inst/clk_BUFG                | design_1_i/seg7_0/inst/ctl_seg_data[27]_i_1_n_0                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |                4 |             28 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               15 |             29 |         1.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/csr_w_addr_reg[6]_1[0]                                                                                                                                                                                                   | design_1_i/cpu_0/inst/core/main/trap/RST_0[0]                                                                                                                                                                                                                                   |               10 |             31 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/mtime_reg[0][31][0]                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/cpu_0/inst/clint/itimer[0]_i_1_n_0                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/mem_w_addr_reg[2]_0                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/mem_w_addr_reg[15]_1[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/csr_w_addr_reg[0]_0[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_monitor_0/inst/cpu_monitor_controller_AXI_inst/slv_reg_rden__0                                                                                                                                                                                  | design_1_i/cpu_monitor_0/inst/cpu_monitor_controller_AXI_inst/p_0_in                                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/fetch/pc_reg[29]_1[0]                                                                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/csr_w_addr_reg[6]_0[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/fetch/pc[0]_i_1_n_0                                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/rom_dualport/inst_rvalid                                                                                                                                                                                                             | design_1_i/cpu_0/inst/core/cache_inst[31]_i_1_n_0                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/mem_w_addr_reg[15]_0[0]                                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/csr_w_addr_reg[2]_0[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/csr_w_addr_reg[6]_2[0]                                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/exec/FSM_onehot_sr_state_reg[1][0]                                                                                                                                                                                             | design_1_i/cpu_0/inst/core/main/exec/RST_0[0]                                                                                                                                                                                                                                   |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/reg_w_rd_reg[3]_0[0]                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/translate_axi/rdata_cache[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/exec/rs1_data_reg[7]_1[0]                                                                                                                                                                                                      | design_1_i/cpu_0/inst/core/main/exec/RST_1[0]                                                                                                                                                                                                                                   |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/translate_axi/M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/translate_axi/M_AXI_WDATA[31]_i_1_n_0                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/mem/translate_axi/M_AXI_AWADDR[31]_i_1__0_n_0                                                                                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                                                              |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/reg_std_csr_0/E[0]                                                                                                                                                                                                             | design_1_i/cpu_0/inst/core/cache_inst[31]_i_1_n_0                                                                                                                                                                                                                               |               28 |             38 |         1.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/cpu_0/inst/mem/interconnect_axi/M_AXI_RVALID_0                                                                                                                                                                                                                       |               10 |             42 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                 |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                 |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/reg_std_csr_0/E[0]                                                                                                                                                                                                             | design_1_i/cpu_0/inst/core/fwd_exec_addr[11]_i_1_n_0                                                                                                                                                                                                                            |               18 |             45 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/check/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/cache_inst[31]_i_1_n_0                                                                                                                                                                                                                               |               25 |             47 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             52 |         3.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               16 |             52 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/main/exec/imm                                                                                                                                                                                                                                        |               66 |            189 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/check/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/fwd_exec_addr[11]_i_1_n_0                                                                                                                                                                                                                            |               58 |            199 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/E[0]                                                                                                                                                                                                                     | design_1_i/cpu_0/inst/core/fwd_exec_addr[11]_i_1_n_0                                                                                                                                                                                                                            |              115 |            359 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                 |              125 |            371 |         2.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/cpu_0/inst/core/main/mread/RST_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                 |              328 |            992 |         3.02 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


