{
	"design__instance__displacement__total": 0,
	"design__instance__displacement__mean": 0,
	"design__instance__displacement__max": 0,
	"route__wirelength__estimated": 26798.1,
	"design__violations": 0,
	"design__violations": 0,
	"design__io": 103,
	"design__die__area": 33965.4,
	"design__core__area": 27858,
	"design__instance__count": 1895,
	"design__instance__area": 12502,
	"design__instance__count__stdcell": 1895,
	"design__instance__area__stdcell": 12502,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.448776,
	"design__instance__utilization__stdcell": 0.448776,
	"design__instance__count__class:fill_cell": 122,
	"design__instance__count__class:tap_cell": 378,
	"design__instance__count__class:buffer": 1,
	"design__instance__count__class:timing_repair_buffer": 312,
	"design__instance__count__class:inverter": 28,
	"design__instance__count__class:sequential_cell": 154,
	"design__instance__count__class:multi_input_combinational_cell": 1022,
	"design__io": 103,
	"design__die__area": 33965.4,
	"design__core__area": 27858,
	"design__instance__count": 1895,
	"design__instance__area": 12502,
	"design__instance__count__stdcell": 1895,
	"design__instance__area__stdcell": 12502,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.448776,
	"design__instance__utilization__stdcell": 0.448776,
	"flow__warnings__count": 0,
	"flow__errors__count": 0
}