<profile>

<section name = "Vitis HLS Report for 'Row_Wise_Synch'" level="0">
<item name = "Date">Thu Oct 13 07:49:23 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">v4</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7cg-fbvb900-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 204293, 25.000 ns, 1.021 ms, 5, 204293, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152">Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, 2, 34, 10.000 ns, 0.170 us, 2, 34, no</column>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161">Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, 2, 226, 10.000 ns, 1.130 us, 2, 226, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_319_1_VITIS_LOOP_322_2_VITIS_LOOP_325_3">0, 204288, 10 ~ 266, -, -, 0 ~ 768, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 307, -</column>
<column name="FIFO">7, -, 163, 63, -</column>
<column name="Instance">-, 1, 277, 545, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 223, -</column>
<column name="Register">-, -, 273, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">1, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152">Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5, 0, 0, 19, 112, 0</column>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161">Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7, 0, 0, 93, 304, 0</column>
<column name="mul_32ns_8ns_40_2_1_U243">mul_32ns_8ns_40_2_1, 0, 1, 165, 49, 0</column>
<column name="mul_8ns_8ns_16_1_1_U242">mul_8ns_8ns_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8ns_8ns_16_1_1_U244">mul_8ns_8ns_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_4_1_U245">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="Row_Buffer_fifo_U">7, 163, 0, -, 2560, 32, 81920</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1057_1_fu_340_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln1057_fu_403_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln325_fu_383_p2">+, 0, 0, 15, 8, 1</column>
<column name="pny_5_fu_377_p2">+, 0, 0, 15, 8, 1</column>
<column name="sub_i_i_fu_285_p2">+, 0, 0, 16, 9, 2</column>
<column name="sub_ln319_fu_260_p2">-, 0, 0, 16, 9, 9</column>
<column name="cmp_fu_320_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="cmp_i_i_fu_330_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="cmp_i_i_mid130_fu_303_p2">icmp, 0, 0, 11, 9, 1</column>
<column name="cmp_i_i_mid1_fu_457_p2">icmp, 0, 0, 11, 9, 9</column>
<column name="cmp_mid1_fu_441_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="empty_171_fu_246_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1057_6_fu_335_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1057_7_fu_352_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1057_8_fu_365_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln1057_fu_309_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln317_fu_432_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln325_fu_389_p2">or, 0, 0, 2, 1, 1</column>
<column name="pnx_3_fu_395_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln1057_3_fu_409_p3">select, 0, 0, 16, 1, 1</column>
<column name="select_ln1057_fu_469_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln317_1_fu_436_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln317_2_fu_370_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln317_3_fu_446_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln317_4_fu_462_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln317_fu_357_p3">select, 0, 0, 8, 1, 1</column>
<column name="smax2_fu_250_p3">select, 0, 0, 8, 1, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Row_Buffer_read">9, 2, 1, 2</column>
<column name="Row_Buffer_write">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c_fft_row_op_st_read">9, 2, 1, 2</column>
<column name="c_row_op_st_din">9, 2, 32, 64</column>
<column name="c_row_op_st_write">14, 3, 1, 3</column>
<column name="ctrl1_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl1_reg_c18_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_blk_n">9, 2, 1, 2</column>
<column name="ctrl2_reg_c23_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten16_fu_98">9, 2, 16, 32</column>
<column name="indvar_flatten34_fu_102">9, 2, 32, 64</column>
<column name="layer1_reg_blk_n">9, 2, 1, 2</column>
<column name="layer1_reg_c28_blk_n">9, 2, 1, 2</column>
<column name="pnx_fu_90">9, 2, 8, 16</column>
<column name="pny_fu_94">9, 2, 8, 16</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="bound13_reg_555">16, 0, 16, 0</column>
<column name="bound21_reg_601">32, 0, 32, 0</column>
<column name="bound5_reg_596">40, 0, 40, 0</column>
<column name="bound_reg_591">16, 0, 16, 0</column>
<column name="cmp_i_i_mid130_reg_606">1, 0, 1, 0</column>
<column name="cmp_i_i_reg_621">1, 0, 1, 0</column>
<column name="cmp_reg_616">1, 0, 1, 0</column>
<column name="empty_168_reg_519">16, 0, 16, 0</column>
<column name="empty_169_reg_524">8, 0, 8, 0</column>
<column name="empty_170_reg_541">8, 0, 8, 0</column>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_328_4_VITIS_LOOP_331_5_fu_152_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_Row_Wise_Synch_Pipeline_VITIS_LOOP_340_6_VITIS_LOOP_343_7_fu_161_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1057_7_reg_629">1, 0, 1, 0</column>
<column name="icmp_ln1057_reg_611">1, 0, 1, 0</column>
<column name="indvar_flatten16_fu_98">16, 0, 16, 0</column>
<column name="indvar_flatten34_fu_102">32, 0, 32, 0</column>
<column name="pnx_fu_90">8, 0, 8, 0</column>
<column name="pny_5_reg_647">8, 0, 8, 0</column>
<column name="pny_fu_94">8, 0, 8, 0</column>
<column name="select_ln317_2_reg_640">1, 0, 1, 0</column>
<column name="select_ln317_3_reg_654">1, 0, 1, 0</column>
<column name="select_ln317_4_reg_659">1, 0, 1, 0</column>
<column name="select_ln317_reg_635">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="sub_i_i_reg_585">9, 0, 9, 0</column>
<column name="sub_ln319_reg_570">9, 0, 9, 0</column>
<column name="tmp_s_reg_550">8, 0, 8, 0</column>
<column name="y_reg_532">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Row_Wise_Synch, return value</column>
<column name="c_fft_row_op_st_dout">in, 32, ap_fifo, c_fft_row_op_st, pointer</column>
<column name="c_fft_row_op_st_empty_n">in, 1, ap_fifo, c_fft_row_op_st, pointer</column>
<column name="c_fft_row_op_st_read">out, 1, ap_fifo, c_fft_row_op_st, pointer</column>
<column name="c_row_op_st_din">out, 32, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_full_n">in, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="c_row_op_st_write">out, 1, ap_fifo, c_row_op_st, pointer</column>
<column name="ctrl1_reg_dout">in, 32, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_empty_n">in, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl1_reg_read">out, 1, ap_fifo, ctrl1_reg, pointer</column>
<column name="ctrl2_reg_dout">in, 32, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_empty_n">in, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="ctrl2_reg_read">out, 1, ap_fifo, ctrl2_reg, pointer</column>
<column name="layer1_reg_dout">in, 32, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_empty_n">in, 1, ap_fifo, layer1_reg, pointer</column>
<column name="layer1_reg_read">out, 1, ap_fifo, layer1_reg, pointer</column>
<column name="ctrl1_reg_c18_din">out, 32, ap_fifo, ctrl1_reg_c18, pointer</column>
<column name="ctrl1_reg_c18_full_n">in, 1, ap_fifo, ctrl1_reg_c18, pointer</column>
<column name="ctrl1_reg_c18_write">out, 1, ap_fifo, ctrl1_reg_c18, pointer</column>
<column name="ctrl2_reg_c23_din">out, 32, ap_fifo, ctrl2_reg_c23, pointer</column>
<column name="ctrl2_reg_c23_full_n">in, 1, ap_fifo, ctrl2_reg_c23, pointer</column>
<column name="ctrl2_reg_c23_write">out, 1, ap_fifo, ctrl2_reg_c23, pointer</column>
<column name="layer1_reg_c28_din">out, 32, ap_fifo, layer1_reg_c28, pointer</column>
<column name="layer1_reg_c28_full_n">in, 1, ap_fifo, layer1_reg_c28, pointer</column>
<column name="layer1_reg_c28_write">out, 1, ap_fifo, layer1_reg_c28, pointer</column>
</table>
</item>
</section>
</profile>
