
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010280                       # Number of seconds simulated
sim_ticks                                 10279610100                       # Number of ticks simulated
final_tick                                10279610100                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  89013                       # Simulator instruction rate (inst/s)
host_op_rate                                    89013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14293449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 692752                       # Number of bytes of host memory used
host_seconds                                   719.18                       # Real time elapsed on the host
sim_insts                                    64016505                       # Number of instructions simulated
sim_ops                                      64016505                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        128704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        875072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data        612416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data        531904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data        523008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data        554048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data        517952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data        526400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data        560448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data        563968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data        517568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data        527616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data        531776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data        571584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data        518144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data        527936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data        548544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9154752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       128704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        146368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      5621632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5621632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          13673                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data           9569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data           8311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data           8172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data           8657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data           8093                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data           8225                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data           8757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data           8812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data           8087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data           8244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data           8309                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data           8931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data           8096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data           8249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data           8571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              143043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         87838                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87838                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         12520319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data         85126964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          1226506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         59575800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst           136970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         51743597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            24904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         50878194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst            43581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         53897764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst            24904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         50386347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            18678                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         51208168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst            12452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         54520356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             6226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         54862781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         50348991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             6226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         51326460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         51731145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           124518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         55603665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst            12452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         50405025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst            12452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         51357590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst            68485                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         53362335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             890573856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     12520319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      1226506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst       136970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        24904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst        43581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst        24904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        18678                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst        12452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         6226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         6226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       124518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst        12452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst        12452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst        68485                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14238672                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       546872104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            546872104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       546872104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        12520319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data        85126964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         1226506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        59575800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst          136970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        51743597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           24904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        50878194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst           43581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        53897764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst           24904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        50386347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           18678                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        51208168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst           12452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        54520356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            6226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        54862781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        50348991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            6226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        51326460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        51731145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          124518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        55603665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst           12452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        50405025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst           12452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        51357590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst           68485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        53362335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1437445959                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                332848                       # Number of BP lookups
system.cpu00.branchPred.condPredicted          167587                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5336                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups             233794                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                210837                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           90.180672                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 79723                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               86                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          1702                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits              991                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            711                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          232                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                    1175854                       # DTB read hits
system.cpu00.dtb.read_misses                     7888                       # DTB read misses
system.cpu00.dtb.read_acv                           2                       # DTB read access violations
system.cpu00.dtb.read_accesses                1183742                       # DTB read accesses
system.cpu00.dtb.write_hits                    353213                       # DTB write hits
system.cpu00.dtb.write_misses                   59162                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                412375                       # DTB write accesses
system.cpu00.dtb.data_hits                    1529067                       # DTB hits
system.cpu00.dtb.data_misses                    67050                       # DTB misses
system.cpu00.dtb.data_acv                           2                       # DTB access violations
system.cpu00.dtb.data_accesses                1596117                       # DTB accesses
system.cpu00.itb.fetch_hits                    767543                       # ITB hits
system.cpu00.itb.fetch_misses                     160                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                767703                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               1703                       # Number of system calls
system.cpu00.numCycles                        8527724                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            96329                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      7376472                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    332848                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches           291551                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                     8182987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 48518                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                114                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         7034                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  767543                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2619                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples          8310793                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            0.887577                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.246345                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                6958903     83.73%     83.73% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  35377      0.43%     84.16% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                 258596      3.11%     87.27% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  29320      0.35%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                 269943      3.25%     90.87% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  49136      0.59%     91.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  89250      1.07%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  87153      1.05%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                 533115      6.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total            8310793                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.039031                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.864999                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                 263154                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles             7183442                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  334180                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles              507399                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                22618                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              81605                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1681                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              6493249                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                6963                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                22618                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 385673                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               3108740                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        95633                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  641063                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4057066                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              6326797                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2850                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              2089310                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1655404                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               277920                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands           5427844                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             9150981                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        5132737                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups         4017992                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps             3930803                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                1497041                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             2310                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1968                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                 3385235                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads            1198173                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            532706                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads          371616                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         194862                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                  6223450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3199                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                 5922591                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            6640                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined       1881211                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       784820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          495                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples      8310793                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.712638                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.205566                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0           4836383     58.19%     58.19% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           2248069     27.05%     85.24% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2            713800      8.59%     93.83% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3            217025      2.61%     96.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4            114663      1.38%     97.82% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             65112      0.78%     98.61% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             43774      0.53%     99.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             26745      0.32%     99.46% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8             45222      0.54%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total       8310793                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4603     10.37%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    0      0.00%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     10.37% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               8237     18.55%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     28.92% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                24632     55.48%     84.41% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6923     15.59%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu             1753437     29.61%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                251      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     29.61% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           1713581     28.93%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                11      0.00%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     58.54% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult           852373     14.39%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.94% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead            1188320     20.06%     93.00% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            414618      7.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total              5922591                       # Type of FU issued
system.cpu00.iq.rate                         0.694510                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     44395                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.007496                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads         14475238                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes         5244354                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses      2869048                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads           5731772                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes          2864008                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses      2861639                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses              3096939                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses               2870047                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads           9629                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       595460                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          507                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores       320577                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          260                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        99311                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                22618                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                989530                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              799602                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           6292793                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1014                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts             1198173                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             532706                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1872                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                44189                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              649800                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          507                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1523                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         2949                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4472                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts             5913588                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts             1183759                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            9003                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                       66144                       # number of nop insts executed
system.cpu00.iew.exec_refs                    1596173                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 287756                       # Number of branches executed
system.cpu00.iew.exec_stores                   412414                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.693454                       # Inst execution rate
system.cpu00.iew.wb_sent                      5799974                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                     5730687                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                 4525107                       # num instructions producing a value
system.cpu00.iew.wb_consumers                 5918952                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.672007                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.764512                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts       1879169                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3695                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples      8062551                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.546189                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.299211                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0      5840393     72.44%     72.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      1333069     16.53%     88.97% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2       495027      6.14%     95.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3       140257      1.74%     96.85% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        20499      0.25%     97.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5        80890      1.00%     98.11% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        11994      0.15%     98.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7        22007      0.27%     98.53% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8       118415      1.47%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total      8062551                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts            4403673                       # Number of instructions committed
system.cpu00.commit.committedOps              4403673                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       814842                       # Number of memory references committed
system.cpu00.commit.loads                      602713                       # Number of loads committed
system.cpu00.commit.membars                      1140                       # Number of memory barriers committed
system.cpu00.commit.branches                   241933                       # Number of branches committed
system.cpu00.commit.fp_insts                  2860888                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                 1784352                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              75183                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        58236      1.32%      1.32% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         963882     21.89%     23.21% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           244      0.01%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     23.22% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      1713053     38.90%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           10      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     62.12% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult       852265     19.35%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        603853     13.71%     95.18% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       212130      4.82%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total         4403673                       # Class of committed instruction
system.cpu00.commit.bw_lim_events              118415                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                   13986725                       # The number of ROB reads
system.cpu00.rob.rob_writes                  12814013                       # The number of ROB writes
system.cpu00.timesIdled                          1500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        216931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     326377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                   4345437                       # Number of Instructions Simulated
system.cpu00.committedOps                     4345437                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.962455                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.962455                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.509566                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.509566                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                4543263                       # number of integer regfile reads
system.cpu00.int_regfile_writes               2262209                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                 4016755                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                2836025                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  3017                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2496                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           69185                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.792962                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs           1133582                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           69249                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           16.369652                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        87548688                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.792962                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.996765                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.996765                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         2648162                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        2648162                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       996896                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        996896                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data       134383                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       134383                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          975                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          975                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1233                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1233                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data      1131279                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total        1131279                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data      1131279                       # number of overall hits
system.cpu00.dcache.overall_hits::total       1131279                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        79038                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        79038                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        76500                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        76500                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          322                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          322                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           13                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data       155538                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       155538                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data       155538                       # number of overall misses
system.cpu00.dcache.overall_misses::total       155538                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data   6983543871                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total   6983543871                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  10959465210                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  10959465210                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4245777                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4245777                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       103329                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  17943009081                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  17943009081                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  17943009081                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  17943009081                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data      1075934                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total      1075934                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       210883                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1246                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data      1286817                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total      1286817                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data      1286817                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total      1286817                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.073460                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.073460                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.362760                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.362760                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.248265                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.248265                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.010433                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.120870                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.120870                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.120870                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.120870                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 88356.788772                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 88356.788772                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 143260.983137                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 143260.983137                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 13185.642857                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 13185.642857                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  7948.384615                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 115360.934826                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 115360.934826                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 115360.934826                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 115360.934826                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       359309                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          176                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           10893                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets            18                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    32.985312                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets     9.777778                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        61113                       # number of writebacks
system.cpu00.dcache.writebacks::total           61113                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data        48880                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total        48880                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        37341                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        37341                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          137                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        86221                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        86221                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        86221                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        86221                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data        30158                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total        30158                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        39159                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        39159                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          185                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        69317                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        69317                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        69317                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        69317                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data   2678786910                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total   2678786910                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   4856603051                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   4856603051                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      2010852                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      2010852                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        88236                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   7535389961                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   7535389961                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   7535389961                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   7535389961                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.028030                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.028030                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.185691                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.185691                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142637                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142637                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.010433                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.053867                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.053867                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.053867                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.053867                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 88825.084886                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 88825.084886                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 124022.652545                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 124022.652545                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 10869.470270                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10869.470270                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  6787.384615                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 108709.118413                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 108709.118413                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 108709.118413                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 108709.118413                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7161                       # number of replacements
system.cpu00.icache.tags.tagsinuse         507.018076                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            758805                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7673                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           98.892871                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       534179583                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   507.018076                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.990270                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.990270                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          175                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         1542755                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        1542755                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       758805                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        758805                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       758805                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         758805                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       758805                       # number of overall hits
system.cpu00.icache.overall_hits::total        758805                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8736                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8736                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8736                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8736                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8736                       # number of overall misses
system.cpu00.icache.overall_misses::total         8736                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    698551640                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    698551640                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    698551640                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    698551640                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    698551640                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    698551640                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       767541                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       767541                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       767541                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       767541                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       767541                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       767541                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.011382                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.011382                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.011382                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.011382                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.011382                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.011382                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 79962.413004                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 79962.413004                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 79962.413004                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 79962.413004                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 79962.413004                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 79962.413004                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          993                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              47                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    21.127660                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7161                       # number of writebacks
system.cpu00.icache.writebacks::total            7161                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1062                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1062                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1062                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1062                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1062                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1062                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7674                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7674                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7674                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7674                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7674                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7674                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    506273786                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    506273786                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    506273786                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    506273786                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    506273786                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    506273786                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.009998                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.009998                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.009998                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.009998                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.009998                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 65972.606985                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 65972.606985                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 65972.606985                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 65972.606985                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 65972.606985                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 65972.606985                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                236907                       # Number of BP lookups
system.cpu01.branchPred.condPredicted          103787                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             542                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups             167809                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                162564                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           96.874423                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 66325                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            86                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    1058497                       # DTB read hits
system.cpu01.dtb.read_misses                     6497                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                1064994                       # DTB read accesses
system.cpu01.dtb.write_hits                    261832                       # DTB write hits
system.cpu01.dtb.write_misses                   57566                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                319398                       # DTB write accesses
system.cpu01.dtb.data_hits                    1320329                       # DTB hits
system.cpu01.dtb.data_misses                    64063                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                1384392                       # DTB accesses
system.cpu01.itb.fetch_hits                    674214                       # ITB hits
system.cpu01.itb.fetch_misses                      58                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                674272                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        7924900                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            14966                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                      6634769                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                    236907                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           228890                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     7797470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 36935                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        68634                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2775                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                  674214                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 302                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          7902350                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            0.839594                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.195500                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                6691065     84.67%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                  23317      0.30%     84.97% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 241951      3.06%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                  16881      0.21%     88.24% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 249637      3.16%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  40611      0.51%     91.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  78609      0.99%     92.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                  78582      0.99%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                 481697      6.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            7902350                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.029894                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      0.837205                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 182573                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             6893580                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                  254485                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              484862                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                18216                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              66351                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 257                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts              5825769                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 979                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                18216                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 293996                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles               3214780                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        17638                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                  550369                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             3738717                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts              5679953                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 261                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents              2105004                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1558649                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                48086                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands           5035729                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups             8370812                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups        4355213                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups         4015594                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps             3644111                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                1391618                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              218                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          206                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 3275524                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            1085474                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores            429583                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads          353477                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores         147036                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                  5666281                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               230                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                 5385262                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued            5082                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined       1754267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       717191                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           66                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      7902350                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       0.681476                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.142627                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           4599305     58.20%     58.20% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1           2207942     27.94%     86.14% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            675792      8.55%     94.69% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            186735      2.36%     97.06% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             88799      1.12%     98.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5             50765      0.64%     98.82% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6             33300      0.42%     99.24% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7             20986      0.27%     99.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8             38726      0.49%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       7902350                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  6125     19.11%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     19.11% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult               8211     25.62%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     44.73% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                16973     52.96%     97.68% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 742      2.32%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             1436836     26.68%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                 55      0.00%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     26.68% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           1709405     31.74%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     58.42% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult           852093     15.82%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.25% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            1066750     19.81%     94.06% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite            320119      5.94%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total              5385262                       # Type of FU issued
system.cpu01.iq.rate                         0.679537                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                     32051                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.005952                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         12988693                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         4562738                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      2364248                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads           5721314                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes          2858103                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses      2856531                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              2552546                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses               2864763                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads           2804                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads       566784                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores       299729                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked        81152                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                18216                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles               1166596                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              714775                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts           5667500                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              92                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             1085474                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts             429583                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              198                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                44117                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              564727                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           64                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          292                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts             5382522                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             1064994                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            2740                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                         989                       # number of nop insts executed
system.cpu01.iew.exec_refs                    1384392                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                 213321                       # Number of branches executed
system.cpu01.iew.exec_stores                   319398                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.679191                       # Inst execution rate
system.cpu01.iew.wb_sent                      5285506                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                     5220779                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                 4284565                       # num instructions producing a value
system.cpu01.iew.wb_consumers                 5581775                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.658782                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.767599                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts       1753384                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           164                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      7604333                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     0.514552                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     1.203469                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      5498090     72.30%     72.30% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1      1303703     17.14%     89.45% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       477152      6.27%     95.72% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       132452      1.74%     97.46% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         9654      0.13%     97.59% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5        74102      0.97%     98.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6         2350      0.03%     98.60% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7        20408      0.27%     98.86% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8        86422      1.14%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      7604333                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts            3912821                       # Number of instructions committed
system.cpu01.commit.committedOps              3912821                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                       648544                       # Number of memory references committed
system.cpu01.commit.loads                      518690                       # Number of loads committed
system.cpu01.commit.membars                        23                       # Number of memory barriers committed
system.cpu01.commit.branches                   177433                       # Number of branches committed
system.cpu01.commit.fp_insts                  2856049                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                 1356069                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              65891                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass          581      0.01%      0.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu         702507     17.95%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult            52      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     17.97% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      1709120     43.68%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult       851993     21.77%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead        518713     13.26%     96.68% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite       129855      3.32%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total         3912821                       # Class of committed instruction
system.cpu01.commit.bw_lim_events               86422                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   12951806                       # The number of ROB reads
system.cpu01.rob.rob_writes                  11561769                       # The number of ROB writes
system.cpu01.timesIdled                           188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         22550                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     929200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                   3912244                       # Number of Instructions Simulated
system.cpu01.committedOps                     3912244                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             2.025666                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       2.025666                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.493665                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.493665                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                3841113                       # number of integer regfile reads
system.cpu01.int_regfile_writes               1915768                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                 4014726                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                2834973                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   324                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements           51775                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          60.419623                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            997633                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs           51838                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           19.245206                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle       568345491                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    60.419623                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.944057                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.944057                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses         2274329                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses        2274329                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data       909508                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total        909508                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data        88044                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        88044                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           22                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           23                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           23                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data       997552                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total         997552                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data       997552                       # number of overall hits
system.cpu01.dcache.overall_hits::total        997552                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data        71793                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total        71793                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data        41783                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        41783                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            9                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       113576                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       113576                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       113576                       # number of overall misses
system.cpu01.dcache.overall_misses::total       113576                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data   9199505097                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total   9199505097                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data   5632552855                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total   5632552855                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        65016                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        41796                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  14832057952                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  14832057952                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  14832057952                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  14832057952                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data       981301                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total       981301                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total       129827                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      1111128                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      1111128                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      1111128                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      1111128                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.073161                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.073161                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.321836                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.321836                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.290323                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.148148                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.102217                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.102217                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.102217                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.102217                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 128139.304626                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 128139.304626                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 134804.893258                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 134804.893258                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total         7224                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total        10449                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 130591.480172                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 130591.480172                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 130591.480172                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 130591.480172                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       211638                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            7132                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             6                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    29.674425                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets    26.166667                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        47194                       # number of writebacks
system.cpu01.dcache.writebacks::total           47194                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data        51809                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total        51809                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         9793                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         9793                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data        61602                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total        61602                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data        61602                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total        61602                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data        19984                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total        19984                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data        31990                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total        31990                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data        51974                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total        51974                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data        51974                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total        51974                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   2662473699                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   2662473699                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data   3845949706                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total   3845949706                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        38313                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6508423405                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6508423405                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6508423405                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6508423405                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020365                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020365                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.246405                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.246405                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.193548                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.148148                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.046776                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.046776                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.046776                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.046776                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 133230.269165                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 133230.269165                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 120223.498156                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 120223.498156                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         9288                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 125224.600858                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 125224.600858                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 125224.600858                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 125224.600858                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             102                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.417234                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs            673610                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             480                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         1403.354167                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.417234                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.657065                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.657065                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          378                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3          373                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         1348908                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        1348908                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst       673610                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        673610                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst       673610                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         673610                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst       673610                       # number of overall hits
system.cpu01.icache.overall_hits::total        673610                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          604                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          604                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          604                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          604                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          604                       # number of overall misses
system.cpu01.icache.overall_misses::total          604                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     71928594                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     71928594                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     71928594                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     71928594                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     71928594                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     71928594                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst       674214                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       674214                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst       674214                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       674214                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst       674214                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       674214                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000896                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000896                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000896                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000896                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000896                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 119087.076159                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 119087.076159                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 119087.076159                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 119087.076159                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 119087.076159                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 119087.076159                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          102                       # number of writebacks
system.cpu01.icache.writebacks::total             102                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          124                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          124                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          124                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          124                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          124                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          480                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          480                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          480                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          480                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          480                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     51143211                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     51143211                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     51143211                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     51143211                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     51143211                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     51143211                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 106548.356250                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 106548.356250                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 106548.356250                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 106548.356250                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 106548.356250                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 106548.356250                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                240408                       # Number of BP lookups
system.cpu02.branchPred.condPredicted          107510                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             475                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups             170328                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                164108                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           96.348222                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 66237                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    1099763                       # DTB read hits
system.cpu02.dtb.read_misses                     6879                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                1106642                       # DTB read accesses
system.cpu02.dtb.write_hits                    264129                       # DTB write hits
system.cpu02.dtb.write_misses                   56183                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                320312                       # DTB write accesses
system.cpu02.dtb.data_hits                    1363892                       # DTB hits
system.cpu02.dtb.data_misses                    63062                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                1426954                       # DTB accesses
system.cpu02.itb.fetch_hits                    676424                       # ITB hits
system.cpu02.itb.fetch_misses                      63                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                676487                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        7849053                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            11979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                      6662975                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                    240408                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           230345                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     7744468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 36559                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        70476                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1855                       # Number of stall cycles due to pending traps
system.cpu02.fetch.CacheLines                  676424                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          7847088                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            0.849102                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.205396                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                6629196     84.48%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                  23799      0.30%     84.78% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 243239      3.10%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                  19126      0.24%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 250145      3.19%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  40499      0.52%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  78661      1.00%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                  79105      1.01%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                 483318      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            7847088                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.030629                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      0.848889                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 182096                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             6832841                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                  253802                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              489821                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                18052                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              66214                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 238                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts              5860167                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 948                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                18052                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 294917                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles               3105913                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        11111                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                  553099                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             3793520                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts              5716934                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                  39                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents              2095818                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1608986                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                68634                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands           5062808                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups             8417788                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups        4400994                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups         4016790                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps             3679873                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                1382935                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              171                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          156                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 3296212                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            1097635                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores            433596                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads          352724                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores         172138                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                  5702589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               173                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                 5444694                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued            4909                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined       1742910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       728807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      7847088                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.693849                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.146102                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           4520076     57.60%     57.60% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1           2208282     28.14%     85.74% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            683514      8.71%     94.45% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            195293      2.49%     96.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4             99384      1.27%     98.21% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5             52175      0.66%     98.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6             31410      0.40%     99.27% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7             18998      0.24%     99.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8             37956      0.48%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       7847088                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  2314      6.68%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      6.68% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult               8229     23.74%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     30.41% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                23255     67.09%     97.50% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 866      2.50%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             1452000     26.67%     26.67% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                  6      0.00%     26.67% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     26.67% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           1710968     31.42%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     58.09% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult           852305     15.65%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.75% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            1108406     20.36%     94.10% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite            321005      5.90%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total              5444694                       # Type of FU issued
system.cpu02.iq.rate                         0.693675                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                     34664                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.006367                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         13051035                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         4585536                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      2390467                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads           5725014                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes          2860205                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses      2858355                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              2612733                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses               2866621                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads           3061                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads       563021                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores       297788                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       116182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                18052                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                982785                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              803811                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts           5703641                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             1097635                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts             433596                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              154                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                44332                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              653820                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          241                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                289                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts             5441926                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             1106642                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            2768                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                         879                       # number of nop insts executed
system.cpu02.iew.exec_refs                    1426954                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                 217026                       # Number of branches executed
system.cpu02.iew.exec_stores                   320312                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.693323                       # Inst execution rate
system.cpu02.iew.wb_sent                      5312446                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                     5248822                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                 4296302                       # num instructions producing a value
system.cpu02.iew.wb_consumers                 5587680                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.668720                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.768888                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts       1741515                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           127                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             248                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      7548921                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     0.524615                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     1.222717                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      5435164     72.00%     72.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1      1304614     17.28%     89.28% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       477413      6.32%     95.61% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       131115      1.74%     97.34% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4        11257      0.15%     97.49% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5        74554      0.99%     98.48% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6         4439      0.06%     98.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7        19859      0.26%     98.80% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8        90506      1.20%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      7548921                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts            3960278                       # Number of instructions committed
system.cpu02.commit.committedOps              3960278                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                       670422                       # Number of memory references committed
system.cpu02.commit.loads                      534614                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                   181212                       # Number of branches committed
system.cpu02.commit.fp_insts                  2857783                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                 1403061                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              65807                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass          430      0.01%      0.01% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu         726622     18.35%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      1710590     43.19%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult       852197     21.52%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.07% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead        534628     13.50%     96.57% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite       135809      3.43%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total         3960278                       # Class of committed instruction
system.cpu02.commit.bw_lim_events               90506                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   12929601                       # The number of ROB reads
system.cpu02.rob.rob_writes                  11631250                       # The number of ROB writes
system.cpu02.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          1965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                    1005047                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                   3959852                       # Number of Instructions Simulated
system.cpu02.committedOps                     3959852                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.982158                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.982158                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.504501                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.504501                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                3904101                       # number of integer regfile reads
system.cpu02.int_regfile_writes               1934868                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                 4015789                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                2835707                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   195                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements           53944                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          60.261718                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           1010049                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           54005                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           18.702879                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       578054934                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    60.261718                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.941589                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.941589                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses         2305178                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses        2305178                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data       918845                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        918845                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data        91157                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total        91157                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           17                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           14                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      1010002                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        1010002                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      1010002                       # number of overall hits
system.cpu02.dcache.overall_hits::total       1010002                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data        70846                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        70846                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data        44633                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        44633                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            4                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       115479                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       115479                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       115479                       # number of overall misses
system.cpu02.dcache.overall_misses::total       115479                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data   6914961279                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total   6914961279                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data   6079693524                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total   6079693524                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  12994654803                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  12994654803                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  12994654803                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  12994654803                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data       989691                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       989691                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data       135790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       135790                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      1125481                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      1125481                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      1125481                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      1125481                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.071584                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.071584                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.328691                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.328691                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.190476                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.102604                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.102604                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.102604                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.102604                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 97605.528597                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 97605.528597                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 136215.211256                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 136215.211256                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6095.250000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  7256.250000                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 112528.293482                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 112528.293482                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 112528.293482                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 112528.293482                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       252479                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          417                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            8411                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets            14                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    30.017715                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets    29.785714                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        50755                       # number of writebacks
system.cpu02.dcache.writebacks::total           50755                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data        48865                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total        48865                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data        12459                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total        12459                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data        61324                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total        61324                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data        61324                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total        61324                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data        21981                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total        21981                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data        32174                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total        32174                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data        54155                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total        54155                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data        54155                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total        54155                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   2601089307                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   2601089307                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data   3915340842                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total   3915340842                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        24381                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   6516430149                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   6516430149                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   6516430149                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   6516430149                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.022210                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.022210                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.236939                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.236939                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.048117                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.048117                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.048117                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.048117                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 118333.529275                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 118333.529275                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 121692.697271                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 121692.697271                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  6095.250000                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 120329.242895                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 120329.242895                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 120329.242895                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 120329.242895                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              49                       # number of replacements
system.cpu02.icache.tags.tagsinuse         322.717456                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs            675951                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             418                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1617.107656                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   322.717456                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.630308                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.630308                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          369                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3          365                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         1353266                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        1353266                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst       675951                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total        675951                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst       675951                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total         675951                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst       675951                       # number of overall hits
system.cpu02.icache.overall_hits::total        675951                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          473                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          473                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          473                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          473                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          473                       # number of overall misses
system.cpu02.icache.overall_misses::total          473                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     17425449                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     17425449                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     17425449                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     17425449                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     17425449                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     17425449                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst       676424                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total       676424                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst       676424                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total       676424                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst       676424                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total       676424                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000699                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000699                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000699                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000699                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000699                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 36840.272727                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 36840.272727                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 36840.272727                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 36840.272727                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 36840.272727                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 36840.272727                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               8                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     3.375000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           49                       # number of writebacks
system.cpu02.icache.writebacks::total              49                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           55                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           55                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           55                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          418                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          418                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          418                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          418                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          418                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     13628979                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     13628979                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     13628979                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     13628979                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     13628979                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     13628979                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000618                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000618                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000618                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 32605.212919                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 32605.212919                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 32605.212919                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 32605.212919                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 32605.212919                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 32605.212919                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                239462                       # Number of BP lookups
system.cpu03.branchPred.condPredicted          106457                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             523                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups             169882                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                163958                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           96.512874                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 66269                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            85                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             84                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    1066313                       # DTB read hits
system.cpu03.dtb.read_misses                     7474                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                1073787                       # DTB read accesses
system.cpu03.dtb.write_hits                    261141                       # DTB write hits
system.cpu03.dtb.write_misses                   57202                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                318343                       # DTB write accesses
system.cpu03.dtb.data_hits                    1327454                       # DTB hits
system.cpu03.dtb.data_misses                    64676                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                1392130                       # DTB accesses
system.cpu03.itb.fetch_hits                    677907                       # ITB hits
system.cpu03.itb.fetch_misses                      73                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                677980                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        7810639                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            11323                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                      6677882                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                    239462                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches           230228                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     7705072                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 37181                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        71968                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2283                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                  677907                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 243                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          7809271                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            0.855122                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.213205                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                6590020     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                  23943      0.31%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 243608      3.12%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                  18572      0.24%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 248833      3.19%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  40704      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  78346      1.00%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                  79881      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                 485364      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            7809271                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.030658                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      0.854973                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 182171                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             6792729                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                  255298                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              488753                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                18352                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              66251                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts              5863156                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1017                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                18352                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 295254                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles               3067040                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        10961                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                  553326                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             3792370                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts              5715998                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                  11                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents              2087243                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1608574                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                69313                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands           5062518                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups             8420193                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups        4403313                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups         4016875                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps             3658617                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                1403901                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              165                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          150                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 3295730                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            1096058                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores            433861                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads          354625                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores         158947                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                  5701749                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                 5406738                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued            5011                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined       1769349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       743907                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      7809271                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       0.692349                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.141669                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           4491281     57.51%     57.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1           2207746     28.27%     85.78% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            684599      8.77%     94.55% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            193916      2.48%     97.03% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             93787      1.20%     98.23% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5             49900      0.64%     98.87% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6             30963      0.40%     99.27% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7             19012      0.24%     99.51% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8             38067      0.49%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       7809271                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  2330      8.48%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      8.48% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult               8230     29.94%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     38.42% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                16268     59.19%     97.61% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 657      2.39%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             1448821     26.80%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                  6      0.00%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     26.80% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           1711023     31.65%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     58.44% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult           852317     15.76%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.21% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            1075535     19.89%     94.10% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite            319032      5.90%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total              5406738                       # Type of FU issued
system.cpu03.iq.rate                         0.692227                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                     27485                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.005083                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         12930087                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         4611019                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      2379962                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads           5725156                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes          2860322                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses      2858429                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              2567525                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses               2866694                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads           2796                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads       571545                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           71                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores       302070                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked        85806                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                18352                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                969896                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              780589                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts           5702793                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             120                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             1096058                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts             433861                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              147                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                44021                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              631030                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           71                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          288                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                343                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts             5403969                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             1073787                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            2769                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                         870                       # number of nop insts executed
system.cpu03.iew.exec_refs                    1392130                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                 215631                       # Number of branches executed
system.cpu03.iew.exec_stores                   318343                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.691873                       # Inst execution rate
system.cpu03.iew.wb_sent                      5303731                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                     5238391                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                 4290504                       # num instructions producing a value
system.cpu03.iew.wb_consumers                 5586389                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.670674                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.768028                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts       1764387                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      7506541                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     0.523943                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     1.215990                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      5396598     71.89%     71.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1      1305102     17.39%     89.28% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       476713      6.35%     95.63% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       130962      1.74%     97.37% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4        10797      0.14%     97.52% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5        74793      1.00%     98.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6         4351      0.06%     98.57% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7        19477      0.26%     98.83% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8        87748      1.17%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      7506541                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts            3932996                       # Number of instructions committed
system.cpu03.commit.committedOps              3932996                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                       656304                       # Number of memory references committed
system.cpu03.commit.loads                      524513                       # Number of loads committed
system.cpu03.commit.membars                        20                       # Number of memory barriers committed
system.cpu03.commit.branches                   179215                       # Number of branches committed
system.cpu03.commit.fp_insts                  2857826                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                 1375752                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              65794                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass          426      0.01%      0.01% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu         713418     18.14%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      1710617     43.49%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult       852209     21.67%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead        524533     13.34%     96.65% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total         3932996                       # Class of committed instruction
system.cpu03.commit.bw_lim_events               87748                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   12882098                       # The number of ROB reads
system.cpu03.rob.rob_writes                  11625506                       # The number of ROB writes
system.cpu03.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          1368                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                    1043461                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                   3932574                       # Number of Instructions Simulated
system.cpu03.committedOps                     3932574                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.986139                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.986139                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.503489                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.503489                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                3864889                       # number of integer regfile reads
system.cpu03.int_regfile_writes               1928346                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                 4015851                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                2835751                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   323                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements           52011                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          60.110367                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           1010003                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs           52073                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           19.395906                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle       597977694                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    60.110367                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.939224                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.939224                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses         2287216                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses        2287216                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data       920781                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total        920781                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data        89158                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        89158                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           25                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           17                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      1009939                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        1009939                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      1009939                       # number of overall hits
system.cpu03.dcache.overall_hits::total       1009939                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data        64911                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total        64911                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data        42609                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        42609                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            2                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            7                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       107520                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       107520                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       107520                       # number of overall misses
system.cpu03.dcache.overall_misses::total       107520                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data   6641347248                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total   6641347248                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data   5825440386                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total   5825440386                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        15093                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        42957                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  12466787634                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  12466787634                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  12466787634                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  12466787634                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data       985692                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total       985692                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      1117459                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      1117459                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      1117459                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      1117459                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.065853                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.065853                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.323366                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.323366                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.291667                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.096218                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.096218                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.096218                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.096218                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 102314.665434                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 102314.665434                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 136718.542702                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 136718.542702                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total  7546.500000                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6136.714286                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 115948.545703                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 115948.545703                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 115948.545703                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 115948.545703                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       205945                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          416                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            6847                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.078136                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        48977                       # number of writebacks
system.cpu03.dcache.writebacks::total           48977                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data        44628                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total        44628                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data        10676                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total        10676                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data        55304                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total        55304                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data        55304                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total        55304                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data        20283                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total        20283                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total        31933                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data        52216                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total        52216                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data        52216                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total        52216                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   2421993447                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   2421993447                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data   3799564074                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total   3799564074                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        34830                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   6221557521                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   6221557521                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   6221557521                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   6221557521                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020577                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020577                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.242344                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.291667                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.046727                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.046727                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.046727                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.046727                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 119410.020559                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 119410.020559                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 118985.503210                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 118985.503210                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  4975.714286                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 119150.404493                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 119150.404493                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 119150.404493                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 119150.404493                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              84                       # number of replacements
system.cpu03.icache.tags.tagsinuse         330.100775                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs            677400                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         1482.275711                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   330.100775                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.644728                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.644728                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         1356271                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        1356271                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst       677400                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        677400                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst       677400                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         677400                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst       677400                       # number of overall hits
system.cpu03.icache.overall_hits::total        677400                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          507                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          507                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          507                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          507                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          507                       # number of overall misses
system.cpu03.icache.overall_misses::total          507                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     10468737                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     10468737                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     10468737                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     10468737                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     10468737                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     10468737                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst       677907                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       677907                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst       677907                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       677907                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst       677907                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       677907                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000748                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000748                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000748                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000748                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000748                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000748                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 20648.396450                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 20648.396450                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 20648.396450                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 20648.396450                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 20648.396450                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 20648.396450                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu03.icache.writebacks::total              84                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           50                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           50                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           50                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          457                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          457                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      8784126                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      8784126                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      8784126                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      8784126                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      8784126                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      8784126                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000674                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000674                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000674                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 19221.282276                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 19221.282276                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 19221.282276                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 19221.282276                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 19221.282276                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 19221.282276                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                245089                       # Number of BP lookups
system.cpu04.branchPred.condPredicted          111904                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             478                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups             173743                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                166471                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           95.814508                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 66369                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    1188231                       # DTB read hits
system.cpu04.dtb.read_misses                     6646                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                1194877                       # DTB read accesses
system.cpu04.dtb.write_hits                    271804                       # DTB write hits
system.cpu04.dtb.write_misses                   56598                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                328402                       # DTB write accesses
system.cpu04.dtb.data_hits                    1460035                       # DTB hits
system.cpu04.dtb.data_misses                    63244                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                1523279                       # DTB accesses
system.cpu04.itb.fetch_hits                    681181                       # ITB hits
system.cpu04.itb.fetch_misses                      73                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                681254                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        7917675                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            11010                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                      6720588                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                    245089                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches           232840                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     7811909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 36655                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        72725                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2091                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                  681181                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 211                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          7916094                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            0.848978                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.205202                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                6687444     84.48%     84.48% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                  24874      0.31%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 244167      3.08%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                  20095      0.25%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 251531      3.18%     91.31% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  41343      0.52%     91.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  79221      1.00%     92.83% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                  80422      1.02%     93.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                 486997      6.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            7916094                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.030955                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      0.848808                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 183670                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             6891233                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                  255191                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              495163                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                18112                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              66327                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 225                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts              5915931                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 880                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                18112                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 298283                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles               3134270                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         9675                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                  557701                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             3825328                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts              5771841                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents              2098535                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1632403                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                70807                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands           5104254                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups             8491573                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups        4474663                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups         4016906                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps             3716969                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                1387285                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              209                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          194                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 3330502                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            1115780                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores            440653                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads          358888                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores         136963                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                  5757972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               204                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                 5572862                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued            5039                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined       1748907                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       723573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      7916094                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       0.703991                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.157798                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           4540759     57.36%     57.36% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1           2223392     28.09%     85.45% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            695790      8.79%     94.24% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            197731      2.50%     96.74% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            111842      1.41%     98.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5             57201      0.72%     98.87% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6             32237      0.41%     99.28% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7             19234      0.24%     99.52% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8             37908      0.48%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       7916094                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  2382      4.67%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.67% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult               8232     16.13%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     20.80% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                39509     77.41%     98.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                 918      1.80%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             1482674     26.61%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                  6      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     26.61% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           1712088     30.72%     57.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     57.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     57.33% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult           852329     15.29%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.62% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            1196636     21.47%     94.09% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite            329125      5.91%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total              5572862                       # Type of FU issued
system.cpu04.iq.rate                         0.703851                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                     51041                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.009159                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         13390579                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         4645741                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      2448220                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads           5727319                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes          2861399                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses      2859504                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              2756123                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses               2867776                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           2826                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads       564779                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           59                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores       298695                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       187439                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                18112                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                994685                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              815751                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts           5759062                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              88                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             1115780                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts             440653                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              187                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                44676                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              665133                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           59                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           62                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          243                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                305                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts             5570062                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             1194877                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            2800                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                         886                       # number of nop insts executed
system.cpu04.iew.exec_refs                    1523279                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                 221474                       # Number of branches executed
system.cpu04.iew.exec_stores                   328402                       # Number of stores executed
system.cpu04.iew.exec_rate                   0.703497                       # Inst execution rate
system.cpu04.iew.wb_sent                      5371658                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                     5307724                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                 4333470                       # num instructions producing a value
system.cpu04.iew.wb_consumers                 5625048                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     0.670364                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.770388                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts       1747717                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             263                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      7614804                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     0.526565                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     1.227333                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      5483078     72.01%     72.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1      1313271     17.25%     89.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       480030      6.30%     95.56% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       131531      1.73%     97.28% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4        12312      0.16%     97.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5        77280      1.01%     98.46% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6         6420      0.08%     98.54% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7        19456      0.26%     98.80% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8        91426      1.20%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      7614804                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts            4009692                       # Number of instructions committed
system.cpu04.commit.committedOps              4009692                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                       692959                       # Number of memory references committed
system.cpu04.commit.loads                      551001                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                   185337                       # Number of branches committed
system.cpu04.commit.fp_insts                  2858889                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                 1452391                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              65822                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         752405     18.76%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      1711664     42.69%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     61.46% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult       852221     21.25%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.72% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead        551015     13.74%     96.46% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite       141958      3.54%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total         4009692                       # Class of committed instruction
system.cpu04.commit.bw_lim_events               91426                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   13049413                       # The number of ROB reads
system.cpu04.rob.rob_writes                  11743358                       # The number of ROB writes
system.cpu04.timesIdled                            69                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          1581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     936425                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                   4009269                       # Number of Instructions Simulated
system.cpu04.committedOps                     4009269                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             1.974843                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       1.974843                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             0.506369                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       0.506369                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                4053427                       # number of integer regfile reads
system.cpu04.int_regfile_writes               1979605                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                 4015905                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                2835788                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   184                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements           58148                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          60.039105                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           1026179                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           58210                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           17.628913                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle       755874855                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    60.039105                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.938111                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.938111                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses         2360473                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses        2360473                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data       932337                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total        932337                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data        93795                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        93795                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           14                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      1026132                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        1026132                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      1026132                       # number of overall hits
system.cpu04.dcache.overall_hits::total       1026132                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data        76755                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total        76755                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data        48147                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        48147                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            2                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       124902                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       124902                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       124902                       # number of overall misses
system.cpu04.dcache.overall_misses::total       124902                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data   7052618727                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total   7052618727                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data   6733526338                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total   6733526338                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  13786145065                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  13786145065                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  13786145065                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  13786145065                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      1009092                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      1009092                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total       141942                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      1151034                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      1151034                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      1151034                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      1151034                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.076063                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.076063                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.339202                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.339202                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.108513                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.108513                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.108513                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.108513                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 91884.811765                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 91884.811765                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 139853.497373                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 139853.497373                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 110375.695065                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 110375.695065                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 110375.695065                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 110375.695065                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       269791                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          157                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs           11467                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    23.527601                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets    14.272727                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        54674                       # number of writebacks
system.cpu04.dcache.writebacks::total           54674                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data        51162                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total        51162                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data        15386                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total        15386                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data        66548                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total        66548                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data        66548                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total        66548                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data        25593                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total        25593                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data        32761                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total        32761                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data        58354                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total        58354                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data        58354                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total        58354                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   2669543028                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   2669543028                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data   3979921524                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total   3979921524                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   6649464552                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   6649464552                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   6649464552                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   6649464552                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.025362                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.025362                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.230806                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.230806                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.050697                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.050697                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.050697                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.050697                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 104307.546126                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 104307.546126                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 121483.517719                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 121483.517719                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 113950.449875                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 113950.449875                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 113950.449875                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 113950.449875                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              46                       # number of replacements
system.cpu04.icache.tags.tagsinuse         307.235566                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            680740                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1701.850000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   307.235566                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.600069                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.600069                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1362762                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1362762                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst       680740                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        680740                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst       680740                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         680740                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst       680740                       # number of overall hits
system.cpu04.icache.overall_hits::total        680740                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          441                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          441                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          441                       # number of overall misses
system.cpu04.icache.overall_misses::total          441                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     10540719                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     10540719                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     10540719                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     10540719                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     10540719                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     10540719                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst       681181                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       681181                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst       681181                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       681181                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst       681181                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       681181                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000647                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000647                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000647                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000647                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000647                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000647                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 23901.857143                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 23901.857143                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 23901.857143                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 23901.857143                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 23901.857143                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 23901.857143                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu04.icache.writebacks::total              46                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           41                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           41                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           41                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           41                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           41                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          400                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          400                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      8449758                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      8449758                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      8449758                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      8449758                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      8449758                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      8449758                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 21124.395000                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 21124.395000                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 21124.395000                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 21124.395000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 21124.395000                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 21124.395000                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                239736                       # Number of BP lookups
system.cpu05.branchPred.condPredicted          106755                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             520                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             170159                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                164217                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           96.507972                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            88                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             87                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    1069552                       # DTB read hits
system.cpu05.dtb.read_misses                     6840                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                1076392                       # DTB read accesses
system.cpu05.dtb.write_hits                    263114                       # DTB write hits
system.cpu05.dtb.write_misses                   58614                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                321728                       # DTB write accesses
system.cpu05.dtb.data_hits                    1332666                       # DTB hits
system.cpu05.dtb.data_misses                    65454                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                1398120                       # DTB accesses
system.cpu05.itb.fetch_hits                    678914                       # ITB hits
system.cpu05.itb.fetch_misses                      71                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                678985                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        7806751                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                      6690872                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                    239736                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           230473                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     7703647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 37363                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        69370                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         2140                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                  678914                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 246                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          7805485                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            0.857201                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.215680                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                6583968     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                  24302      0.31%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 243838      3.12%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                  18528      0.24%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 248935      3.19%     91.21% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  41007      0.53%     91.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  78322      1.00%     92.74% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                  80077      1.03%     93.77% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                 486508      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            7805485                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.030709                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      0.857062                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 182838                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             6789874                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                  255670                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              489287                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                18446                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              66247                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 247                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts              5870627                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 974                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                18446                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 295852                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles               3044118                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        11016                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                  554215                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             3812468                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts              5724681                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                  14                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents              2084791                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1629522                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                68101                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands           5069341                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups             8433627                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups        4416684                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups         4016938                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps             3658675                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                1410666                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 3298220                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            1099079                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores            435567                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads          361102                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores         177354                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                  5711229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                 5420574                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued            5097                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined       1778763                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       736426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      7805485                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       0.694457                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.139408                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           4473479     57.31%     57.31% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1           2214283     28.37%     85.68% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            693566      8.89%     94.57% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            195531      2.51%     97.07% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4             92158      1.18%     98.25% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5             49788      0.64%     98.89% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6             29720      0.38%     99.27% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7             19006      0.24%     99.51% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8             37954      0.49%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       7805485                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  2177      8.23%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      8.23% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult               8231     31.11%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     39.34% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                15465     58.45%     97.79% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 584      2.21%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             1456465     26.87%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                  6      0.00%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     26.87% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           1711037     31.57%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     58.43% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult           852329     15.72%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.16% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            1078270     19.89%     94.05% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite            322463      5.95%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total              5420574                       # Type of FU issued
system.cpu05.iq.rate                         0.694344                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                     26457                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.004881                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         12952968                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         4629892                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      2394755                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads           5725219                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes          2860343                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses      2858462                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              2580301                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses               2866726                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads           2868                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads       574560                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores       303776                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked        83817                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                18446                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                965040                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              763378                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts           5712261                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             113                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             1099079                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts             435567                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                43911                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              613717                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           53                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                343                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts             5417649                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             1076392                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            2925                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                         861                       # number of nop insts executed
system.cpu05.iew.exec_refs                    1398120                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                 215797                       # Number of branches executed
system.cpu05.iew.exec_stores                   321728                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.693970                       # Inst execution rate
system.cpu05.iew.wb_sent                      5319365                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                     5253217                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                 4302448                       # num instructions producing a value
system.cpu05.iew.wb_consumers                 5602100                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.672907                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.768006                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts       1776194                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             285                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      7503793                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     0.524143                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     1.215485                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      5392242     71.86%     71.86% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1      1306921     17.42%     89.28% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       476648      6.35%     95.63% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       131033      1.75%     97.38% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4        10759      0.14%     97.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5        75019      1.00%     98.52% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6         4286      0.06%     98.58% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7        19183      0.26%     98.83% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8        87702      1.17%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      7503793                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts            3933060                       # Number of instructions committed
system.cpu05.commit.committedOps              3933060                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                       656310                       # Number of memory references committed
system.cpu05.commit.loads                      524519                       # Number of loads committed
system.cpu05.commit.membars                        20                       # Number of memory barriers committed
system.cpu05.commit.branches                   179221                       # Number of branches committed
system.cpu05.commit.fp_insts                  2857869                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                 1375776                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              65795                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass          427      0.01%      0.01% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu         713436     18.14%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      1710644     43.49%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult       852221     21.67%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead        524539     13.34%     96.65% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total         3933060                       # Class of committed instruction
system.cpu05.commit.bw_lim_events               87702                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   12890058                       # The number of ROB reads
system.cpu05.rob.rob_writes                  11650810                       # The number of ROB writes
system.cpu05.timesIdled                            59                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          1266                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                    1047349                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                   3932637                       # Number of Instructions Simulated
system.cpu05.committedOps                     3932637                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.985119                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.985119                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.503748                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.503748                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                3887110                       # number of integer regfile reads
system.cpu05.int_regfile_writes               1940824                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                 4015913                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                2835794                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   335                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements           52104                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          59.875946                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1014650                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs           52166                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           19.450408                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       636933888                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    59.875946                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.935562                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.935562                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses         2297493                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses        2297493                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data       925893                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total        925893                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data        88694                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        88694                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           25                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           18                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      1014587                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        1014587                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      1014587                       # number of overall hits
system.cpu05.dcache.overall_hits::total       1014587                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data        64892                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total        64892                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data        43073                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        43073                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            6                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       107965                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       107965                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       107965                       # number of overall misses
system.cpu05.dcache.overall_misses::total       107965                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data   6486199335                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total   6486199335                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data   6101366532                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total   6101366532                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        38313                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  12587565867                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  12587565867                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  12587565867                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  12587565867                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data       990785                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total       990785                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      1122552                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      1122552                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      1122552                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      1122552                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.065496                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.065496                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.326888                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.326888                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.096178                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.096178                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.096178                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.096178                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 99953.759092                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 99953.759092                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 141651.766350                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 141651.766350                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 116589.319381                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 116589.319381                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 116589.319381                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 116589.319381                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       194455                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          309                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            6627                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets            17                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    29.342840                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets    18.176471                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        49095                       # number of writebacks
system.cpu05.dcache.writebacks::total           49095                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data        44478                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total        44478                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data        11180                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total        11180                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data        55658                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total        55658                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data        55658                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total        55658                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data        20414                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total        20414                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data        31893                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total        31893                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data        52307                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total        52307                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data        52307                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total        52307                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   2401956909                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   2401956909                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data   3783650408                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total   3783650408                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        31347                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   6185607317                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   6185607317                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   6185607317                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   6185607317                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020604                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020604                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.242041                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.242041                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.046597                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.046597                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.046597                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.046597                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 117662.237141                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 117662.237141                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 118635.763584                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 118635.763584                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 118255.822681                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 118255.822681                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 118255.822681                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 118255.822681                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              83                       # number of replacements
system.cpu05.icache.tags.tagsinuse         328.290055                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            678410                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         1487.741228                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   328.290055                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.641192                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.641192                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         1358284                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        1358284                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst       678410                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        678410                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst       678410                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         678410                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst       678410                       # number of overall hits
system.cpu05.icache.overall_hits::total        678410                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          504                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          504                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          504                       # number of overall misses
system.cpu05.icache.overall_misses::total          504                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     11016729                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     11016729                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     11016729                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     11016729                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     11016729                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     11016729                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst       678914                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       678914                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst       678914                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       678914                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst       678914                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       678914                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000742                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000742                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000742                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000742                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000742                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000742                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 21858.589286                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 21858.589286                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 21858.589286                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 21858.589286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 21858.589286                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 21858.589286                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.icache.writebacks::total              83                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           48                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           48                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          456                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          456                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          456                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      9174222                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      9174222                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      9174222                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      9174222                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      9174222                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      9174222                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000672                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000672                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000672                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000672                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 20118.907895                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 20118.907895                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 20118.907895                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 20118.907895                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 20118.907895                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 20118.907895                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                243405                       # Number of BP lookups
system.cpu06.branchPred.condPredicted          110421                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             473                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups             172690                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                165963                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           96.104580                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 66291                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    1118901                       # DTB read hits
system.cpu06.dtb.read_misses                     6963                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                1125864                       # DTB read accesses
system.cpu06.dtb.write_hits                    268428                       # DTB write hits
system.cpu06.dtb.write_misses                   57699                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                326127                       # DTB write accesses
system.cpu06.dtb.data_hits                    1387329                       # DTB hits
system.cpu06.dtb.data_misses                    64662                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                1451991                       # DTB accesses
system.cpu06.itb.fetch_hits                    681491                       # ITB hits
system.cpu06.itb.fetch_misses                      75                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                681566                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        7893200                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            11152                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                      6721316                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                    243405                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches           232254                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     7787392                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 37033                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        72354                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         2113                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                  681491                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 207                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          7891559                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            0.851710                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.208997                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                6663628     84.44%     84.44% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                  24785      0.31%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 244472      3.10%     87.85% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                  19730      0.25%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 250023      3.17%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  41555      0.53%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  78922      1.00%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                  80554      1.02%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                 487890      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            7891559                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.030837                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      0.851532                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 183055                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             6868210                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                  257098                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              492543                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                18299                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              66244                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts              5907632                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 920                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                18299                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 297276                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles               3108465                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         8250                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                  557715                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             3829200                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts              5762133                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                  30                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents              2093449                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1647408                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                63603                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands           5096991                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups             8481105                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups        4464117                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups         4016984                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps             3695277                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                1401714                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              175                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          160                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 3317209                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            1111469                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores            439621                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads          361924                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores         156116                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                  5748224                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               174                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                 5496760                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued            5132                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined       1767029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       729582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      7891559                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       0.696537                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.148044                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           4537155     57.49%     57.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1           2220269     28.13%     85.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            695819      8.82%     94.45% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            196014      2.48%     96.93% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4             99606      1.26%     98.19% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5             53228      0.67%     98.87% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6             32122      0.41%     99.27% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7             19253      0.24%     99.52% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8             38093      0.48%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       7891559                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  2563      7.16%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      7.16% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult               8235     23.02%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     30.18% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                24226     67.72%     97.90% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 750      2.10%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             1477759     26.88%     26.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                  6      0.00%     26.88% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     26.88% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           1712121     31.15%     58.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     58.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     58.03% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult           852341     15.51%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.54% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            1127696     20.52%     94.05% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite            326833      5.95%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total              5496760                       # Type of FU issued
system.cpu06.iq.rate                         0.696392                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                     35774                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.006508                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         13198561                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         4654022                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      2434534                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads           5727424                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes          2861476                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses      2859554                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              2664700                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses               2867830                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads           2803                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads       570730                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores       301776                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       121566                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                18299                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                983868                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              806336                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts           5749275                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             100                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             1111469                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts             439621                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              157                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                44656                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              656032                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           73                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           56                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                304                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts             5493907                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             1125864                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            2853                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                         877                       # number of nop insts executed
system.cpu06.iew.exec_refs                    1451991                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                 219647                       # Number of branches executed
system.cpu06.iew.exec_stores                   326127                       # Number of stores executed
system.cpu06.iew.exec_rate                   0.696030                       # Inst execution rate
system.cpu06.iew.wb_sent                      5359433                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                     5294088                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                 4327441                       # num instructions producing a value
system.cpu06.iew.wb_consumers                 5624778                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.670715                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.769353                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts       1765080                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             256                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      7588334                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     0.524724                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     1.222742                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      5465385     72.02%     72.02% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1      1309373     17.26%     89.28% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       478852      6.31%     95.59% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       131440      1.73%     97.32% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4        11211      0.15%     97.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5        76301      1.01%     98.47% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6         6354      0.08%     98.56% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7        19434      0.26%     98.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8        89984      1.19%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      7588334                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts            3981780                       # Number of instructions committed
system.cpu06.commit.committedOps              3981780                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                       678584                       # Number of memory references committed
system.cpu06.commit.loads                      540739                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                   183236                       # Number of branches committed
system.cpu06.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                 1424472                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              65799                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu         738841     18.56%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      1711691     42.99%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult       852233     21.40%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead        540753     13.58%     96.54% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite       137845      3.46%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total         3981780                       # Class of committed instruction
system.cpu06.commit.bw_lim_events               89984                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   13011522                       # The number of ROB reads
system.cpu06.rob.rob_writes                  11724567                       # The number of ROB writes
system.cpu06.timesIdled                            73                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          1641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     960900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                   3981369                       # Number of Instructions Simulated
system.cpu06.committedOps                     3981369                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.982534                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.982534                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.504405                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.504405                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                3975271                       # number of integer regfile reads
system.cpu06.int_regfile_writes               1970663                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                 4015967                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                2835832                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   163                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements           54703                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          59.807521                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           1025299                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           54765                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           18.721793                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       784897533                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    59.807521                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.934493                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.934493                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses         2337437                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses        2337437                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data       932683                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total        932683                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data        92570                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        92570                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           14                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      1025253                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        1025253                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      1025253                       # number of overall hits
system.cpu06.dcache.overall_hits::total       1025253                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data        70734                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total        70734                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data        45259                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        45259                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            2                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       115993                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       115993                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       115993                       # number of overall misses
system.cpu06.dcache.overall_misses::total       115993                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data   6822074313                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total   6822074313                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data   6710327329                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total   6710327329                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  13532401642                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  13532401642                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  13532401642                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  13532401642                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      1003417                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      1003417                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data       137829                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total       137829                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      1141246                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      1141246                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      1141246                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      1141246                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.070493                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.070493                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.328371                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.328371                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.101637                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.101637                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.101637                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.101637                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 96446.889940                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 96446.889940                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 148265.037429                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 148265.037429                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total        10449                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 116665.675015                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 116665.675015                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 116665.675015                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 116665.675015                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       217155                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          302                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            8101                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets            12                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    26.805950                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets    25.166667                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        51441                       # number of writebacks
system.cpu06.dcache.writebacks::total           51441                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data        48012                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total        48012                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data        13089                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total        13089                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data        61101                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total        61101                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data        61101                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total        61101                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data        22722                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total        22722                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data        32170                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total        32170                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data        54892                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total        54892                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data        54892                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total        54892                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   2551390380                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   2551390380                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data   3889934187                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total   3889934187                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   6441324567                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   6441324567                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   6441324567                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   6441324567                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.022645                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.022645                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.233405                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.233405                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.048098                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.048098                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.048098                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.048098                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 112287.227357                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 112287.227357                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 120918.066118                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 120918.066118                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 117345.415853                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 117345.415853                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 117345.415853                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 117345.415853                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              46                       # number of replacements
system.cpu06.icache.tags.tagsinuse         306.049161                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            681048                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         1702.620000                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   306.049161                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.597752                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.597752                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         1363382                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        1363382                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst       681048                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        681048                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst       681048                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         681048                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst       681048                       # number of overall hits
system.cpu06.icache.overall_hits::total        681048                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          443                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          443                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          443                       # number of overall misses
system.cpu06.icache.overall_misses::total          443                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     10872765                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     10872765                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     10872765                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     10872765                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     10872765                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     10872765                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst       681491                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       681491                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst       681491                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       681491                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst       681491                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       681491                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000650                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000650                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000650                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000650                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000650                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000650                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 24543.487585                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 24543.487585                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 24543.487585                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 24543.487585                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 24543.487585                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 24543.487585                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu06.icache.writebacks::total              46                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           43                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           43                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           43                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          400                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          400                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      8709822                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      8709822                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      8709822                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      8709822                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      8709822                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      8709822                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 21774.555000                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 21774.555000                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 21774.555000                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 21774.555000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 21774.555000                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 21774.555000                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                242492                       # Number of BP lookups
system.cpu07.branchPred.condPredicted          109485                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             522                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups             172339                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                165857                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           96.238808                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 66255                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             95                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    1076913                       # DTB read hits
system.cpu07.dtb.read_misses                     7439                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                1084352                       # DTB read accesses
system.cpu07.dtb.write_hits                    263792                       # DTB write hits
system.cpu07.dtb.write_misses                   57697                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                321489                       # DTB write accesses
system.cpu07.dtb.data_hits                    1340705                       # DTB hits
system.cpu07.dtb.data_misses                    65136                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                1405841                       # DTB accesses
system.cpu07.itb.fetch_hits                    683420                       # ITB hits
system.cpu07.itb.fetch_misses                      85                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                683505                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        7928039                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            11618                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                      6740355                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                    242492                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches           232113                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     7824808                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 37723                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        69006                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         2494                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                  683420                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          7926822                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.850322                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.208131                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                6696055     84.47%     84.47% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                  25292      0.32%     84.79% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 244694      3.09%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                  19630      0.25%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 249674      3.15%     91.28% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  41629      0.53%     91.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  78751      0.99%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                  81338      1.03%     93.82% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                 489759      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            7926822                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.030587                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.850192                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 183848                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             6904859                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                  258561                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              491923                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                18625                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              66282                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 248                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts              5913395                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 995                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                18625                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 297590                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles               3146412                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        10098                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                  559037                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             3826054                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts              5765303                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                  13                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents              2099681                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1640956                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                59015                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands           5099696                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups             8489794                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups        4472788                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups         4017001                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps             3674094                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                1425602                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              162                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 3310269                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            1111063                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores            440634                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads          362915                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores         157850                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                  5751260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               171                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                 5445177                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued            4878                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined       1797229                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       760282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           54                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      7926822                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.686931                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.142374                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           4589808     57.90%     57.90% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1           2220950     28.02%     85.92% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            689186      8.69%     94.61% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            192679      2.43%     97.05% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4             91246      1.15%     98.20% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5             51662      0.65%     98.85% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6             33127      0.42%     99.27% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7             19550      0.25%     99.51% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8             38614      0.49%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       7926822                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                  4219     14.84%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     14.84% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult               8233     28.96%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     43.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                15128     53.22%     97.02% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 847      2.98%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             1472273     27.04%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                  6      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     27.04% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           1712143     31.44%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     58.48% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult           852341     15.65%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.13% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            1086171     19.95%     94.08% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite            322239      5.92%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total              5445177                       # Type of FU issued
system.cpu07.iq.rate                         0.686825                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                     28427                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.005221                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         13123002                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         4687180                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      2417625                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads           5727479                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes          2861552                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses      2859585                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              2605743                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses               2867857                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads           2797                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads       580396                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           75                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores       306796                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked        84089                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                18625                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles               1060165                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              763388                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts           5752325                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              89                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             1111063                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts             440634                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                44084                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              613772                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           75                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          307                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                365                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts             5442293                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             1084352                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts            2884                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                         894                       # number of nop insts executed
system.cpu07.iew.exec_refs                    1405841                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                 218376                       # Number of branches executed
system.cpu07.iew.exec_stores                   321489                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.686461                       # Inst execution rate
system.cpu07.iew.wb_sent                      5343093                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                     5277210                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                 4318514                       # num instructions producing a value
system.cpu07.iew.wb_consumers                 5622405                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.665639                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.768090                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts       1791962                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           117                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             286                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      7623425                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     0.518747                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     1.211439                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      5504730     72.21%     72.21% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1      1309203     17.17%     89.38% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       478534      6.28%     95.66% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       131786      1.73%     97.39% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4         9883      0.13%     97.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5        76224      1.00%     98.52% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6         6399      0.08%     98.60% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7        19377      0.25%     98.85% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8        87289      1.15%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      7623425                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts            3954626                       # Number of instructions committed
system.cpu07.commit.committedOps              3954626                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                       664505                       # Number of memory references committed
system.cpu07.commit.loads                      530667                       # Number of loads committed
system.cpu07.commit.membars                        20                       # Number of memory barriers committed
system.cpu07.commit.branches                   181272                       # Number of branches committed
system.cpu07.commit.fp_insts                  2858932                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                 1397308                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              65794                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu         725747     18.35%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      1711691     43.28%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult       852233     21.55%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead        530687     13.42%     96.62% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite       133838      3.38%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total         3954626                       # Class of committed instruction
system.cpu07.commit.bw_lim_events               87289                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   13045136                       # The number of ROB reads
system.cpu07.rob.rob_writes                  11727546                       # The number of ROB writes
system.cpu07.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          1217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                     926061                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                   3954202                       # Number of Instructions Simulated
system.cpu07.committedOps                     3954202                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.004966                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.004966                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.498762                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.498762                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                3918311                       # number of integer regfile reads
system.cpu07.int_regfile_writes               1959135                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                2835833                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   319                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements           52525                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          59.649373                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           1017214                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs           52587                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           19.343450                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       676021275                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    59.649373                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.932021                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.932021                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses         2315973                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses        2315973                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data       925225                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total        925225                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data        91925                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        91925                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      1017150                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        1017150                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      1017150                       # number of overall hits
system.cpu07.dcache.overall_hits::total       1017150                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data        72542                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total        72542                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data        41889                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        41889                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            6                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       114431                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       114431                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       114431                       # number of overall misses
system.cpu07.dcache.overall_misses::total       114431                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data   7882635042                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total   7882635042                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data   5777265726                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total   5777265726                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        40635                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  13659900768                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  13659900768                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  13659900768                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  13659900768                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data       997767                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total       997767                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total       133814                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      1131581                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      1131581                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      1131581                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      1131581                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.072704                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.072704                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.313039                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.313039                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.101125                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.101125                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.101125                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.101125                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 108663.050950                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 108663.050950                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 137918.444604                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 137918.444604                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 11029.500000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total  6772.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 119372.379582                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 119372.379582                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 119372.379582                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 119372.379582                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       186635                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          191                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            6499                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             9                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    28.717495                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets    21.222222                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        48707                       # number of writebacks
system.cpu07.dcache.writebacks::total           48707                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data        51720                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total        51720                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         9982                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         9982                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data        61702                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total        61702                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data        61702                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total        61702                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data        20822                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total        20822                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total        31907                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data        52729                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total        52729                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data        52729                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total        52729                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   2544019191                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   2544019191                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data   3787551810                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total   3787551810                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        33669                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   6331571001                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   6331571001                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   6331571001                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   6331571001                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020869                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020869                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.238443                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.238443                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.046598                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.046598                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.046598                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.046598                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 122179.386754                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 122179.386754                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 118705.983327                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 118705.983327                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total  5611.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 120077.585408                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 120077.585408                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 120077.585408                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 120077.585408                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              83                       # number of replacements
system.cpu07.icache.tags.tagsinuse         327.002426                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs            682917                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             456                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         1497.625000                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   327.002426                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.638677                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.638677                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         1367296                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        1367296                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst       682917                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        682917                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst       682917                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         682917                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst       682917                       # number of overall hits
system.cpu07.icache.overall_hits::total        682917                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          503                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          503                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          503                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          503                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          503                       # number of overall misses
system.cpu07.icache.overall_misses::total          503                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     10471059                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     10471059                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     10471059                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     10471059                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     10471059                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     10471059                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst       683420                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       683420                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst       683420                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       683420                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst       683420                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       683420                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000736                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000736                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000736                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000736                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000736                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000736                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 20817.214712                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 20817.214712                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 20817.214712                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 20817.214712                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 20817.214712                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 20817.214712                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu07.icache.writebacks::total              83                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           47                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           47                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           47                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          456                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          456                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          456                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          456                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          456                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      8630874                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      8630874                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      8630874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      8630874                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      8630874                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      8630874                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000667                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000667                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000667                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 18927.355263                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 18927.355263                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 18927.355263                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 18927.355263                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 18927.355263                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 18927.355263                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                250587                       # Number of BP lookups
system.cpu08.branchPred.condPredicted          117276                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             488                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups             177506                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                169759                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           95.635640                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 66427                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                3                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            52                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             52                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    1247956                       # DTB read hits
system.cpu08.dtb.read_misses                     6977                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                1254933                       # DTB read accesses
system.cpu08.dtb.write_hits                    279853                       # DTB write hits
system.cpu08.dtb.write_misses                   58312                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                338165                       # DTB write accesses
system.cpu08.dtb.data_hits                    1527809                       # DTB hits
system.cpu08.dtb.data_misses                    65289                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                1593098                       # DTB accesses
system.cpu08.itb.fetch_hits                    689663                       # ITB hits
system.cpu08.itb.fetch_misses                      69                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                689732                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        7946596                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            11278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                      6818714                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                    250587                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches           236186                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     7839755                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 37313                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        73281                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2002                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                  689663                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          7945004                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            0.858239                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.216979                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                6700146     84.33%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                  26277      0.33%     84.66% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 245825      3.09%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                  20741      0.26%     88.02% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 252258      3.18%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  42211      0.53%     91.72% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  79759      1.00%     92.73% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                  82373      1.04%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                 495414      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            7945004                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.031534                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      0.858067                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 185479                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             6906355                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                  263208                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              498242                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                18439                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              66362                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 229                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts              5998284                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 897                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                18439                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 301786                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles               3102846                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        10275                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                  567070                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             3871307                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts              5851447                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 149                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents              2105907                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1685833                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                63600                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands           5165060                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups             8602862                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups        4585834                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups         4017024                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps             3754224                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                1410836                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              234                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 3353296                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            1141792                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores            451796                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads          362206                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores         177455                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                  5837433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               228                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                 5682905                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued            4947                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined       1778762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       735139                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           73                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      7945004                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       0.715280                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.177948                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           4545034     57.21%     57.21% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1           2224309     28.00%     85.20% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            696923      8.77%     93.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            201626      2.54%     96.51% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            119787      1.51%     98.02% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5             62527      0.79%     98.81% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6             35002      0.44%     99.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7             20291      0.26%     99.50% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8             39505      0.50%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       7945004                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  2032      3.33%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0      0.00%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      3.33% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult               8236     13.50%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     16.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                49663     81.43%     98.26% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                1059      1.74%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             1521711     26.78%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  6      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     26.78% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           1713181     30.15%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     56.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult           852353     15.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.92% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            1256769     22.11%     94.04% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite            338881      5.96%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total              5682905                       # Type of FU issued
system.cpu08.iq.rate                         0.715137                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                     60990                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.010732                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         13647178                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         4753955                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      2519631                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads           5729573                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes          2862547                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses      2860628                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              2874986                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses               2868905                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads           2898                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads       574367                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores       303675                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       223507                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                18439                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                983404                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              797841                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts           5838552                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             107                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             1141792                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts             451796                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              211                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                44739                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              647289                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           67                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          252                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                319                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts             5679969                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             1254933                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            2936                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                         891                       # number of nop insts executed
system.cpu08.iew.exec_refs                    1593098                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                 226333                       # Number of branches executed
system.cpu08.iew.exec_stores                   338165                       # Number of stores executed
system.cpu08.iew.exec_rate                   0.714768                       # Inst execution rate
system.cpu08.iew.wb_sent                      5446231                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                     5380259                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                 4382654                       # num instructions producing a value
system.cpu08.iew.wb_consumers                 5685192                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     0.677052                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.770889                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts       1776285                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             271                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      7639366                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     0.531371                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     1.238120                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      5493258     71.91%     71.91% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1      1319423     17.27%     89.18% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       482429      6.32%     95.49% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       131805      1.73%     97.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4        12997      0.17%     97.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5        76968      1.01%     98.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6         8592      0.11%     98.51% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7        19890      0.26%     98.77% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8        94004      1.23%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      7639366                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts            4059338                       # Number of instructions committed
system.cpu08.commit.committedOps              4059338                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                       715546                       # Number of memory references committed
system.cpu08.commit.loads                      567425                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                   189510                       # Number of branches committed
system.cpu08.commit.fp_insts                  2859995                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                 1501927                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              65850                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass          443      0.01%      0.01% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu         778350     19.17%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     19.19% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      1712738     42.19%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     61.38% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult       852245     20.99%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.37% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead        567439     13.98%     96.35% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite       148121      3.65%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total         4059338                       # Class of committed instruction
system.cpu08.commit.bw_lim_events               94004                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   13145737                       # The number of ROB reads
system.cpu08.rob.rob_writes                  11903578                       # The number of ROB writes
system.cpu08.timesIdled                            64                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          1592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     907504                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                   4058899                       # Number of Instructions Simulated
system.cpu08.committedOps                     4058899                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             1.957821                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       1.957821                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             0.510772                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       0.510772                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                4191856                       # number of integer regfile reads
system.cpu08.int_regfile_writes               2036519                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                 4016021                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                2835871                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   186                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements           62501                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          59.559652                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1048550                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs           62562                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.760174                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle       833689719                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    59.559652                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.930620                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.930620                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses         2426701                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses        2426701                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data       951927                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total        951927                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data        96578                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        96578                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           14                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      1048505                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        1048505                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      1048505                       # number of overall hits
system.cpu08.dcache.overall_hits::total       1048505                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data        81935                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total        81935                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data        51527                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        51527                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       133462                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       133462                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       133462                       # number of overall misses
system.cpu08.dcache.overall_misses::total       133462                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data   6844632543                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total   6844632543                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data   7070263974                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total   7070263974                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        13932                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  13914896517                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  13914896517                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  13914896517                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  13914896517                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      1033862                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      1033862                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total       148105                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      1181967                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      1181967                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      1181967                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      1181967                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.079251                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.079251                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.347909                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.347909                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.112915                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.112915                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.112915                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.112915                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 83537.347202                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 83537.347202                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 137214.741281                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 137214.741281                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total        11610                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6966                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 104261.111905                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 104261.111905                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 104261.111905                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 104261.111905                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       275905                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          294                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs           14728                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets            13                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    18.733365                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets    22.615385                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        58697                       # number of writebacks
system.cpu08.dcache.writebacks::total           58697                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data        52353                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total        52353                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data        18391                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total        18391                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data        70744                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total        70744                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data        70744                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total        70744                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data        29582                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total        29582                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data        33136                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total        33136                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data        62718                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total        62718                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data        62718                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total        62718                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   2691655434                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   2691655434                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data   4020301213                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total   4020301213                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        11610                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   6711956647                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   6711956647                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   6711956647                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   6711956647                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.028613                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.028613                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.223733                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.223733                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.053062                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.053062                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.053062                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.053062                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 90989.636739                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 90989.636739                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 121327.293970                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 121327.293970                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10449                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5805                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 107018.027472                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 107018.027472                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 107018.027472                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 107018.027472                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              46                       # number of replacements
system.cpu08.icache.tags.tagsinuse         303.960115                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            689219                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         1727.365915                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   303.960115                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.593672                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.593672                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         1379725                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        1379725                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst       689219                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        689219                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst       689219                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         689219                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst       689219                       # number of overall hits
system.cpu08.icache.overall_hits::total        689219                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          444                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          444                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          444                       # number of overall misses
system.cpu08.icache.overall_misses::total          444                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     10644048                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     10644048                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     10644048                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     10644048                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     10644048                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     10644048                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst       689663                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       689663                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst       689663                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       689663                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst       689663                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       689663                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000644                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000644                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000644                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000644                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000644                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000644                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 23973.081081                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 23973.081081                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 23973.081081                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 23973.081081                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 23973.081081                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 23973.081081                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu08.icache.writebacks::total              46                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           45                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           45                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          399                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          399                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      8423055                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      8423055                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      8423055                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      8423055                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      8423055                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      8423055                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000579                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000579                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000579                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 21110.413534                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 21110.413534                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 21110.413534                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 21110.413534                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 21110.413534                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 21110.413534                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                239492                       # Number of BP lookups
system.cpu09.branchPred.condPredicted          106510                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             524                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups             169898                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                163973                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           96.512613                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 66258                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            89                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             88                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    1067308                       # DTB read hits
system.cpu09.dtb.read_misses                     6555                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                1073863                       # DTB read accesses
system.cpu09.dtb.write_hits                    261787                       # DTB write hits
system.cpu09.dtb.write_misses                   57355                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                319142                       # DTB write accesses
system.cpu09.dtb.data_hits                    1329095                       # DTB hits
system.cpu09.dtb.data_misses                    63910                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                1393005                       # DTB accesses
system.cpu09.itb.fetch_hits                    677867                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                677937                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        7804961                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            11480                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                      6675174                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                    239492                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches           230232                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     7702802                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 37139                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        68820                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2150                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                  677867                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 239                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          7803856                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.855369                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.213215                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                6584906     84.38%     84.38% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                  23903      0.31%     84.69% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 243336      3.12%     87.80% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                  18619      0.24%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 249233      3.19%     91.24% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  40761      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  78679      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                  79421      1.02%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                 484998      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            7803856                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.030685                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.855248                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 182312                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             6790699                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                  254634                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              489058                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                18333                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              66236                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 246                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts              5860626                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 992                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                18333                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 295352                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles               3072748                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        10487                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                  553043                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             3785073                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts              5714362                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                  16                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents              2084019                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1620510                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                50537                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands           5061176                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups             8417940                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups        4400938                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups         4016997                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps             3658737                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                1402439                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              161                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 3297279                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            1095493                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores            433681                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads          360748                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores         156391                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                  5700273                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               170                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                 5409471                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued            5164                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined       1767737                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       736240                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           52                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      7803856                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.693179                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.137947                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           4477211     57.37%     57.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1           2212164     28.35%     85.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            690393      8.85%     94.57% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            195571      2.51%     97.07% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4             93131      1.19%     98.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5             48796      0.63%     98.89% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6             30365      0.39%     99.28% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7             18686      0.24%     99.52% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8             37539      0.48%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       7803856                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                  2210      8.38%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      8.38% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult               8232     31.22%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     39.60% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                15278     57.93%     97.53% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 651      2.47%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             1450535     26.81%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  6      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     26.81% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           1711076     31.63%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     58.45% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult           852341     15.76%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.20% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            1075635     19.88%     94.09% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite            319874      5.91%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total              5409471                       # Type of FU issued
system.cpu09.iq.rate                         0.693081                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                     26371                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.004875                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         12929003                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         4607830                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      2383393                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads           5725330                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes          2860420                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses      2858517                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              2569056                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses               2866782                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads           2742                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads       570968                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores       301890                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked        85855                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                18333                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                975639                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              781487                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts           5701298                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             112                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             1095493                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts             433681                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                44072                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              631840                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           52                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          290                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                342                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts             5406685                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             1073863                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts            2786                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                         855                       # number of nop insts executed
system.cpu09.iew.exec_refs                    1393005                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                 215589                       # Number of branches executed
system.cpu09.iew.exec_stores                   319142                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.692724                       # Inst execution rate
system.cpu09.iew.wb_sent                      5306468                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                     5241910                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                 4293650                       # num instructions producing a value
system.cpu09.iew.wb_consumers                 5589380                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.671613                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.768180                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts       1766342                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             288                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      7504003                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     0.524138                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     1.215643                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      5392995     71.87%     71.87% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1      1306290     17.41%     89.28% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       476575      6.35%     95.63% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       131016      1.75%     97.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4        10798      0.14%     97.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5        75061      1.00%     98.52% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6         4315      0.06%     98.57% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7        19369      0.26%     98.83% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8        87584      1.17%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      7504003                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts            3933130                       # Number of instructions committed
system.cpu09.commit.committedOps              3933130                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                       656316                       # Number of memory references committed
system.cpu09.commit.loads                      524525                       # Number of loads committed
system.cpu09.commit.membars                        20                       # Number of memory barriers committed
system.cpu09.commit.branches                   179229                       # Number of branches committed
system.cpu09.commit.fp_insts                  2857912                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                 1375806                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              65796                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu         713460     18.14%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     18.15% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      1710671     43.49%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     61.64% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult       852233     21.67%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.31% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead        524545     13.34%     96.65% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite       131791      3.35%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total         3933130                       # Class of committed instruction
system.cpu09.commit.bw_lim_events               87584                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   12882125                       # The number of ROB reads
system.cpu09.rob.rob_writes                  11629956                       # The number of ROB writes
system.cpu09.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          1105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1049139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                   3932706                       # Number of Instructions Simulated
system.cpu09.committedOps                     3932706                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             1.984629                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       1.984629                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.503873                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.503873                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                3869769                       # number of integer regfile reads
system.cpu09.int_regfile_writes               1931178                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                 4015975                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                2835837                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   309                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements           52369                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          59.400134                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           1010704                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs           52431                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.276840                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle       714013839                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    59.400134                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.928127                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.928127                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses         2289704                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses        2289704                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data       921010                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total        921010                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data        89631                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        89631                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           24                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      1010641                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        1010641                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      1010641                       # number of overall hits
system.cpu09.dcache.overall_hits::total       1010641                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data        65749                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total        65749                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data        42136                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        42136                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            3                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            6                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       107885                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       107885                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       107885                       # number of overall misses
system.cpu09.dcache.overall_misses::total       107885                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data   6548908428                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total   6548908428                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data   5663987947                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total   5663987947                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        39474                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        39474                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  12212896375                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  12212896375                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  12212896375                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  12212896375                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data       986759                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total       986759                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total       131767                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      1118526                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      1118526                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      1118526                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      1118526                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.066631                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.066631                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.319777                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.319777                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.096453                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.096453                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.096453                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.096453                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 99604.684908                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 99604.684908                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 134421.585983                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 134421.585983                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         6579                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 113202.913982                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 113202.913982                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 113202.913982                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 113202.913982                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       203650                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            6692                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.431859                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets    22.125000                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        49343                       # number of writebacks
system.cpu09.dcache.writebacks::total           49343                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data        45162                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total        45162                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data        10153                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total        10153                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data        55315                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total        55315                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data        55315                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total        55315                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data        20587                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total        20587                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data        31983                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total        31983                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data        52570                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total        52570                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data        52570                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total        52570                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   2430193590                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   2430193590                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data   3817444181                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total   3817444181                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        32508                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   6247637771                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   6247637771                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   6247637771                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   6247637771                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020863                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020863                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.242724                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.242724                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.046999                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.046999                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.046999                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.046999                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 118045.057075                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 118045.057075                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 119358.539881                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 119358.539881                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         5418                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 118844.165322                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 118844.165322                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 118844.165322                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 118844.165322                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              82                       # number of replacements
system.cpu09.icache.tags.tagsinuse         325.735218                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            677367                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         1488.718681                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   325.735218                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.636202                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.636202                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         1356189                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        1356189                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst       677367                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        677367                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst       677367                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         677367                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst       677367                       # number of overall hits
system.cpu09.icache.overall_hits::total        677367                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          500                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          500                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          500                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          500                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          500                       # number of overall misses
system.cpu09.icache.overall_misses::total          500                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      9474921                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      9474921                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      9474921                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      9474921                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      9474921                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      9474921                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst       677867                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       677867                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst       677867                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       677867                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst       677867                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       677867                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000738                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000738                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000738                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000738                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000738                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000738                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 18949.842000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 18949.842000                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 18949.842000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 18949.842000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 18949.842000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 18949.842000                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           82                       # number of writebacks
system.cpu09.icache.writebacks::total              82                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           45                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           45                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           45                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          455                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          455                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          455                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          455                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          455                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      8175762                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      8175762                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      8175762                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      8175762                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      8175762                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      8175762                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 17968.707692                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 17968.707692                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 17968.707692                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 17968.707692                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 17968.707692                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 17968.707692                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                243425                       # Number of BP lookups
system.cpu10.branchPred.condPredicted          110493                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             470                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups             172739                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                166024                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           96.112632                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 66260                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            54                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             54                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    1110050                       # DTB read hits
system.cpu10.dtb.read_misses                     6763                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                1116813                       # DTB read accesses
system.cpu10.dtb.write_hits                    268326                       # DTB write hits
system.cpu10.dtb.write_misses                   57911                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                326237                       # DTB write accesses
system.cpu10.dtb.data_hits                    1378376                       # DTB hits
system.cpu10.dtb.data_misses                    64674                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                1443050                       # DTB accesses
system.cpu10.itb.fetch_hits                    681630                       # ITB hits
system.cpu10.itb.fetch_misses                      76                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                681706                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        7849563                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            11180                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                      6723447                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                    243425                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches           232284                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     7745744                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 37053                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        70847                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2172                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                  681630                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          7848501                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            0.856654                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           2.214594                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                6620615     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                  24473      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 244423      3.11%     87.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                  19464      0.25%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 250569      3.19%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  41254      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  78886      1.01%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                  80662      1.03%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                 488155      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            7848501                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.031011                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      0.856538                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 183232                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             6826589                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                  256732                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              492790                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                18311                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              66235                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts              5908508                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 895                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                18311                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 297491                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles               3067493                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         9292                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                  557449                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             3827618                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts              5763018                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                  18                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents              2096914                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1636904                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                75952                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands           5097693                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups             8482518                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups        4465439                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups         4017075                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps             3695347                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                1402346                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              168                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 3318410                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            1111895                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores            439853                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads          362996                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores         146789                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                  5749621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               169                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                 5487053                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued            5245                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined       1768341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       733820                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           49                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      7848501                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       0.699121                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.147418                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           4496604     57.29%     57.29% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1           2218352     28.26%     85.56% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            696263      8.87%     94.43% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            197537      2.52%     96.95% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4             98598      1.26%     98.20% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5             52084      0.66%     98.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6             32274      0.41%     99.28% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7             19204      0.24%     99.52% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8             37585      0.48%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       7848501                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1816      5.56%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      5.56% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult               8236     25.20%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     30.75% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                21807     66.72%     97.47% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 826      2.53%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             1476906     26.92%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  6      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     26.92% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           1712164     31.20%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     58.12% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult           852353     15.53%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.65% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            1118662     20.39%     94.04% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite            326958      5.96%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total              5487053                       # Type of FU issued
system.cpu10.iq.rate                         0.699027                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                     32685                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.005957                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         13132992                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         4656617                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      2433561                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads           5727545                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes          2861579                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses      2859609                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              2651843                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses               2867891                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads           2965                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads       571148                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores       302007                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       112339                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                18311                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                959197                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              791912                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts           5750640                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              91                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             1111895                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts             439853                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              152                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                44393                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              641805                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           67                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          245                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                300                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts             5484159                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             1116813                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts            2894                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                         850                       # number of nop insts executed
system.cpu10.iew.exec_refs                    1443050                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                 219714                       # Number of branches executed
system.cpu10.iew.exec_stores                   326237                       # Number of stores executed
system.cpu10.iew.exec_rate                   0.698658                       # Inst execution rate
system.cpu10.iew.wb_sent                      5358516                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                     5293170                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                 4325875                       # num instructions producing a value
system.cpu10.iew.wb_consumers                 5622797                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     0.674327                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.769346                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts       1765874                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             255                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      7546675                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     0.527631                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     1.225628                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      5423760     71.87%     71.87% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1      1309686     17.35%     89.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       478522      6.34%     95.56% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       131123      1.74%     97.30% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4        11404      0.15%     97.45% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5        76352      1.01%     98.47% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6         6367      0.08%     98.55% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7        19505      0.26%     98.81% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8        89956      1.19%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      7546675                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts            3981860                       # Number of instructions committed
system.cpu10.commit.committedOps              3981860                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                       678593                       # Number of memory references committed
system.cpu10.commit.loads                      540747                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                   183247                       # Number of branches committed
system.cpu10.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                 1424511                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              65802                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass          415      0.01%      0.01% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu         738873     18.56%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     18.57% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      1711718     42.99%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     61.55% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult       852245     21.40%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.96% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead        540761     13.58%     96.54% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite       137846      3.46%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total         3981860                       # Class of committed instruction
system.cpu10.commit.bw_lim_events               89956                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   12970518                       # The number of ROB reads
system.cpu10.rob.rob_writes                  11726425                       # The number of ROB writes
system.cpu10.timesIdled                            67                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          1062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                    1004537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                   3981449                       # Number of Instructions Simulated
system.cpu10.committedOps                     3981449                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             1.971534                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       1.971534                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             0.507219                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       0.507219                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                3964469                       # number of integer regfile reads
system.cpu10.int_regfile_writes               1969647                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   174                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements           54224                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          59.312676                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           1028073                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs           54285                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           18.938436                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle       733151763                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    59.312676                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.926761                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.926761                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses         2337307                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses        2337307                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data       934167                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total        934167                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data        93862                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        93862                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           14                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      1028029                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        1028029                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      1028029                       # number of overall hits
system.cpu10.dcache.overall_hits::total       1028029                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data        69420                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total        69420                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data        43968                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        43968                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       113388                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       113388                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       113388                       # number of overall misses
system.cpu10.dcache.overall_misses::total       113388                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data   6467564124                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total   6467564124                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data   6035893426                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total   6035893426                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        18576                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  12503457550                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  12503457550                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  12503457550                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  12503457550                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      1003587                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      1003587                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data       137830                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total       137830                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      1141417                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      1141417                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      1141417                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      1141417                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.069172                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.069172                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.319002                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.319002                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.099340                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.099340                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.099340                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.099340                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 93165.717718                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 93165.717718                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 137279.235489                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 137279.235489                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 110271.435690                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 110271.435690                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 110271.435690                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 110271.435690                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       223841                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          173                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7858                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             8                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    28.485747                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    21.625000                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        50792                       # number of writebacks
system.cpu10.dcache.writebacks::total           50792                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data        47160                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total        47160                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data        11807                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total        11807                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data        58967                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total        58967                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data        58967                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total        58967                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data        22260                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total        22260                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data        32161                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total        32161                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data        54421                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total        54421                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data        54421                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total        54421                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   2498785470                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   2498785470                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data   3873499436                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total   3873499436                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   6372284906                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   6372284906                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   6372284906                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   6372284906                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.022180                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.022180                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.233338                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.233338                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.047678                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.047678                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.047678                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.047678                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 112254.513477                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 112254.513477                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 120440.889151                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 120440.889151                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 117092.389078                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117092.389078                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 117092.389078                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117092.389078                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              46                       # number of replacements
system.cpu10.icache.tags.tagsinuse         303.718885                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs            681183                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         1702.957500                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   303.718885                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.593201                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.593201                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         1363660                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        1363660                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst       681183                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        681183                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst       681183                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         681183                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst       681183                       # number of overall hits
system.cpu10.icache.overall_hits::total        681183                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          447                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          447                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          447                       # number of overall misses
system.cpu10.icache.overall_misses::total          447                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      9834831                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      9834831                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      9834831                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      9834831                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      9834831                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      9834831                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst       681630                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       681630                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst       681630                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       681630                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst       681630                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       681630                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000656                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000656                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000656                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000656                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000656                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 22001.859060                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 22001.859060                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 22001.859060                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 22001.859060                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 22001.859060                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 22001.859060                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu10.icache.writebacks::total              46                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           47                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           47                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          400                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          400                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          400                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          400                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          400                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      7633575                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7633575                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      7633575                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7633575                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      7633575                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7633575                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000587                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000587                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000587                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 19083.937500                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 19083.937500                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 19083.937500                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 19083.937500                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 19083.937500                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 19083.937500                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                241884                       # Number of BP lookups
system.cpu11.branchPred.condPredicted          108836                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             527                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups             171739                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                165273                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           96.234984                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 66276                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    1077957                       # DTB read hits
system.cpu11.dtb.read_misses                     7441                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                1085398                       # DTB read accesses
system.cpu11.dtb.write_hits                    265705                       # DTB write hits
system.cpu11.dtb.write_misses                   58236                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                323941                       # DTB write accesses
system.cpu11.dtb.data_hits                    1343662                       # DTB hits
system.cpu11.dtb.data_misses                    65677                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                1409339                       # DTB accesses
system.cpu11.itb.fetch_hits                    681146                       # ITB hits
system.cpu11.itb.fetch_misses                      83                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                681229                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        7839298                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            11386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                      6711997                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                    241884                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches           231550                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     7735998                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 37349                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        69741                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2447                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                  681146                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          7838282                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            0.856310                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.214357                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                6612490     84.36%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                  24604      0.31%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 244060      3.11%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                  19453      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 249653      3.19%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  41388      0.53%     91.75% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  78800      1.01%     92.76% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                  80110      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                 487724      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            7838282                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.030855                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      0.856199                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 183334                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             6818658                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                  257154                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              490957                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                18438                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              66281                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 246                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts              5893658                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                1010                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                18438                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 296817                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles               3080923                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        10801                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                  556835                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             3804727                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts              5745959                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                  78                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents              2089461                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1618538                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                67879                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands           5084532                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups             8460436                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups        4443367                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups         4017064                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps             3674160                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                1410372                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              167                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          153                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 3305255                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            1104881                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores            437277                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads          360203                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores         153406                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                  5731968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               175                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                 5444584                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued            5001                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined       1777865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       734978                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      7838282                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       0.694614                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.146491                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           4507445     57.51%     57.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1           2213250     28.24%     85.74% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            684826      8.74%     94.48% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            196149      2.50%     96.98% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4             95463      1.22%     98.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5             51697      0.66%     98.86% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6             31484      0.40%     99.26% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7             19750      0.25%     99.51% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8             38218      0.49%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       7838282                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  2886     10.20%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0      0.00%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     10.20% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult               8234     29.09%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     39.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                16609     58.67%     97.96% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 578      2.04%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             1468287     26.97%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  6      0.00%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     26.97% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           1712154     31.45%     58.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     58.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     58.41% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult           852353     15.66%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.07% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            1087096     19.97%     94.04% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite            324684      5.96%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total              5444584                       # Type of FU issued
system.cpu11.iq.rate                         0.694524                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                     28307                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.005199                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         13033235                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         4648512                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      2415222                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads           5727523                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes          2861563                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses      2859604                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              2605008                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses               2867879                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           2952                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads       574206                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores       303438                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked        86380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                18438                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                991015                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              771171                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts           5733031                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             113                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             1104881                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts             437277                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              148                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                44018                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              621487                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          295                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                355                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts             5441812                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             1085398                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2772                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                         888                       # number of nop insts executed
system.cpu11.iew.exec_refs                    1409339                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                 217955                       # Number of branches executed
system.cpu11.iew.exec_stores                   323941                       # Number of stores executed
system.cpu11.iew.exec_rate                   0.694171                       # Inst execution rate
system.cpu11.iew.wb_sent                      5341234                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                     5274826                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                 4314573                       # num instructions producing a value
system.cpu11.iew.wb_consumers                 5615726                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     0.672870                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.768302                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts       1773659                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           118                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts             291                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      7536497                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     0.524740                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     1.219683                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      5421808     71.94%     71.94% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1      1305801     17.33%     89.27% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       477832      6.34%     95.61% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       131118      1.74%     97.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4        10464      0.14%     97.49% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5        74856      0.99%     98.48% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6         6533      0.09%     98.57% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7        20131      0.27%     98.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8        87954      1.17%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      7536497                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts            3954702                       # Number of instructions committed
system.cpu11.commit.committedOps              3954702                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                       664514                       # Number of memory references committed
system.cpu11.commit.loads                      530675                       # Number of loads committed
system.cpu11.commit.membars                        20                       # Number of memory barriers committed
system.cpu11.commit.branches                   181283                       # Number of branches committed
system.cpu11.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                 1397343                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              65797                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass          428      0.01%      0.01% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         725775     18.35%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     18.36% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      1711718     43.28%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead        530695     13.42%     96.62% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite       133839      3.38%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total         3954702                       # Class of committed instruction
system.cpu11.commit.bw_lim_events               87954                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   12941747                       # The number of ROB reads
system.cpu11.rob.rob_writes                  11688747                       # The number of ROB writes
system.cpu11.timesIdled                            61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          1016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                    1014802                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                   3954278                       # Number of Instructions Simulated
system.cpu11.committedOps                     3954278                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             1.982485                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       1.982485                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             0.504417                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       0.504417                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                3916712                       # number of integer regfile reads
system.cpu11.int_regfile_writes               1955587                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                 4016029                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                2835876                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   331                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements           52243                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          59.165621                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           1021065                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs           52305                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           19.521365                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle       752664690                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    59.165621                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.924463                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.924463                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses         2313580                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses        2313580                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data       929828                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total        929828                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data        91175                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        91175                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           24                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           18                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      1021003                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        1021003                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      1021003                       # number of overall hits
system.cpu11.dcache.overall_hits::total       1021003                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data        66884                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total        66884                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data        42640                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        42640                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            3                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            6                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       109524                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       109524                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       109524                       # number of overall misses
system.cpu11.dcache.overall_misses::total       109524                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data   6867464769                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total   6867464769                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data   5744098753                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total   5744098753                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37152                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37152                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  12611563522                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  12611563522                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  12611563522                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  12611563522                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data       996712                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total       996712                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total       133815                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      1130527                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      1130527                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      1130527                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      1130527                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.067105                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.067105                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.318649                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.318649                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.096879                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.096879                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.096879                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.096879                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 102677.243720                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 102677.243720                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 134711.509217                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 134711.509217                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data         7353                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         6192                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 115148.857985                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 115148.857985                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 115148.857985                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 115148.857985                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       202418                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            6602                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets            15                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    30.660103                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    15.133333                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        48840                       # number of writebacks
system.cpu11.dcache.writebacks::total           48840                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data        46325                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total        46325                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data        10757                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total        10757                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data        57082                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total        57082                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data        57082                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total        57082                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data        20559                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total        20559                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data        31883                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total        31883                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data        52442                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total        52442                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data        52442                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total        52442                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   2460893913                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   2460893913                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data   3766109807                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total   3766109807                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        30186                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   6227003720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   6227003720                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   6227003720                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   6227003720                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020627                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020627                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.238262                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.238262                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.046387                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.046387                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.046387                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.046387                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 119699.105647                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 119699.105647                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 118122.818022                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 118122.818022                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         5031                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 118740.774951                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 118740.774951                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 118740.774951                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 118740.774951                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              84                       # number of replacements
system.cpu11.icache.tags.tagsinuse         324.474075                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs            680642                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             457                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         1489.369803                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   324.474075                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.633738                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.633738                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          370                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         1362749                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        1362749                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst       680642                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        680642                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst       680642                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         680642                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst       680642                       # number of overall hits
system.cpu11.icache.overall_hits::total        680642                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          504                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          504                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          504                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          504                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          504                       # number of overall misses
system.cpu11.icache.overall_misses::total          504                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      8820117                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      8820117                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      8820117                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      8820117                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      8820117                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      8820117                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst       681146                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       681146                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst       681146                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       681146                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst       681146                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       681146                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000740                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000740                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000740                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000740                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000740                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 17500.232143                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 17500.232143                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 17500.232143                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 17500.232143                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 17500.232143                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 17500.232143                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu11.icache.writebacks::total              84                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           47                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           47                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           47                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          457                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          457                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          457                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          457                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          457                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      7407180                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      7407180                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      7407180                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      7407180                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      7407180                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      7407180                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000671                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000671                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 16208.271335                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 16208.271335                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 16208.271335                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 16208.271335                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 16208.271335                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 16208.271335                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                248648                       # Number of BP lookups
system.cpu12.branchPred.condPredicted          115267                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             594                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups             176658                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                168415                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           95.333922                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 66416                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           105                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            103                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    1197511                       # DTB read hits
system.cpu12.dtb.read_misses                     6864                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                1204375                       # DTB read accesses
system.cpu12.dtb.write_hits                    275958                       # DTB write hits
system.cpu12.dtb.write_misses                   58031                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                333989                       # DTB write accesses
system.cpu12.dtb.data_hits                    1473469                       # DTB hits
system.cpu12.dtb.data_misses                    64895                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                1538364                       # DTB accesses
system.cpu12.itb.fetch_hits                    686495                       # ITB hits
system.cpu12.itb.fetch_misses                      75                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                686570                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7984217                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            12233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                      6778129                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                    248648                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches           234833                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     7878219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 37327                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        70105                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1973                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                  686495                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 264                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7981231                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            0.849259                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.206403                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                6743122     84.49%     84.49% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                  25511      0.32%     84.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 245254      3.07%     87.88% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                  20769      0.26%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 251396      3.15%     91.29% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  42131      0.53%     91.82% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  79453      1.00%     92.81% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                  81914      1.03%     93.84% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                 491681      6.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7981231                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.031142                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      0.848941                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 185320                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             6950651                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                  260378                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              496367                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                18410                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              66425                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 263                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts              5962039                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                1072                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                18410                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 300966                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles               3162865                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11107                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                  562999                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             3854779                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts              5815831                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 119                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents              2104401                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1657509                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                69288                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands           5137122                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups             8552490                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups        4535316                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups         4017169                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps             3733317                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                1403805                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              227                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          209                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 3342123                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            1128822                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores            446258                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads          364920                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores         181308                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                  5801752                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               237                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                 5612617                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued            5115                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined       1769887                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       727793                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           82                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7981231                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       0.703227                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.162912                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           4591535     57.53%     57.53% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1           2231607     27.96%     85.49% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            698729      8.75%     94.24% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            196537      2.46%     96.71% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            111538      1.40%     98.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5             57782      0.72%     98.83% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6             34468      0.43%     99.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7             20209      0.25%     99.51% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8             38826      0.49%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7981231                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  3540      6.87%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0      0.00%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      6.87% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult               8236     15.98%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     22.85% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                39075     75.80%     98.65% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 696      1.35%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             1506070     26.83%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  6      0.00%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     26.83% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           1713207     30.52%     57.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     57.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     57.36% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult           852365     15.19%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     72.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            1206199     21.49%     94.04% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite            334766      5.96%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total              5612617                       # Type of FU issued
system.cpu12.iq.rate                         0.702964                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                     51547                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.009184                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         13533417                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         4709252                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      2488359                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads           5729710                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes          2862704                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses      2860682                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              2795187                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses               2868973                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads           2827                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads       571406                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores       302105                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       183399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                18410                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles               1044577                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              791827                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts           5802947                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              98                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             1128822                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts             446258                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              201                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                44651                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              641161                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          340                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                414                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts             5609604                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             1204375                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            3013                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                         958                       # number of nop insts executed
system.cpu12.iew.exec_refs                    1538364                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                 224294                       # Number of branches executed
system.cpu12.iew.exec_stores                   333989                       # Number of stores executed
system.cpu12.iew.exec_rate                   0.702587                       # Inst execution rate
system.cpu12.iew.wb_sent                      5414650                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                     5349041                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                 4361652                       # num instructions producing a value
system.cpu12.iew.wb_consumers                 5659999                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     0.669952                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.770610                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts       1768650                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             341                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      7679777                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     0.525091                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     1.228282                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      5541795     72.16%     72.16% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1      1315114     17.12%     89.29% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       481442      6.27%     95.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       132079      1.72%     97.27% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4        11671      0.15%     97.43% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5        77523      1.01%     98.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6         8625      0.11%     98.55% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7        19928      0.26%     98.81% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8        91600      1.19%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      7679777                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts            4032580                       # Number of instructions committed
system.cpu12.commit.committedOps              4032580                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                       701569                       # Number of memory references committed
system.cpu12.commit.loads                      557416                       # Number of loads committed
system.cpu12.commit.membars                        22                       # Number of memory barriers committed
system.cpu12.commit.branches                   187609                       # Number of branches committed
system.cpu12.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                 1475089                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              65849                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass          482      0.01%      0.01% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu         765483     18.98%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     18.99% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      1712765     42.47%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     61.47% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult       852257     21.13%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.60% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead        557438     13.82%     96.43% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite       144153      3.57%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total         4032580                       # Class of committed instruction
system.cpu12.commit.bw_lim_events               91600                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   13155485                       # The number of ROB reads
system.cpu12.rob.rob_writes                  11833789                       # The number of ROB writes
system.cpu12.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          2986                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     869883                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                   4032102                       # Number of Instructions Simulated
system.cpu12.committedOps                     4032102                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.980162                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.980162                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.505009                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.505009                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                4109341                       # number of integer regfile reads
system.cpu12.int_regfile_writes               2011409                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                 4016095                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                2835913                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   357                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements           58296                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          59.082155                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           1038828                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs           58358                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           17.800953                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle       774662157                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    59.082155                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.923159                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.923159                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses         2390556                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses        2390556                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data       942816                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total        942816                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data        95941                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        95941                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           28                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           28                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           19                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      1038757                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        1038757                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      1038757                       # number of overall hits
system.cpu12.dcache.overall_hits::total       1038757                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data        79031                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total        79031                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data        48185                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        48185                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            7                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       127216                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       127216                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       127216                       # number of overall misses
system.cpu12.dcache.overall_misses::total       127216                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data   7617468447                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total   7617468447                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data   6716425703                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total   6716425703                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        27864                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        45279                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        45279                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  14333894150                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  14333894150                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  14333894150                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  14333894150                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      1021847                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      1021847                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total       144126                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           31                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      1165973                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      1165973                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      1165973                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      1165973                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.077341                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.077341                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.334326                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.334326                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.096774                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.269231                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.109107                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.109107                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.109107                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.109107                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 96385.828941                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 96385.828941                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 139388.309702                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 139388.309702                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         9288                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data  6468.428571                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  6468.428571                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 112673.674302                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 112673.674302                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 112673.674302                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 112673.674302                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       261663                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          430                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs           11184                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets            20                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    23.396191                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    21.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        54120                       # number of writebacks
system.cpu12.dcache.writebacks::total           54120                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data        53365                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total        53365                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data        15334                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total        15334                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data        68699                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total        68699                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data        68699                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total        68699                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data        25666                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total        25666                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data        32851                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total        32851                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data        58517                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total        58517                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data        58517                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total        58517                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   2702135781                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   2702135781                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data   3962466568                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total   3962466568                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        37152                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   6664602349                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   6664602349                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   6664602349                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   6664602349                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.025117                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.025117                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.227933                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.227933                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.064516                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.269231                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.050187                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.050187                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.050187                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.050187                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 105280.752007                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 105280.752007                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 120619.359167                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 120619.359167                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        10449                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10449                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data  5307.428571                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total  5307.428571                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 113891.729737                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 113891.729737                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 113891.729737                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 113891.729737                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             104                       # number of replacements
system.cpu12.icache.tags.tagsinuse         339.467398                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs            685942                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             492                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         1394.191057                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   339.467398                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.663022                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.663022                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3          385                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         1373482                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        1373482                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst       685942                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        685942                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst       685942                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         685942                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst       685942                       # number of overall hits
system.cpu12.icache.overall_hits::total        685942                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          553                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          553                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          553                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          553                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          553                       # number of overall misses
system.cpu12.icache.overall_misses::total          553                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     17129394                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     17129394                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     17129394                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     17129394                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     17129394                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     17129394                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst       686495                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       686495                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst       686495                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       686495                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst       686495                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       686495                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000806                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000806                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000806                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 30975.396022                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 30975.396022                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 30975.396022                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 30975.396022                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 30975.396022                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 30975.396022                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          104                       # number of writebacks
system.cpu12.icache.writebacks::total             104                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           61                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           61                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           61                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          492                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          492                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          492                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          492                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          492                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     12542283                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     12542283                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     12542283                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     12542283                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     12542283                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     12542283                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000717                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000717                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000717                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 25492.445122                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 25492.445122                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 25492.445122                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 25492.445122                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 25492.445122                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 25492.445122                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                240642                       # Number of BP lookups
system.cpu13.branchPred.condPredicted          107838                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             459                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups             170583                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                164478                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           96.421097                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 66200                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            55                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             55                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           13                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    1070391                       # DTB read hits
system.cpu13.dtb.read_misses                     6772                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                1077163                       # DTB read accesses
system.cpu13.dtb.write_hits                    265057                       # DTB write hits
system.cpu13.dtb.write_misses                   57824                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                322881                       # DTB write accesses
system.cpu13.dtb.data_hits                    1335448                       # DTB hits
system.cpu13.dtb.data_misses                    64596                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                1400044                       # DTB accesses
system.cpu13.itb.fetch_hits                    677995                       # ITB hits
system.cpu13.itb.fetch_misses                      76                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                678071                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        7801377                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            10813                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                      6677371                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                    240642                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches           230678                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     7697115                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 36791                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        71604                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2138                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                  677995                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 208                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          7800097                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.856063                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.213457                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                6579647     84.35%     84.35% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                  24367      0.31%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 243814      3.13%     87.79% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                  19183      0.25%     88.04% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 249382      3.20%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  40824      0.52%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  78791      1.01%     92.77% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                  79279      1.02%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                 484810      6.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            7800097                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.030846                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.855922                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 182232                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             6783333                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                  254006                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              490739                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                18183                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              66183                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts              5868590                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 896                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                18183                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 295621                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles               3049941                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        10103                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                  553697                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             3800948                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts              5723926                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 141                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents              2084985                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1616082                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                70782                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands           5067276                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups             8427680                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups        4410600                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups         4017076                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps             3673581                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                1393695                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              145                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          131                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 3304632                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            1098030                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores            433815                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads          355989                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores         164670                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                  5710349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               146                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                 5426327                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued            5008                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined       1757026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       723612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           42                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      7800097                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.695674                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.143869                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           4472599     57.34%     57.34% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1           2210905     28.34%     85.68% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            688887      8.83%     94.52% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            195998      2.51%     97.03% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4             93395      1.20%     98.23% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5             49701      0.64%     98.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6             31175      0.40%     99.26% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7             18977      0.24%     99.51% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8             38460      0.49%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       7800097                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                  2198      8.09%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      8.09% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult               8236     30.32%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     38.42% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                16094     59.25%     97.67% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 633      2.33%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             1459355     26.89%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  6      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     26.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           1712128     31.55%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     58.45% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult           852353     15.71%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.15% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            1078965     19.88%     94.04% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite            323516      5.96%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total              5426327                       # Type of FU issued
system.cpu13.iq.rate                         0.695560                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                     27161                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.005005                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         12957404                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         4606053                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      2401159                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads           5727516                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes          2861531                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses      2859597                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              2585608                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses               2867876                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads           3035                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads       567553                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores       300081                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked        83247                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                18183                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                958416                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              776770                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts           5711338                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             132                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             1098030                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts             433815                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              129                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                44090                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              627083                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          248                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                296                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts             5423622                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             1077163                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts            2705                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                         843                       # number of nop insts executed
system.cpu13.iew.exec_refs                    1400044                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                 217268                       # Number of branches executed
system.cpu13.iew.exec_stores                   322881                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.695213                       # Inst execution rate
system.cpu13.iew.wb_sent                      5325982                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                     5260756                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                 4302859                       # num instructions producing a value
system.cpu13.iew.wb_consumers                 5596828                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.674337                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.768803                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts       1755672                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           104                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             247                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      7498902                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     0.527259                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     1.221846                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      5384166     71.80%     71.80% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1      1306182     17.42%     89.22% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       477383      6.37%     95.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       131231      1.75%     97.33% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4        10555      0.14%     97.47% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5        75355      1.00%     98.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6         6310      0.08%     98.56% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7        19394      0.26%     98.82% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8        88326      1.18%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      7498902                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts            3953862                       # Number of instructions committed
system.cpu13.commit.committedOps              3953862                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                       664211                       # Number of memory references committed
system.cpu13.commit.loads                      530477                       # Number of loads committed
system.cpu13.commit.membars                        14                       # Number of memory barriers committed
system.cpu13.commit.branches                   181139                       # Number of branches committed
system.cpu13.commit.fp_insts                  2858975                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                 1396549                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              65780                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass          397      0.01%      0.01% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu         725275     18.34%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     18.35% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      1711718     43.29%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     61.65% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult       852245     21.55%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.20% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead        530491     13.42%     96.62% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite       133734      3.38%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total         3953862                       # Class of committed instruction
system.cpu13.commit.bw_lim_events               88326                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   12887670                       # The number of ROB reads
system.cpu13.rob.rob_writes                  11648635                       # The number of ROB writes
system.cpu13.timesIdled                            63                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          1280                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1052723                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                   3953469                       # Number of Instructions Simulated
system.cpu13.committedOps                     3953469                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             1.973299                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       1.973299                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.506766                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.506766                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                3891387                       # number of integer regfile reads
system.cpu13.int_regfile_writes               1943109                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                 4016043                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                2835875                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   143                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements           52218                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          58.953254                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           1018156                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           52280                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           19.475057                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle       930661083                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    58.953254                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.921145                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.921145                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         2303876                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        2303876                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data       927369                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total        927369                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data        90743                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        90743                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           16                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           15                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           15                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      1018112                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        1018112                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      1018112                       # number of overall hits
system.cpu13.dcache.overall_hits::total       1018112                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data        64630                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        64630                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data        42975                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        42975                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            3                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            1                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       107605                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       107605                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       107605                       # number of overall misses
system.cpu13.dcache.overall_misses::total       107605                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data   6352909569                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total   6352909569                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data   6068475485                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total   6068475485                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        26703                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        26703                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total         5805                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  12421385054                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  12421385054                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  12421385054                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  12421385054                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data       991999                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total       991999                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       133718                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      1125717                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      1125717                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      1125717                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      1125717                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.065151                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.065151                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.321385                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.321385                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.062500                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.095588                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.095588                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.095588                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.095588                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 98296.604812                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 98296.604812                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 141209.435369                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 141209.435369                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         8901                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         8901                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 115435.017462                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 115435.017462                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 115435.017462                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 115435.017462                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       200843                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          526                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            6748                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets            16                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.763337                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    32.875000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        48953                       # number of writebacks
system.cpu13.dcache.writebacks::total           48953                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data        44161                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total        44161                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data        11055                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total        11055                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data        55216                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total        55216                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data        55216                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total        55216                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data        20469                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total        20469                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data        31920                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total        31920                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data        52389                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total        52389                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data        52389                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total        52389                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   2409937623                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   2409937623                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data   3804607927                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total   3804607927                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total         4644                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   6214545550                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   6214545550                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   6214545550                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   6214545550                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020634                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020634                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.238711                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.238711                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.046538                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.046538                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.046538                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.046538                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 117735.972593                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 117735.972593                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 119191.977663                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 119191.977663                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         9288                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9288                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 118623.099315                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 118623.099315                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 118623.099315                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 118623.099315                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              46                       # number of replacements
system.cpu13.icache.tags.tagsinuse         302.606868                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs            677549                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         1698.117794                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   302.606868                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.591029                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.591029                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          350                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         1356389                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        1356389                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst       677549                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        677549                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst       677549                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         677549                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst       677549                       # number of overall hits
system.cpu13.icache.overall_hits::total        677549                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          446                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          446                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          446                       # number of overall misses
system.cpu13.icache.overall_misses::total          446                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8280252                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8280252                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8280252                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8280252                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8280252                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8280252                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst       677995                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       677995                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst       677995                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       677995                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst       677995                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       677995                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000658                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000658                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000658                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000658                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000658                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000658                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 18565.587444                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 18565.587444                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 18565.587444                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 18565.587444                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 18565.587444                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 18565.587444                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu13.icache.writebacks::total              46                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           47                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           47                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           47                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      7233030                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      7233030                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      7233030                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      7233030                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      7233030                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      7233030                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000588                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000588                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000588                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 18127.894737                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 18127.894737                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 18127.894737                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 18127.894737                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 18127.894737                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 18127.894737                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                245426                       # Number of BP lookups
system.cpu14.branchPred.condPredicted          112303                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             535                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups             174129                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                166526                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           95.633697                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 66310                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            91                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             90                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    1119148                       # DTB read hits
system.cpu14.dtb.read_misses                     6836                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                1125984                       # DTB read accesses
system.cpu14.dtb.write_hits                    269114                       # DTB write hits
system.cpu14.dtb.write_misses                   56371                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                325485                       # DTB write accesses
system.cpu14.dtb.data_hits                    1388262                       # DTB hits
system.cpu14.dtb.data_misses                    63207                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                1451469                       # DTB accesses
system.cpu14.itb.fetch_hits                    681590                       # ITB hits
system.cpu14.itb.fetch_misses                      87                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                681677                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        7875010                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            11385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                      6718265                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                    245426                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches           232837                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     7769631                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 36815                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        71218                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2539                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                  681590                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 242                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          7873215                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            0.853306                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.209882                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                6644431     84.39%     84.39% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                  24915      0.32%     84.71% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 244663      3.11%     87.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                  20877      0.27%     88.08% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 250974      3.19%     91.27% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  41025      0.52%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  79213      1.01%     92.80% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                  79842      1.01%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                 487275      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            7873215                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.031165                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      0.853112                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 184259                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             6848986                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                  255631                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              494955                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                18166                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              66307                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 252                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts              5912008                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                1012                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                18166                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 298659                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles               3103978                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         9449                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                  558200                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             3813545                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts              5768201                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 132                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents              2091665                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1631231                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                65104                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands           5099911                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups             8484921                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups        4467771                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups         4017145                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps             3711353                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                1388558                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              183                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          168                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 3325727                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            1112263                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores            438898                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads          359793                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores         157382                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                  5754074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               191                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                 5501133                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued            5067                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined       1750431                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       728556                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      7873215                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       0.698715                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.149725                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           4518609     57.39%     57.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1           2219536     28.19%     85.58% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            694103      8.82%     94.40% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            197749      2.51%     96.91% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            101239      1.29%     98.20% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5             52387      0.67%     98.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6             32124      0.41%     99.27% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7             19235      0.24%     99.51% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8             38233      0.49%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       7873215                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  2158      6.11%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      6.11% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult               8236     23.31%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     29.42% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                24347     68.92%     98.35% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                 584      1.65%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             1481560     26.93%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  6      0.00%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     26.93% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           1713224     31.14%     58.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     58.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     58.08% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult           852365     15.49%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.57% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            1127775     20.50%     94.07% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite            326199      5.93%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total              5501133                       # Type of FU issued
system.cpu14.iq.rate                         0.698556                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                     35325                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.006421                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         13186129                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         4642044                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      2439623                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads           5729744                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes          2862724                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses      2860704                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              2667463                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses               2868991                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads           2762                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads       565168                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores       298899                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       121107                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                18166                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                976012                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              809669                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts           5755161                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             116                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             1112263                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts             438898                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              165                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                44467                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              659476                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           60                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          294                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                354                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts             5498281                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             1125984                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            2852                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                         896                       # number of nop insts executed
system.cpu14.iew.exec_refs                    1451469                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                 221626                       # Number of branches executed
system.cpu14.iew.exec_stores                   325485                       # Number of stores executed
system.cpu14.iew.exec_rate                   0.698194                       # Inst execution rate
system.cpu14.iew.wb_sent                      5364222                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                     5300327                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                 4325335                       # num instructions producing a value
system.cpu14.iew.wb_consumers                 5618643                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     0.673057                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.769818                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts       1748945                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           134                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             294                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      7573226                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     0.528741                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     1.229058                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      5444853     71.90%     71.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1      1310842     17.31%     89.20% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       479607      6.33%     95.54% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       131093      1.73%     97.27% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4        11437      0.15%     97.42% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5        77028      1.02%     98.44% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6         8557      0.11%     98.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7        19761      0.26%     98.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8        90048      1.19%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      7573226                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts            4004276                       # Number of instructions committed
system.cpu14.commit.committedOps              4004276                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                       687094                       # Number of memory references committed
system.cpu14.commit.loads                      547095                       # Number of loads committed
system.cpu14.commit.membars                        20                       # Number of memory barriers committed
system.cpu14.commit.branches                   185445                       # Number of branches committed
system.cpu14.commit.fp_insts                  2860038                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                 1446846                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              65820                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass          446      0.01%      0.01% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu         751692     18.77%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     18.78% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      1712765     42.77%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult       852257     21.28%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.84% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead        547115     13.66%     96.50% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite       139999      3.50%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total         4004276                       # Class of committed instruction
system.cpu14.commit.bw_lim_events               90048                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   13004947                       # The number of ROB reads
system.cpu14.rob.rob_writes                  11735190                       # The number of ROB writes
system.cpu14.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          1795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     979090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                   4003834                       # Number of Instructions Simulated
system.cpu14.committedOps                     4003834                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.966867                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.966867                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.508423                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.508423                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                3976572                       # number of integer regfile reads
system.cpu14.int_regfile_writes               1972465                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                 4016099                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                2835915                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   313                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements           55014                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          58.834525                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           1029410                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs           55076                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           18.690718                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle       810290925                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    58.834525                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.919289                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.919289                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses         2344117                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses        2344117                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data       934103                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total        934103                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data        95242                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        95242                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           24                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           19                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      1029345                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        1029345                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      1029345                       # number of overall hits
system.cpu14.dcache.overall_hits::total       1029345                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data        70330                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        70330                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data        44733                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        44733                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            5                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       115063                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       115063                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       115063                       # number of overall misses
system.cpu14.dcache.overall_misses::total       115063                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data   6544465281                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total   6544465281                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data   6674399134                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total   6674399134                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        26703                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        26703                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  13218864415                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  13218864415                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  13218864415                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  13218864415                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      1004433                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      1004433                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data       139975                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total       139975                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      1144408                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      1144408                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      1144408                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      1144408                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.070020                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.070020                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.319578                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.319578                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.208333                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.100544                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.100544                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.100544                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.100544                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 93053.679525                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 93053.679525                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 149205.265330                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 149205.265330                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         8901                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         8901                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 114883.710793                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 114883.710793                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 114883.710793                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 114883.710793                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       224820                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8340                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets            11                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    26.956835                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    21.545455                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        50999                       # number of writebacks
system.cpu14.dcache.writebacks::total           50999                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data        47307                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total        47307                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data        12536                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total        12536                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data        59843                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total        59843                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data        59843                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total        59843                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data        23023                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total        23023                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data        32197                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total        32197                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data        55220                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total        55220                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data        55220                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total        55220                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   2543548986                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   2543548986                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data   3904921388                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total   3904921388                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   6448470374                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   6448470374                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   6448470374                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   6448470374                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.022921                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.022921                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.230020                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.230020                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.208333                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.048252                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.048252                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.048252                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.048252                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 110478.607740                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 110478.607740                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 121282.150138                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 121282.150138                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9868.500000                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 116777.804672                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 116777.804672                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 116777.804672                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 116777.804672                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              85                       # number of replacements
system.cpu14.icache.tags.tagsinuse         327.016696                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs            681081                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             464                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         1467.846983                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   327.016696                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.638704                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.638704                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         1363644                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        1363644                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst       681081                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        681081                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst       681081                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         681081                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst       681081                       # number of overall hits
system.cpu14.icache.overall_hits::total        681081                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          509                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          509                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          509                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          509                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          509                       # number of overall misses
system.cpu14.icache.overall_misses::total          509                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     11302335                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     11302335                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     11302335                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     11302335                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     11302335                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     11302335                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst       681590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       681590                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst       681590                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       681590                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst       681590                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       681590                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000747                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000747                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 22204.980354                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 22204.980354                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 22204.980354                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 22204.980354                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 22204.980354                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 22204.980354                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           85                       # number of writebacks
system.cpu14.icache.writebacks::total              85                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           45                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           45                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          464                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          464                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          464                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          464                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          464                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      9164934                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9164934                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      9164934                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9164934                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      9164934                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9164934                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000681                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000681                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000681                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 19752.012931                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 19752.012931                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 19752.012931                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 19752.012931                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 19752.012931                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 19752.012931                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                252463                       # Number of BP lookups
system.cpu15.branchPred.condPredicted          118945                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             549                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups             179345                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                170199                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           94.900332                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 66501                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            92                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                1                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             91                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           19                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    1109566                       # DTB read hits
system.cpu15.dtb.read_misses                     6711                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                1116277                       # DTB read accesses
system.cpu15.dtb.write_hits                    274552                       # DTB write hits
system.cpu15.dtb.write_misses                   57443                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                331995                       # DTB write accesses
system.cpu15.dtb.data_hits                    1384118                       # DTB hits
system.cpu15.dtb.data_misses                    64154                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                1448272                       # DTB accesses
system.cpu15.itb.fetch_hits                    689335                       # ITB hits
system.cpu15.itb.fetch_misses                      70                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                689405                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7878830                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            11706                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                      6801119                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                    252463                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches           236701                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     7771058                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 37001                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        73646                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2142                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                  689335                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 244                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7877087                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.863405                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.222472                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                6636454     84.25%     84.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                  24682      0.31%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 245385      3.12%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                  21138      0.27%     87.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 250793      3.18%     91.13% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  41542      0.53%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  79498      1.01%     92.67% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                  86377      1.10%     93.76% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                 491218      6.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7877087                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.032043                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.863214                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185189                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             6840119                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                  262739                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              497130                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                18264                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              66434                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 249                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts              5990600                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 956                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                18264                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 301267                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles               3055880                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        15259                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                  566066                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             3846705                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts              5844844                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                  46                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents              2084847                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1640720                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                90302                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands           5151905                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups             8581713                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups        4564546                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups         4017162                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps             3757034                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                1394871                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              256                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          242                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 3343728                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            1131186                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores            444265                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads          364419                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores         180149                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                  5830865                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               259                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                 5551191                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued            5129                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined       1758940                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       726583                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7877087                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.704726                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.164218                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           4511601     57.27%     57.27% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1           2221737     28.21%     85.48% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            697591      8.86%     94.34% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            201083      2.55%     96.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4             95153      1.21%     98.10% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5             52424      0.67%     98.76% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6             34662      0.44%     99.20% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7             22369      0.28%     99.49% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8             40467      0.51%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7877087                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                  2520      8.94%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      8.94% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult               8238     29.23%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     38.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                16742     59.39%     97.56% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 688      2.44%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             1530560     27.57%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  6      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     27.57% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           1717468     30.94%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     58.51% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult           852377     15.35%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.87% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            1118053     20.14%     94.01% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite            332723      5.99%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total              5551191                       # Type of FU issued
system.cpu15.iq.rate                         0.704570                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                     28188                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.005078                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         13274571                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         4723086                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      2513953                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads           5738215                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes          2867051                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses      2864945                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              2706148                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses               2873227                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads           2937                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads       567635                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           76                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores       300130                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked        90924                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                18264                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                953520                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              788489                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts           5832078                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             115                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             1131186                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts             444265                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              233                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                44011                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              638883                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           76                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           74                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          303                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                377                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts             5548308                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             1116277                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts            2883                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                         954                       # number of nop insts executed
system.cpu15.iew.exec_refs                    1448272                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                 228219                       # Number of branches executed
system.cpu15.iew.exec_stores                   331995                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.704205                       # Inst execution rate
system.cpu15.iew.wb_sent                      5443748                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                     5378898                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                 4373012                       # num instructions producing a value
system.cpu15.iew.wb_consumers                 5672733                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.682703                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.770883                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts       1756634                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             313                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      7573685                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     0.537739                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     1.247555                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      5430347     71.70%     71.70% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1      1314348     17.35%     89.05% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       480431      6.34%     95.40% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       133165      1.76%     97.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4        11416      0.15%     97.31% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5        79531      1.05%     98.36% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6        10805      0.14%     98.50% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7        19326      0.26%     98.75% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8        94316      1.25%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      7573685                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts            4072664                       # Number of instructions committed
system.cpu15.commit.committedOps              4072664                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                       707686                       # Number of memory references committed
system.cpu15.commit.loads                      563551                       # Number of loads committed
system.cpu15.commit.membars                        20                       # Number of memory barriers committed
system.cpu15.commit.branches                   191703                       # Number of branches committed
system.cpu15.commit.fp_insts                  2864173                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                 1515131                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              65873                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          484      0.01%      0.01% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu         795319     19.53%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     19.54% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      1716884     42.16%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     61.70% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult       852269     20.93%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.62% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead        563571     13.84%     96.46% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite       144135      3.54%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total         4072664                       # Class of committed instruction
system.cpu15.commit.bw_lim_events               94316                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   13076149                       # The number of ROB reads
system.cpu15.rob.rob_writes                  11888341                       # The number of ROB writes
system.cpu15.timesIdled                            53                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          1743                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                     975270                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                   4072184                       # Number of Instructions Simulated
system.cpu15.committedOps                     4072184                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             1.934792                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       1.934792                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.516851                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.516851                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                4048141                       # number of integer regfile reads
system.cpu15.int_regfile_writes               2026361                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                 4016137                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                2835954                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   371                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   49                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements           54368                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          58.811264                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           1051274                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs           54430                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           19.314238                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle       829259343                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    58.811264                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.918926                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.918926                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses         2391514                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses        2391514                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data       955733                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total        955733                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data        95478                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        95478                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           24                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           18                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      1051211                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        1051211                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      1051211                       # number of overall hits
system.cpu15.dcache.overall_hits::total       1051211                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data        68575                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        68575                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data        48633                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        48633                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            6                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       117208                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       117208                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       117208                       # number of overall misses
system.cpu15.dcache.overall_misses::total       117208                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data   6249910293                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total   6249910293                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data   7482128287                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total   7482128287                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        34830                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  13732038580                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  13732038580                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  13732038580                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  13732038580                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      1024308                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      1024308                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total       144111                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           24                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      1168419                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      1168419                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      1168419                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      1168419                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.066948                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.066948                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.337469                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.337469                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.100313                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.100313                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.100313                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.100313                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 91139.778243                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 91139.778243                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 153848.791705                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 153848.791705                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 117159.567436                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 117159.567436                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 117159.567436                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 117159.567436                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       198616                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          214                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            7133                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets            10                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    27.844666                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    21.400000                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        51128                       # number of writebacks
system.cpu15.dcache.writebacks::total           51128                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data        46321                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total        46321                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data        16293                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total        16293                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data        62614                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total        62614                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data        62614                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total        62614                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data        22254                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total        22254                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data        32340                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total        32340                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data        54594                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total        54594                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data        54594                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total        54594                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   2407771197                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   2407771197                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data   3932133484                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total   3932133484                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        16254                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        27864                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   6339904681                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   6339904681                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   6339904681                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   6339904681                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.021726                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.021726                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.224410                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.224410                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.046725                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.046725                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.046725                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.046725                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 108194.985036                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 108194.985036                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 121587.306246                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 121587.306246                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8127                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 116128.231692                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 116128.231692                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 116128.231692                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 116128.231692                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              84                       # number of replacements
system.cpu15.icache.tags.tagsinuse         322.742809                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs            688825                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         1500.708061                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   322.742809                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.630357                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.630357                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          375                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         1379129                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        1379129                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst       688825                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        688825                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst       688825                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         688825                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst       688825                       # number of overall hits
system.cpu15.icache.overall_hits::total        688825                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          510                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          510                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          510                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          510                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          510                       # number of overall misses
system.cpu15.icache.overall_misses::total          510                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     12268287                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     12268287                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     12268287                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     12268287                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     12268287                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     12268287                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst       689335                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       689335                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst       689335                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       689335                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst       689335                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       689335                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000740                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000740                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000740                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000740                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000740                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000740                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 24055.464706                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 24055.464706                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 24055.464706                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 24055.464706                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 24055.464706                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 24055.464706                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           84                       # number of writebacks
system.cpu15.icache.writebacks::total              84                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           51                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           51                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           51                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           51                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          459                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          459                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          459                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          459                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          459                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      9718731                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      9718731                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      9718731                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      9718731                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      9718731                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      9718731                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000666                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000666                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 21173.705882                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 21173.705882                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 21173.705882                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 21173.705882                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 21173.705882                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 21173.705882                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    127884                       # number of replacements
system.l2.tags.tagsinuse                 12649.755912                       # Cycle average of tags in use
system.l2.tags.total_refs                     1114377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    143916                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.743246                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                6060269070                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10982.618682                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      468.752184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      189.201223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       50.272844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      108.080120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        4.206033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data       40.701643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.291641                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data       70.690338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        0.209086                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       44.871081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.020536                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data       61.825148                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.053763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data       57.025355                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.427000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      125.005672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.002102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data       77.738886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data       57.692059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.030900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data       64.267005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data       50.592298                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.238769                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data       72.100314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.026354                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data       30.110634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.444839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data       40.157770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.207041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data       50.894591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.670326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.028610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.011548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.006597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.002484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.004315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.002739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.003774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.003481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.007630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.004745                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.003521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.003923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.003088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.004401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.001838                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.002451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.003106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.772080                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14938996                       # Number of tag accesses
system.l2.tags.data_accesses                 14938996                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       824635                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           824635                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6558                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6558                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            28619                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data            26163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data            26157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data            26134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data            26420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data            26120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data            26177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data            26065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data            26526                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data            26208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data            26082                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data            26080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data            26523                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data            26074                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data            26135                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data            26029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                421512                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           274                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           436                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           378                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           382                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           441                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           444                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11754                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data        26649                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        16023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        19330                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        17672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        22740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        17863                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        19983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        17566                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        26802                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        18055                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        19598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        17700                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        22526                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        17866                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        20179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        19806                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            320358                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5654                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data               55268                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 274                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               42186                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               45487                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               43806                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               49160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 436                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               43983                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 378                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               46160                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 439                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               43631                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 382                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               53328                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 441                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               44263                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 380                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               45680                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 443                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               43780                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 459                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               49049                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 388                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               43940                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 444                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               46314                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 438                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               45835                       # number of demand (read+write) hits
system.l2.demand_hits::total                   753624                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5654                       # number of overall hits
system.l2.overall_hits::cpu00.data              55268                       # number of overall hits
system.l2.overall_hits::cpu01.inst                274                       # number of overall hits
system.l2.overall_hits::cpu01.data              42186                       # number of overall hits
system.l2.overall_hits::cpu02.inst                378                       # number of overall hits
system.l2.overall_hits::cpu02.data              45487                       # number of overall hits
system.l2.overall_hits::cpu03.inst                438                       # number of overall hits
system.l2.overall_hits::cpu03.data              43806                       # number of overall hits
system.l2.overall_hits::cpu04.inst                382                       # number of overall hits
system.l2.overall_hits::cpu04.data              49160                       # number of overall hits
system.l2.overall_hits::cpu05.inst                436                       # number of overall hits
system.l2.overall_hits::cpu05.data              43983                       # number of overall hits
system.l2.overall_hits::cpu06.inst                378                       # number of overall hits
system.l2.overall_hits::cpu06.data              46160                       # number of overall hits
system.l2.overall_hits::cpu07.inst                439                       # number of overall hits
system.l2.overall_hits::cpu07.data              43631                       # number of overall hits
system.l2.overall_hits::cpu08.inst                382                       # number of overall hits
system.l2.overall_hits::cpu08.data              53328                       # number of overall hits
system.l2.overall_hits::cpu09.inst                441                       # number of overall hits
system.l2.overall_hits::cpu09.data              44263                       # number of overall hits
system.l2.overall_hits::cpu10.inst                380                       # number of overall hits
system.l2.overall_hits::cpu10.data              45680                       # number of overall hits
system.l2.overall_hits::cpu11.inst                443                       # number of overall hits
system.l2.overall_hits::cpu11.data              43780                       # number of overall hits
system.l2.overall_hits::cpu12.inst                459                       # number of overall hits
system.l2.overall_hits::cpu12.data              49049                       # number of overall hits
system.l2.overall_hits::cpu13.inst                388                       # number of overall hits
system.l2.overall_hits::cpu13.data              43940                       # number of overall hits
system.l2.overall_hits::cpu14.inst                444                       # number of overall hits
system.l2.overall_hits::cpu14.data              46314                       # number of overall hits
system.l2.overall_hits::cpu15.inst                438                       # number of overall hits
system.l2.overall_hits::cpu15.data              45835                       # number of overall hits
system.l2.overall_hits::total                  753624                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu07.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu13.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 29                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          10356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data           5699                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data           5893                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data           5665                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data           6212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data           5645                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data           5870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data           5725                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data           6443                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data           5658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data           5950                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data           5681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data           6211                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data           5729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data           5926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data           6191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               98854                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2020                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           19                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           17                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           20                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           21                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2512                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data         3341                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data         3876                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data         2431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data         2517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data         2452                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data         2457                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data         2363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data         3038                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data         2376                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data         2438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data         2302                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data         2637                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data         2726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data         2391                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data         2327                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data         2383                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           42055                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2020                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             13697                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               206                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data              9575                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data              8324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                19                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data              8182                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                18                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data              8664                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data              8102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data              8233                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data              8763                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                17                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data              8819                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data              8096                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data              8252                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data              8318                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data              8937                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                11                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data              8120                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                20                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data              8253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                21                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data              8574                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143421                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2020                       # number of overall misses
system.l2.overall_misses::cpu00.data            13697                       # number of overall misses
system.l2.overall_misses::cpu01.inst              206                       # number of overall misses
system.l2.overall_misses::cpu01.data             9575                       # number of overall misses
system.l2.overall_misses::cpu02.inst               40                       # number of overall misses
system.l2.overall_misses::cpu02.data             8324                       # number of overall misses
system.l2.overall_misses::cpu03.inst               19                       # number of overall misses
system.l2.overall_misses::cpu03.data             8182                       # number of overall misses
system.l2.overall_misses::cpu04.inst               18                       # number of overall misses
system.l2.overall_misses::cpu04.data             8664                       # number of overall misses
system.l2.overall_misses::cpu05.inst               20                       # number of overall misses
system.l2.overall_misses::cpu05.data             8102                       # number of overall misses
system.l2.overall_misses::cpu06.inst               22                       # number of overall misses
system.l2.overall_misses::cpu06.data             8233                       # number of overall misses
system.l2.overall_misses::cpu07.inst               17                       # number of overall misses
system.l2.overall_misses::cpu07.data             8763                       # number of overall misses
system.l2.overall_misses::cpu08.inst               17                       # number of overall misses
system.l2.overall_misses::cpu08.data             8819                       # number of overall misses
system.l2.overall_misses::cpu09.inst               14                       # number of overall misses
system.l2.overall_misses::cpu09.data             8096                       # number of overall misses
system.l2.overall_misses::cpu10.inst               20                       # number of overall misses
system.l2.overall_misses::cpu10.data             8252                       # number of overall misses
system.l2.overall_misses::cpu11.inst               14                       # number of overall misses
system.l2.overall_misses::cpu11.data             8318                       # number of overall misses
system.l2.overall_misses::cpu12.inst               33                       # number of overall misses
system.l2.overall_misses::cpu12.data             8937                       # number of overall misses
system.l2.overall_misses::cpu13.inst               11                       # number of overall misses
system.l2.overall_misses::cpu13.data             8120                       # number of overall misses
system.l2.overall_misses::cpu14.inst               20                       # number of overall misses
system.l2.overall_misses::cpu14.data             8253                       # number of overall misses
system.l2.overall_misses::cpu15.inst               21                       # number of overall misses
system.l2.overall_misses::cpu15.data             8574                       # number of overall misses
system.l2.overall_misses::total                143421                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        19737                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu07.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu09.data        37152                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        37152                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu13.data        39474                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        38313                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        18576                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       498069                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   2289020613                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data   1262325132                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data   1305251080                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data   1255299224                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data   1376754822                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data   1250421278                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data   1300468529                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data   1267927314                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data   1427111684                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data   1253364513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data   1318114365                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data   1258307497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data   1377007280                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data   1266324077                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data   1313510156                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data   1371747852                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   21892955416                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    445421133                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     45065847                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst      8021349                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      3036015                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      2816586                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      3426111                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      3603744                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      2851416                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      2957067                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      2284848                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      2474777                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      1845990                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      6138207                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      1676484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      3073562                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      3845232                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    538538368                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    739329959                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data    856739570                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data    537062579                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data    556254122                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data    542090243                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data    542942142                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data    522426801                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data    671957543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data    525703943                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data    539267297                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data    508719348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data    583355058                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data    602800488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data    528416259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data    514466374                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data    526959201                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9298490927                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    445421133                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   3028350572                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     45065847                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   2119064702                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst      8021349                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   1842313659                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      3036015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   1811553346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      2816586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   1918845065                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      3426111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   1793363420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      3603744                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   1822895330                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      2851416                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   1939884857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      2957067                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   1952815627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      2284848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   1792631810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      2474777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   1826833713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      1845990                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   1841662555                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      6138207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   1979807768                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      1676484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   1794740336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      3073562                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   1827976530                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      3845232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   1898707053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31729984711                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    445421133                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   3028350572                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     45065847                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   2119064702                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst      8021349                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   1842313659                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      3036015                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   1811553346                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      2816586                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   1918845065                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      3426111                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   1793363420                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      3603744                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   1822895330                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      2851416                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   1939884857                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      2957067                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   1952815627                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      2284848                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   1792631810                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      2474777                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   1826833713                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      1845990                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   1841662555                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      6138207                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   1979807768                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      1676484                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   1794740336                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      3073562                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   1827976530                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      3845232                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   1898707053                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31729984711                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       824635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       824635                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6558                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6558                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               34                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        38975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data        31862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data        32050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data        31799                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data        32632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data        31765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data        32047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data        31790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data        32969                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data        31866                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data        32032                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data        31761                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data        32734                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data        31803                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data        32061                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data        32220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            520366                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7674                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          480                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          456                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          455                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          492                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          464                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data        29990                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        19899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        21761                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        20189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        25192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        20320                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        22346                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        20604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data        29178                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        20493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        21900                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data        20337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data        25252                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        20257                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        22506                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data        22189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        362413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7674                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           68965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             480                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           51761                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             418                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           53811                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           51988                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           57824                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           52085                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           54393                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             456                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           52394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data           62147                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             455                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           52359                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             400                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           53932                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data           52098                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             492                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data           57986                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           52060                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             464                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           54567                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data           54409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               897045                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7674                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          68965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            480                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          51761                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            418                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          53811                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          51988                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          57824                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          52085                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          54393                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            456                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          52394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data          62147                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            455                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          52359                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            400                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          53932                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data          52098                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            492                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data          57986                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          52060                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            464                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          54567                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data          54409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              897045                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu07.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.852941                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.265709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.178865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.183869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.178150                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.190365                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.177711                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.183168                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.180088                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.195426                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.177556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.185752                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.178867                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.189742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.180140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.184835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.192148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.189970                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.263226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.429167                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.095694                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.041575                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.045000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.043860                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.055000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.037281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.042607                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.030769                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.050000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.030635                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.067073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.027569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.043103                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.045752                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.176083                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.111404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.194784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.111714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.124672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.097332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.120915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.105746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.147447                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.081431                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.118967                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.105114                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.129665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.107952                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.118033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.103395                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.107396                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.116042                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.263226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.198608                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.429167                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.184985                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.095694                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.154690                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.041575                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.157382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.045000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.149834                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.043860                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.155553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.055000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.151361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.037281                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.167252                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.042607                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.141905                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.030769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.154625                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.050000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.153007                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.030635                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.159661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.067073                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.154123                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.027569                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.155974                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.043103                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.151245                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.045752                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.157584                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159882                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.263226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.198608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.429167                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.184985                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.095694                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.154690                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.041575                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.157382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.045000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.149834                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.043860                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.155553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.055000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.151361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.037281                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.167252                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.042607                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.141905                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.030769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.154625                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.050000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.153007                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.030635                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.159661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.067073                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.154123                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.027569                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.155974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.043103                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.151245                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.045752                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.157584                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159882                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data  9868.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu07.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu09.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu13.data        19737                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data 19156.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        18576                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 17174.793103                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 221033.276651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 221499.409019                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 221491.783472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 221588.565578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 221628.271410                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 221509.526661                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 221544.894208                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 221472.019913                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 221498.010865                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 221520.769353                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 221531.826050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 221494.014610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 221704.601513                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 221037.541805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 221652.068174                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 221571.289291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 221467.572541                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 220505.511386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 218766.247573                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 200533.725000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 159790.263158                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst       156477                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 171305.550000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 163806.545455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 167730.352941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 173945.117647                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 163203.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 123738.850000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 131856.428571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 186006.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 152407.636364                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 153678.100000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 183106.285714                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 214386.292994                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 221290.020652                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 221037.040764                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 220922.492390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 220998.856575                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 221080.849511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 220977.672772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 221086.246720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 221184.181369                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 221255.868266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 221192.492617                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 220990.159861                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 221219.210466                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 221130.039618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 221002.199498                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 221085.678556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 221132.690306                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 221103.101343                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 220505.511386                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 221095.902168                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 218766.247573                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 221312.240418                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 200533.725000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 221325.523667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 159790.263158                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 221407.155463                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst       156477                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 221473.345452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 171305.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 221348.237472                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 163806.545455                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 221413.255193                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 167730.352941                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 221372.230629                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 173945.117647                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 221432.773217                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 163203.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 221421.913291                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 123738.850000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 221380.721401                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 131856.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 221406.895287                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 186006.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 221529.346313                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 152407.636364                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 221027.134975                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 153678.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 221492.370047                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 183106.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 221449.388034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 221236.671833                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 220505.511386                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 221095.902168                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 218766.247573                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 221312.240418                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 200533.725000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 221325.523667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 159790.263158                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 221407.155463                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst       156477                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 221473.345452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 171305.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 221348.237472                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 163806.545455                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 221413.255193                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 167730.352941                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 221372.230629                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 173945.117647                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 221432.773217                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 163203.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 221421.913291                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 123738.850000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 221380.721401                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 131856.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 221406.895287                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 186006.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 221529.346313                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 152407.636364                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 221027.134975                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 153678.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 221492.370047                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 183106.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 221449.388034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 221236.671833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              63618                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             1084                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7092                       # number of cycles access was blocked
system.l2.blocked::no_targets                      14                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.970389                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets    77.428571                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                87838                       # number of writebacks
system.l2.writebacks::total                     87838                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu03.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           16                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           14                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           225                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           85                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 311                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                311                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2339                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2339                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu07.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu13.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            29                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        10356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data         5699                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data         5893                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data         5664                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data         6212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data         5645                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data         5870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data         5725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data         6443                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data         5658                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data         5950                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data         5681                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data         6211                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data         5729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data         5926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data         6191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          98853                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2011                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          197                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           22                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           20                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst           11                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2287                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data         3338                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data         3872                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data         2422                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data         2510                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data         2445                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data         2450                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data         2357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data         3036                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data         2371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data         2433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data         2296                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data         2632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data         2720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data         2385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data         2323                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data         2380                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        41970                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        13694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data         9571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           22                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data         8315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data         8174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data         8657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data         8095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data         8227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data         8761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data         8814                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data         8091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data         8246                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data         8313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data         8931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data         8114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data         8249                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data         8571                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        13694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data         9571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           22                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data         8315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data         8174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data         8657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data         8095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data         8227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data         8761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data         8814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data         8091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data         8246                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data         8313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data         8931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data         8114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data         8249                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data         8571                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           143110                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data        30816                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data        29107                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data        13813                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data        27542                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data        28242                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data        27224                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data        12953                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu07.data        28470                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data        27358                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        26724                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        27028                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data        28909                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data        28132                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu13.data        28760                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data        27226                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        13251                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       405555                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        15052                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        15136                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        30188                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   2234473971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data   1232331063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data   1274249513                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data   1225297369                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data   1344069309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data   1220703812                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data   1269572568                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data   1237758710                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data   1393194691                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data   1223619551                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data   1286797160                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data   1228413156                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data   1344331635                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data   1236181282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data   1282296158                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data   1339165986                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21372455934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    433448225                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42539026                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4823147                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst       863455                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      1509024                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst       861896                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst       650156                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       429978                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       215340                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       215389                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      4309394                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       435133                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       432618                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      2386763                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    493119544                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    721344006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data    835764476                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data    523007533                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data    542157837                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data    528134144                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data    529191453                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data    509038889                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data    655575102                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data    512320521                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data    525689494                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data    495862638                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data    568543598                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data    587466207                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data    515185164                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data    501774848                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data    514204029                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9065259939                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    433448225                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   2955817977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42539026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   2068095539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4823147                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   1797257046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst       863455                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   1767455206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      1509024                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   1872203453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst       861896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   1749895265                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst       650156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   1778611457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       429978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   1893333812                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       215340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   1905515212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   1749309045                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       215389                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   1782659798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   1796956754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      4309394                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   1931797842                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       435133                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   1751366446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       432618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   1784071006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      2386763                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   1853370015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30930835417                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    433448225                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   2955817977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42539026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   2068095539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4823147                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   1797257046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst       863455                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   1767455206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      1509024                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   1872203453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst       861896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   1749895265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst       650156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   1778611457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       429978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   1893333812                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       215340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   1905515212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   1749309045                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       215389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   1782659798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   1796956754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      4309394                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   1931797842                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       435133                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   1751366446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       432618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   1784071006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      2386763                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   1853370015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30930835417                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu07.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.852941                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.265709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.178865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.183869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.178119                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.190365                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.177711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.183168                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.180088                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.195426                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.177556                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.185752                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.178867                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.189742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.180140                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.184835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.192148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.189968                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.262054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.052632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.017500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.008772                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.007500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.002506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.002500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.040650                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.004310                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.023965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.160311                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.111304                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.194583                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.111300                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.124325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.097055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.120571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.105477                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.147350                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.081260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.118723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.104840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.129419                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.107714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.117737                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.103217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.107260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.115807                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.262054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.198564                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.184908                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.154522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.157229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.017500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.149713                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.008772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.155419                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.007500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.151251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.167214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.002506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.141825                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.154529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.002500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.152896                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.159565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.040650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.154020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.155859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.004310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.151172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.023965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.157529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159535                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.262054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.198564                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.410417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.184908                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.154522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.008753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.157229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.017500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.149713                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.008772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.155419                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.007500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.151251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.167214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.002506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.141825                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.154529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.002500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.152896                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.159565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.040650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.154020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.005013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.155859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.004310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.151172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.023965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.157529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159535                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data        15408                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 14553.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data        13813                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data        13771                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data        14121                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data        13612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12953                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu07.data        14235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data        13679                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data        13514                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 14454.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data        14066                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu13.data        14380                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data        13613                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        13251                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13984.655172                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        15052                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        15136                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        15094                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 215766.123117                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 216236.368310                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 216231.039029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 216330.750177                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 216366.598358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 216245.139415                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 216281.527768                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 216202.394760                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 216233.849294                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 216263.618063                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 216268.430252                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216231.852843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 216443.670101                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215776.100890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 216384.771853                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 216308.510095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 216204.424084                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 215538.649925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 215934.142132                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 219233.954545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 215863.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215574.857143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       215474                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 216718.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst       214989                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       215340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       215389                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 215469.700000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 217566.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst       216309                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst 216978.454545                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 215618.515085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 216100.660875                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 215848.263430                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 215940.352188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 215999.138247                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 216005.784867                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 215996.511429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 215968.981332                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 215933.828063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 216077.824125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 216066.376490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 215968.047909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 216012.005319                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 215980.223162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 216010.550943                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 216002.947912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 216052.113025                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 215993.803645                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 215538.649925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 215847.668833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 215934.142132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 216079.358374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 219233.954545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 216146.367529                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 215863.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 216228.921703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215574.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 216264.693658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       215474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 216169.890673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 216718.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 216191.984563                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst       214989                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 216109.326789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       215340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 216191.877921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 216204.306637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       215389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 216184.792384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 216162.246361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 215469.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 216302.524017                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 217566.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 215845.014296                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst       216309                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 216277.246454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst 216978.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 216237.313616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 216133.291992                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 215538.649925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 215847.668833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 215934.142132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 216079.358374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 219233.954545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 216146.367529                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 215863.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 216228.921703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215574.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 216264.693658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       215474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 216169.890673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 216718.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 216191.984563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst       214989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 216109.326789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       215340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 216191.877921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 216204.306637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       215389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 216184.792384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 216162.246361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 215469.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 216302.524017                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 217566.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 215845.014296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst       216309                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 216277.246454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst 216978.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 216237.313616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 216133.291992                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              44256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87838                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38027                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              443                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.membus.trans_dist::ReadExReq             98788                       # Transaction distribution
system.membus.trans_dist::ReadExResp            98786                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44257                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       412471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 412471                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14776320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14776320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              423                       # Total snoops (count)
system.membus.snoop_fanout::samples            311977                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  311977    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              311977                       # Request fanout histogram
system.membus.reqLayer0.occupancy           784450498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          715210000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1803430                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       894423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        17846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           4358                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         3908                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          450                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            380811                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       912473                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          100846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             381                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            460                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           522108                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          522108                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       366546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        22508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       207662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1062                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       155511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          885                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       161908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       156214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       174316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       156486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       163982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       157649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       187364                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       157299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       162570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          998                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       156774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       174799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       156664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       164803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       163366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2694129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       949376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      8324480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        37248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      6332224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        29888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      6691520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        34624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      6460992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      7198848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      6474240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      6772672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      6469824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side      7733504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6508352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side      6701504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side      6458816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        38144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side      7174016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      6464320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        35136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side      6755776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side      6753408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              110714240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          134180                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1034830                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081256                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.848396                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1014720     98.06%     98.06% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  10076      0.97%     99.03% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1631      0.16%     99.19% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1072      0.10%     99.29% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    835      0.08%     99.37% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    796      0.08%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    686      0.07%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    597      0.06%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    571      0.06%     99.63% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    546      0.05%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   489      0.05%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   493      0.05%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   476      0.05%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   463      0.04%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   473      0.05%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   727      0.07%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   179      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1034830                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4031200422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             39.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27075923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         243971030                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1692182                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         182861775                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1480698                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         190428810                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1618371                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         183505531                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1412874                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         205092399                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1611395                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        183784010                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1417478                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        192801058                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1607905                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        185280416                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1411758                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        220207572                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            2.1                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1611387                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        184779701                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1420318                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        191153838                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1613688                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        184225114                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1737733                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        205592349                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            2.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1408538                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        184077962                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            1.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1640401                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        194075008                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            1.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1617218                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        191942000                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
