INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/I_DECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_DECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/I_EXECUTION.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_EXECUTION
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/I_FETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module I_FETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/MEM_STAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIPELINE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/WB_STAGE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_STAGE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/alu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/d_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/incr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module incr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/mux_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sources_1/new/s_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jorda/ECE4300_Labs/ECE4300_Labs.srcs/sim_1/new/test_PIPELINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_PIPELINE
