Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: top_sch.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_sch.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_sch"
Output Format                      : NGC
Target Device                      : xc7k160t-1-fbg676

---- Source Options
Top Module Name                    : top_sch
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SingleCtrl.v" into library work
Parsing module <SingleCtrl>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SignExt.v" into library work
Parsing module <SignExt>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Regs.v" into library work
Parsing module <Regs>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\PC_reg.v" into library work
Parsing module <PC_reg>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\PC_plus_4.v" into library work
Parsing module <PC_plus_4>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v" into library work
Parsing module <MUX_M>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\instr_block.v" into library work
Parsing module <instr_block>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\dat_block.v" into library work
Parsing module <dat_block>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\ALUctr.v" into library work
Parsing module <ALUctr>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\alu.v" into library work
Parsing module <alu>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Adder.v" into library work
Parsing module <Adder>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\TestModule.v" into library work
Parsing module <TestModule>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SPIO_IO.v" into library work
Parsing module <SPIO>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\Single.v" into library work
Parsing module <Single>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\SAnti_jitter_IO.v" into library work
Parsing module <SAnti_jitter>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" into library work
Parsing module <top_sch>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_sch>.

Elaborating module <BUF>.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <SPIO>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\SPIO_IO.v" Line 21: Empty module <SPIO> remains a black box.

Elaborating module <SAnti_jitter>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\SAnti_jitter_IO.v" Line 21: Empty module <SAnti_jitter> remains a black box.

Elaborating module <clk_div>.

Elaborating module <VCC>.

Elaborating module <GND>.
WARNING:HDLCompiler:1127 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" Line 121: Assignment to V0 ignored, since the identifier is never used

Elaborating module <Single>.

Elaborating module <PC_reg(N=9)>.

Elaborating module <PC_plus_4(N=9)>.

Elaborating module <instr_block>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\instr_block.v" Line 39: Empty module <instr_block> remains a black box.

Elaborating module <MUX_M(N=5)>.

Elaborating module <Regs>.

Elaborating module <SingleCtrl>.
WARNING:HDLCompiler:1127 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" Line 109: Assignment to MemRead ignored, since the identifier is never used

Elaborating module <SignExt>.

Elaborating module <MUX_M>.

Elaborating module <ALUctr>.

Elaborating module <alu>.
WARNING:HDLCompiler:1127 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" Line 134: Assignment to overflow ignored, since the identifier is never used

Elaborating module <dat_block>.
WARNING:HDLCompiler:1499 - "E:\CS Homework\Computer Organization and Design\Test4\ipcore_dir\dat_block.v" Line 39: Empty module <dat_block> remains a black box.

Elaborating module <Adder>.

Elaborating module <MUX_M(N=9)>.

Elaborating module <TestModule>.
WARNING:HDLCompiler:552 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" Line 115: Input port SW2 is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_sch>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf".
WARNING:Xst:2898 - Port 'SW2', unconnected in block instance 'XLXI_8', is tied to GND.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 90: Output port <counter_set> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 90: Output port <LED_out> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 90: Output port <GPIOf0> of the instance <XLXI_6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 102: Output port <Key_out> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 102: Output port <pulse_out> of the instance <XLXI_7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 115: Output port <Clk_CPU> of the instance <XLXI_8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\top_sch.vf" line 122: Output port <sim> of the instance <XLXI_21> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top_sch> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\clk_div.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_6_o_add_0_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clk_div> synthesized.

Synthesizing Unit <Single>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Single.v".
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" line 101: Output port <MemRead> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\CS Homework\Computer Organization and Design\Test4\Single.v" line 128: Output port <overflow> of the instance <ALU> is unconnected or connected to loadless signal.
    Found 9-bit register for signal <cur_PC>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <Single> synthesized.

Synthesizing Unit <PC_reg>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\PC_reg.v".
        N = 9
    Found 9-bit register for signal <t_pc>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <PC_reg> synthesized.

Synthesizing Unit <PC_plus_4>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\PC_plus_4.v".
        N = 9
    Found 9-bit adder for signal <o_pc> created at line 25.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <PC_plus_4> synthesized.

Synthesizing Unit <MUX_M_1>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M_1> synthesized.

Synthesizing Unit <Regs>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Regs.v".
    Found 992-bit register for signal <n0056[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_A[4]_register[31][31]_wide_mux_1_OUT> created at line 38.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT> created at line 39.
    Found 32-bit 31-to-1 multiplexer for signal <reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT> created at line 40.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  37 Multiplexer(s).
Unit <Regs> synthesized.

Synthesizing Unit <SingleCtrl>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\SingleCtrl.v".
    Summary:
	no macro.
Unit <SingleCtrl> synthesized.

Synthesizing Unit <SignExt>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\SignExt.v".
    Summary:
	no macro.
Unit <SignExt> synthesized.

Synthesizing Unit <MUX_M>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 32
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M> synthesized.

Synthesizing Unit <ALUctr>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\ALUctr.v".
    Summary:
	no macro.
Unit <ALUctr> synthesized.

Synthesizing Unit <alu>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\alu.v".
        one = 32'b00000000000000000000000000000001
        zero_0 = 32'b00000000000000000000000000000000
WARNING:Xst:653 - Signal <overflow> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit subtractor for signal <res_sub> created at line 35.
    Found 32-bit adder for signal <res_add> created at line 34.
    Found 32-bit 8-to-1 multiplexer for signal <res> created at line 42.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_7_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\Adder.v".
    Found 32-bit adder for signal <o_out> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <MUX_M_2>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\MUX_M.v".
        N = 9
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_M_2> synthesized.

Synthesizing Unit <TestModule>.
    Related source file is "E:\CS Homework\Computer Organization and Design\Test4\TestModule.v".
WARNING:Xst:647 - Input <instr<25:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <clk_count>.
    Found 32-bit adder for signal <clk_count[31]_GND_23_o_add_1_OUT> created at line 42.
    Found 32-bit 3-to-1 multiplexer for signal <Seg_HEX> created at line 47.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TestModule> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 32-bit addsub                                         : 1
 9-bit adder                                           : 1
# Registers                                            : 5
 32-bit register                                       : 2
 9-bit register                                        : 2
 992-bit register                                      : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 56
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 31-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <SAnti_jitter.ngc>.
Reading core <SSeg7_Dev.ngc>.
Reading core <SPIO.ngc>.
Reading core <ipcore_dir/instr_block.ngc>.
Reading core <ipcore_dir/dat_block.ngc>.
Loading core <SAnti_jitter> for timing and area information for instance <XLXI_7>.
Loading core <SSeg7_Dev> for timing and area information for instance <XLXI_5>.
Loading core <SPIO> for timing and area information for instance <XLXI_6>.
Loading core <instr_block> for timing and area information for instance <iblock>.
Loading core <dat_block> for timing and area information for instance <dblock>.

Synthesizing (advanced) Unit <TestModule>.
The following registers are absorbed into counter <clk_count>: 1 register on signal <clk_count>.
Unit <TestModule> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 9-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 1010
 Flip-Flops                                            : 1010
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 56
 32-bit 2-to-1 multiplexer                             : 48
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 31-to-1 multiplexer                            : 3
 5-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_21> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_22> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_23> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_24> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_25> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_26> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_27> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_28> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_29> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_30> of sequential type is unconnected in block <top_sch>.
WARNING:Xst:2677 - Node <XLXI_8/clkdiv_31> of sequential type is unconnected in block <top_sch>.

Optimizing unit <top_sch> ...

Optimizing unit <Single> ...

Optimizing unit <Regs> ...

Optimizing unit <PC_reg> ...

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_sch, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1063
 Flip-Flops                                            : 1063

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_sch.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3559
#      AND2                        : 8
#      AND3                        : 88
#      AND4                        : 72
#      BUF                         : 1
#      GND                         : 4
#      INV                         : 54
#      LUT1                        : 116
#      LUT2                        : 27
#      LUT3                        : 1115
#      LUT4                        : 185
#      LUT5                        : 246
#      LUT6                        : 1130
#      MUXCY                       : 196
#      MUXF7                       : 36
#      OR2                         : 56
#      OR3                         : 24
#      OR4                         : 32
#      VCC                         : 6
#      XORCY                       : 163
# FlipFlops/Latches                : 1322
#      FD                          : 186
#      FDC                         : 35
#      FDCE                        : 996
#      FDCE_1                      : 15
#      FDE                         : 44
#      FDE_1                       : 14
#      FDPE_1                      : 3
#      FDRE                        : 29
# RAMS                             : 2
#      RAMB18E1                    : 2
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 38
#      IBUF                        : 22
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7k160tfbg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1322  out of  202800     0%  
 Number of Slice LUTs:                 2873  out of  101400     2%  
    Number used as Logic:              2873  out of  101400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3685
   Number with an unused Flip Flop:    2363  out of   3685    64%  
   Number with an unused LUT:           812  out of   3685    22%  
   Number of fully used LUT-FF pairs:   510  out of   3685    13%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    400     9%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    325     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_100mhz                         | BUFGP                  | 239   |
XLXI_7/pulse_out<3>                | BUFG                   | 1044  |
XLXI_7/clk1                        | BUFG                   | 41    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 17.536ns (Maximum Frequency: 57.025MHz)
   Minimum input arrival time before clock: 2.542ns
   Maximum output required time after clock: 0.779ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_100mhz'
  Clock period: 6.869ns (frequency: 145.581MHz)
  Total number of paths / destination ports: 27486 / 314
-------------------------------------------------------------------------
Delay:               6.869ns (Levels of Logic = 11)
  Source:            XLXI_7/SW_OK_1 (FF)
  Destination:       XLXI_5/M2/buffer_36 (FF)
  Source Clock:      clk_100mhz rising
  Destination Clock: clk_100mhz rising

  Data Path: XLXI_7/SW_OK_1 to XLXI_5/M2/buffer_36
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q            258   0.282   0.941  SW_OK_1 (SW_OK<1>)
     end scope: 'XLXI_7:SW_OK<1>'
     LUT6:I0->O            1   0.053   0.635  XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_810 (XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_810)
     LUT6:I2->O            1   0.053   0.000  XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_33 (XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_33)
     MUXF7:I1->O           1   0.217   0.602  XLXI_21/regs/Mmux_reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT_2_f7_2 (XLXI_21/regs/reg_R_addr_C[4]_register[31][31]_wide_mux_7_OUT<12>)
     LUT5:I2->O           14   0.053   0.484  XLXI_22/Mmux_Seg_HEX41 (XLXN_21<12>)
     begin scope: 'XLXI_5:Hexs<12>'
     INV:I->O              6   0.067   0.772  SM1/HTS4/MSEG/XLXI_4 (SM1/HTS4/MSEG/XLXN_24)
     AND4:I0->O            1   0.053   0.739  SM1/HTS4/MSEG/XLXI_28 (SM1/HTS4/MSEG/XLXN_141)
     OR4:I0->O             1   0.053   0.725  SM1/HTS4/MSEG/XLXI_29 (SM1/HTS4/MSEG/XLXN_211)
     OR2:I1->O             1   0.053   0.485  SM1/HTS4/MSEG/XLXI_50 (XLXN_390<36>)
     LUT6:I4->O            1   0.053   0.485  M2/mux9311 (M2/state[1]_GND_3_o_wide_mux_15_OUT<36>)
     LUT3:I1->O            1   0.053   0.000  M2/buffer_36_rstpot (M2/buffer_36_rstpot)
     FD:D                      0.011          M2/buffer_36
    ----------------------------------------
    Total                      6.869ns (1.001ns logic, 5.868ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/pulse_out<3>'
  Clock period: 17.536ns (frequency: 57.025MHz)
  Total number of paths / destination ports: 29720578 / 2106
-------------------------------------------------------------------------
Delay:               8.768ns (Levels of Logic = 51)
  Source:            XLXI_21/iblock/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       XLXI_21/pc_reg/t_pc_6 (FF)
  Source Clock:      XLXI_7/pulse_out<3> rising
  Destination Clock: XLXI_7/pulse_out<3> falling

  Data Path: XLXI_21/iblock/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to XLXI_21/pc_reg/t_pc_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO0  258   2.080   0.687  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<16>)
     end scope: 'XLXI_21/iblock:douta<16>'
     LUT5:I3->O            1   0.053   0.635  XLXI_21/regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82 (XLXI_21/regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_82)
     LUT6:I2->O            2   0.053   0.491  XLXI_21/regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4 (XLXI_21/regs/Mmux_reg_R_addr_B[4]_register[31][31]_wide_mux_4_OUT_4)
     LUT6:I4->O            9   0.053   0.688  XLXI_21/ALUsrcMUX/Mmux_S11 (XLXI_21/ALU_B_src<0>)
     LUT4:I0->O            1   0.053   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.178   0.419  XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15> (XLXI_21/ALU/Mcompar_A[31]_B[31]_LessThan_7_o_cy<15>)
     LUT6:I5->O            1   0.053   0.000  XLXI_21/ALU/Mmux_res7_rs_lut<0> (XLXI_21/ALU/Mmux_res7_rs_lut<0>)
     MUXCY:S->O            1   0.291   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<0> (XLXI_21/ALU/Mmux_res7_rs_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<1> (XLXI_21/ALU/Mmux_res7_rs_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<2> (XLXI_21/ALU/Mmux_res7_rs_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<3> (XLXI_21/ALU/Mmux_res7_rs_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<4> (XLXI_21/ALU/Mmux_res7_rs_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<5> (XLXI_21/ALU/Mmux_res7_rs_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<6> (XLXI_21/ALU/Mmux_res7_rs_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<7> (XLXI_21/ALU/Mmux_res7_rs_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<8> (XLXI_21/ALU/Mmux_res7_rs_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<9> (XLXI_21/ALU/Mmux_res7_rs_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<10> (XLXI_21/ALU/Mmux_res7_rs_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<11> (XLXI_21/ALU/Mmux_res7_rs_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<12> (XLXI_21/ALU/Mmux_res7_rs_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<13> (XLXI_21/ALU/Mmux_res7_rs_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<14> (XLXI_21/ALU/Mmux_res7_rs_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<15> (XLXI_21/ALU/Mmux_res7_rs_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<16> (XLXI_21/ALU/Mmux_res7_rs_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<17> (XLXI_21/ALU/Mmux_res7_rs_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<18> (XLXI_21/ALU/Mmux_res7_rs_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<19> (XLXI_21/ALU/Mmux_res7_rs_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<20> (XLXI_21/ALU/Mmux_res7_rs_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<21> (XLXI_21/ALU/Mmux_res7_rs_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<22> (XLXI_21/ALU/Mmux_res7_rs_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<23> (XLXI_21/ALU/Mmux_res7_rs_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  XLXI_21/ALU/Mmux_res7_rs_cy<24> (XLXI_21/ALU/Mmux_res7_rs_cy<24>)
     XORCY:CI->O           2   0.320   0.491  XLXI_21/ALU/Mmux_res7_rs_xor<25> (XLXI_21/ALU_res<25>)
     LUT4:I2->O            7   0.053   0.765  XLXI_21/BranchMUX/Ctrl_GND_22_o_equal_1_o10_SW0 (N15)
     LUT6:I1->O            3   0.053   0.427  XLXI_21/BranchMUX/Ctrl_GND_22_o_equal_1_o10 (XLXI_21/BranchMUX/Ctrl_GND_22_o_equal_1_o)
     LUT6:I5->O            1   0.053   0.000  XLXI_21/JumpMUX/Mmux_S21 (XLXI_21/i_pc<1>)
     FD:D                      0.011          XLXI_21/pc_reg/t_pc_1
    ----------------------------------------
    Total                      8.768ns (4.165ns logic, 4.603ns route)
                                       (47.5% logic, 52.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/clk1'
  Clock period: 2.576ns (frequency: 388.199MHz)
  Total number of paths / destination ports: 1454 / 90
-------------------------------------------------------------------------
Delay:               2.576ns (Levels of Logic = 7)
  Source:            XLXI_7/counter_8 (FF)
  Destination:       XLXI_7/Key_x_0 (FF)
  Source Clock:      XLXI_7/clk1 rising
  Destination Clock: XLXI_7/clk1 rising

  Data Path: XLXI_7/counter_8 to XLXI_7/Key_x_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.282   0.739  counter_8 (counter<8>)
     LUT5:I0->O            1   0.053   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           8   0.015   0.445  Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4> (Mcompar_counter[31]_GND_1_o_LessThan_5_o_cy<4>)
     INV:I->O              7   0.067   0.439  _n0225_inv1_cepot_INV_0 (_n0225_inv1_cepot)
     FDE:CE                    0.200          Key_x_0
    ----------------------------------------
    Total                      2.576ns (0.953ns logic, 1.623ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_100mhz'
  Total number of paths / destination ports: 1195 / 100
-------------------------------------------------------------------------
Offset:              2.498ns (Levels of Logic = 10)
  Source:            SW<2> (PAD)
  Destination:       XLXI_7/SW_OK_0 (FF)
  Destination Clock: clk_100mhz rising

  Data Path: SW<2> to XLXI_7/SW_OK_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.753  SW_2_IBUF (SW_2_IBUF)
     begin scope: 'XLXI_7:SW<2>'
     LUT6:I0->O            1   0.053   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4> (Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<4>)
     MUXCY:CI->O          43   0.015   0.554  Mcompar_sw_temp[15]_SW[15]_not_equal_100_o_cy<5> (sw_temp[15]_SW[15]_not_equal_100_o)
     INV:I->O             17   0.067   0.505  _n0243_inv1_cepot_cepot_INV_0 (_n0243_inv1_cepot_cepot)
     FDE:CE                    0.200          SW_OK_0
    ----------------------------------------
    Total                      2.498ns (0.686ns logic, 1.812ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_7/clk1'
  Total number of paths / destination ports: 177 / 41
-------------------------------------------------------------------------
Offset:              2.542ns (Levels of Logic = 6)
  Source:            BTN_y<3> (PAD)
  Destination:       XLXI_7/Key_x_1 (FF)
  Destination Clock: XLXI_7/clk1 rising

  Data Path: BTN_y<3> to XLXI_7/Key_x_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.000   0.668  BTN_y_3_IBUF (BTN_y_3_IBUF)
     begin scope: 'XLXI_7:Key_y<3>'
     LUT4:I0->O           12   0.053   0.811  out1 (n0016)
     LUT6:I0->O            3   0.053   0.427  _n0295<0>1 (_n0295<0>)
     LUT6:I5->O            1   0.053   0.413  Key_x[4]_PWR_1_o_select_74_OUT<1>1 (Key_x[4]_PWR_1_o_select_74_OUT<4>)
     LUT3:I2->O            1   0.053   0.000  Key_x_4_dpot (Key_x_4_dpot)
     FDE:D                     0.011          Key_x_4
    ----------------------------------------
    Total                      2.542ns (0.223ns logic, 2.319ns route)
                                       (8.8% logic, 91.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/clk1'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.779ns (Levels of Logic = 2)
  Source:            XLXI_7/Key_x_4 (FF)
  Destination:       BTN_x<4> (PAD)
  Source Clock:      XLXI_7/clk1 rising

  Data Path: XLXI_7/Key_x_4 to BTN_x<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.282   0.497  Key_x_4 (Key_x<4>)
     end scope: 'XLXI_7:Key_x<4>'
     OBUF:I->O                 0.000          BTN_x_4_OBUF (BTN_x<4>)
    ----------------------------------------
    Total                      0.779ns (0.282ns logic, 0.497ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_100mhz'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              0.740ns (Levels of Logic = 2)
  Source:            XLXI_5/M2/s_clk (FF)
  Destination:       seg_clk (PAD)
  Source Clock:      clk_100mhz rising

  Data Path: XLXI_5/M2/s_clk to seg_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.282   0.458  M2/s_clk (seg_clk)
     end scope: 'XLXI_5:seg_clk'
     OBUF:I->O                 0.000          seg_clk_OBUF (seg_clk)
    ----------------------------------------
    Total                      0.740ns (0.282ns logic, 0.458ns route)
                                       (38.1% logic, 61.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_7/clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_7/clk1    |    2.576|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/pulse_out<3>
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_7/clk1        |    2.009|         |    4.361|         |
XLXI_7/pulse_out<3>|    8.368|    3.175|    8.768|         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_100mhz
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
XLXI_7/pulse_out<3>|    6.583|         |    3.038|         |
clk_100mhz         |    6.869|    0.766|    1.663|         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.56 secs
 
--> 

Total memory usage is 4674788 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :   10 (   0 filtered)

