[
	{
		"original_line": "parameter integer n = 2 from [2:inf);   // divide ratio", 
		"bug_line": "parameter integer n = 2 from [2,inf);   // divide ratio",
		"error_description": "Replaced colon with comma in the range constraint, violating VerilogA syntax which requires colons to separate range bounds."
	},
	{
		"original_line": "parameter real vdd=5, vss=0;            // defines output high and low levels", 
		"bug_line": "parameter real vdd=5 vss=0;            // defines output high and low levels",
		"error_description": "Missing comma between parameter assignments causes syntax error. The compiler expects either a comma to separate parameters or a semicolon to terminate the declaration, but finds an identifier 'vss' instead."
	},
	{
		"original_line": "real vchg;", 
		"bug_line": "real vchg",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": "         * Usage:", 
		"bug_line": "         * Usage: */",
		"error_description": "Prematurely terminates the block comment with */, causing subsequent lines (11-16) to be interpreted as invalid code instead of comments."
	},
	{
		"original_line": "real vchg;", 
		"bug_line": "real vchg",
		"error_description": "Missing semicolon at the end of the variable declaration statement"
	},
	{
		"original_line": " * 1) V(Pin, Nin) must sometimes be greater than zero during the simulation.", 
		"bug_line": " * 1) V(Pin, Nin) must sometimes be greater than zero during the simulation. */ +",
		"error_description": "Prematurely closes multi-line comment with */ and appends invalid '+' operator without context"
	},
	{
		"original_line": "real vchg;", 
		"bug_line": "real vchg",
		"error_description": "Missing semicolon at the end of the variable declaration"
	},
	{
		"original_line": "parameter integer nhi = 1 from [1:n-1]; // number of hi counts per output pulse", 
		"bug_line": "parameter integer nhi = 1 from [1:n-1); // number of hi counts per output pulse",
		"error_description": "Mismatched brackets: opening square bracket '[' is closed with parenthesis ')' instead of required closing square bracket ']' in range specification."
	},
	{
		"original_line": "        V(hold): V(vg) == 0;", 
		"bug_line": "        V(hold): V(vg) = 0;",
		"error_description": "Replaced equality operator '==' with assignment '=' in constraint equation. VerilogA requires '==' for analog constraints, and '=' is invalid in this context."
	},
	{
		"original_line": "g = 5*ln(n);", 
		"bug_line": "g = 5*ln(n;",
		"error_description": "Missing closing parenthesis for the 'ln' function call"
	},
	{
		"original_line": "        V(hold): V(vg) == 0;", 
		"bug_line": "        V(hold): V(vg) == 0",
		"error_description": "Missing semicolon at the end of the analog operator constraint statement"
	},
	{
		"original_line": "        I(chg) <+ tt*ddt(V(chg));", 
		"bug_line": "        I(chg) <+ tt*ddt(V(chg)",
		"error_description": "Missing semicolon at the end of the statement. VerilogA requires semicolons to terminate analog operator contributions."
	},
	{
		"original_line": "electrical Pin, Nin, Pout, Nout;", 
		"bug_line": "electrical Pin, Nin, Pout, Nout",
		"error_description": "Missing semicolon at the end of the declaration statement"
	},
	{
		"original_line": "            vchg = vmax/n;", 
		"bug_line": "            vchg = vmax/n",
		"error_description": "Missing semicolon at the end of the assignment statement, causing a syntax error as expressions must be properly terminated in VerilogA."
	},
	{
		"original_line": "input Pin, Nin;", 
		"bug_line": "input Pin Nin;",
		"error_description": "Missing comma between port identifiers in input declaration"
	},
	{
		"original_line": "V(Pout,Nout) <+ transition(vss + out*(vdd-vss), 0.0, tt, tt);", 
		"bug_line": "V(Pout,Nout) <+ transition(vss + out*(vdd-vss), 0.0, tt, tt)",
		"error_description": "Missing semicolon at the end of the analog operator statement."
	},
	{
		"original_line": "        end else begin", 
		"bug_line": "        end else begn",
		"error_description": "Misspelled keyword 'begin' as 'begn'"
	},
	{
		"original_line": "        end else begin", 
		"bug_line": "        end else bigin",
		"error_description": "Misspelled 'begin' keyword as 'bigin'. VerilogA requires correct keyword spelling for proper syntax."
	},
	{
		"original_line": "    analog begin", 
		"bug_line": "    analog begn",
		"error_description": "Misspelled 'begin' as 'begn' causing undefined keyword error in analog block declaration"
	},
	{
		"original_line": " * 2) The clocked signal at input must be larger than thresh; otherwise", 
		"bug_line": " * 2) The clocked signal at input must be larger than thresh otherwise",
		"error_description": "Missing semicolon after 'thresh' breaks statement termination syntax"
	}
]