

================================================================
== Vitis HLS Report for 'llama_layer_Pipeline_VITIS_LOOP_27_24'
================================================================
* Date:           Thu Oct  2 22:22:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.887 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      774|      774|  3.096 us|  3.096 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      772|      772|         6|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 9 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%norm_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm"   --->   Operation 10 'read' 'norm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln27_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln27"   --->   Operation 11 'read' 'sext_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln27_cast = sext i62 %sext_ln27_read"   --->   Operation 12 'sext' 'sext_ln27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_35, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_36, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_37, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_38, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_39, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_40, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_41, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_42, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %norm_output_43, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE11norm_output_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_19, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_20, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_21, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_22, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_23, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_24, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_25, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_26, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %current_token_27, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ11llama_layerE13current_token_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_51, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_55, void @empty_53, void @empty_107, i32 16, i32 16, i32 256, i32 16, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 0, i10 %i_3" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 46 'store' 'store_ln27' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc16.i84"   --->   Operation 47 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i = load i10 %i_3" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 48 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.71ns)   --->   "%add_ln27 = add i10 %i, i10 1" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 49 'add' 'add_ln27' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.60ns)   --->   "%icmp_ln27 = icmp_eq  i10 %i, i10 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 51 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %for.inc16.i84.split, void %kernel_rmsnorm.exit85.exitStub" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 52 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i10 %i" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 53 'trunc' 'trunc_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i, i32 4, i32 9" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 54 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %lshr_ln2" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 55 'zext' 'zext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%current_token_addr = getelementptr i32 %current_token, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 56 'getelementptr' 'current_token_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%current_token_19_addr = getelementptr i32 %current_token_19, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 57 'getelementptr' 'current_token_19_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%current_token_20_addr = getelementptr i32 %current_token_20, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 58 'getelementptr' 'current_token_20_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%current_token_21_addr = getelementptr i32 %current_token_21, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 59 'getelementptr' 'current_token_21_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%current_token_22_addr = getelementptr i32 %current_token_22, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 60 'getelementptr' 'current_token_22_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%current_token_23_addr = getelementptr i32 %current_token_23, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 61 'getelementptr' 'current_token_23_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%current_token_24_addr = getelementptr i32 %current_token_24, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 62 'getelementptr' 'current_token_24_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%current_token_25_addr = getelementptr i32 %current_token_25, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 63 'getelementptr' 'current_token_25_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%current_token_26_addr = getelementptr i32 %current_token_26, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 64 'getelementptr' 'current_token_26_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%current_token_27_addr = getelementptr i32 %current_token_27, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 65 'getelementptr' 'current_token_27_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_10_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_10, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 66 'getelementptr' 'p_ZZ11llama_layerE13current_token_10_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_11_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_11, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 67 'getelementptr' 'p_ZZ11llama_layerE13current_token_11_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_12_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_12, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 68 'getelementptr' 'p_ZZ11llama_layerE13current_token_12_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_13_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_13, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 69 'getelementptr' 'p_ZZ11llama_layerE13current_token_13_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE13current_token_14_addr = getelementptr i32 %p_ZZ11llama_layerE13current_token_14, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 70 'getelementptr' 'p_ZZ11llama_layerE13current_token_14_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%llama_layer_current_token = getelementptr i32 %p_ZZ11llama_layerE13current_token_15, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 71 'getelementptr' 'llama_layer_current_token' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_load = muxlogic i6 %current_token_addr"   --->   Operation 72 'muxlogic' 'muxLogicRAMAddr_to_current_token_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 73 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 73 'load' 'current_token_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 74 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_19_load = muxlogic i6 %current_token_19_addr"   --->   Operation 74 'muxlogic' 'muxLogicRAMAddr_to_current_token_19_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 75 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 75 'load' 'current_token_19_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 76 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_20_load = muxlogic i6 %current_token_20_addr"   --->   Operation 76 'muxlogic' 'muxLogicRAMAddr_to_current_token_20_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 77 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 77 'load' 'current_token_20_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 78 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_21_load = muxlogic i6 %current_token_21_addr"   --->   Operation 78 'muxlogic' 'muxLogicRAMAddr_to_current_token_21_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 79 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 79 'load' 'current_token_21_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 80 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_22_load = muxlogic i6 %current_token_22_addr"   --->   Operation 80 'muxlogic' 'muxLogicRAMAddr_to_current_token_22_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 81 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 81 'load' 'current_token_22_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 82 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_23_load = muxlogic i6 %current_token_23_addr"   --->   Operation 82 'muxlogic' 'muxLogicRAMAddr_to_current_token_23_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 83 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 83 'load' 'current_token_23_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 84 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_24_load = muxlogic i6 %current_token_24_addr"   --->   Operation 84 'muxlogic' 'muxLogicRAMAddr_to_current_token_24_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 85 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 85 'load' 'current_token_24_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 86 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_25_load = muxlogic i6 %current_token_25_addr"   --->   Operation 86 'muxlogic' 'muxLogicRAMAddr_to_current_token_25_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 87 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 87 'load' 'current_token_25_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 88 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_26_load = muxlogic i6 %current_token_26_addr"   --->   Operation 88 'muxlogic' 'muxLogicRAMAddr_to_current_token_26_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 89 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 89 'load' 'current_token_26_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 90 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_current_token_27_load = muxlogic i6 %current_token_27_addr"   --->   Operation 90 'muxlogic' 'muxLogicRAMAddr_to_current_token_27_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 91 [2/2] (0.62ns) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 91 'load' 'current_token_27_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 92 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load = muxlogic i6 %p_ZZ11llama_layerE13current_token_10_addr"   --->   Operation 92 'muxlogic' 'muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 93 [2/2] (0.62ns) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 93 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 94 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_213 = muxlogic i6 %p_ZZ11llama_layerE13current_token_11_addr"   --->   Operation 94 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_213' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 95 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_213 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 95 'load' 'llama_layer_current_token_213' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 96 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_214 = muxlogic i6 %p_ZZ11llama_layerE13current_token_12_addr"   --->   Operation 96 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_214' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 97 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_214 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 97 'load' 'llama_layer_current_token_214' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 98 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_215 = muxlogic i6 %p_ZZ11llama_layerE13current_token_13_addr"   --->   Operation 98 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_215' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 99 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_215 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 99 'load' 'llama_layer_current_token_215' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 100 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_216 = muxlogic i6 %p_ZZ11llama_layerE13current_token_14_addr"   --->   Operation 100 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_216' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 101 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_216 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 101 'load' 'llama_layer_current_token_216' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 102 [1/1] (0.70ns) (share mux size 5)   --->   "%muxLogicRAMAddr_to_llama_layer_current_token_217 = muxlogic i6 %llama_layer_current_token"   --->   Operation 102 'muxlogic' 'muxLogicRAMAddr_to_llama_layer_current_token_217' <Predicate = (!icmp_ln27)> <Delay = 0.70>
ST_1 : Operation 103 [2/2] (0.62ns) (share mux size 10)   --->   "%llama_layer_current_token_217 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 103 'load' 'llama_layer_current_token_217' <Predicate = (!icmp_ln27)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 104 [1/1] (0.43ns)   --->   "%switch_ln28 = switch i4 %trunc_ln27, void %arrayidx15.i8197.case.15, i4 0, void %arrayidx15.i8197.case.0, i4 1, void %arrayidx15.i8197.case.1, i4 2, void %arrayidx15.i8197.case.2, i4 3, void %arrayidx15.i8197.case.3, i4 4, void %arrayidx15.i8197.case.4, i4 5, void %arrayidx15.i8197.case.5, i4 6, void %arrayidx15.i8197.case.6, i4 7, void %arrayidx15.i8197.case.7, i4 8, void %arrayidx15.i8197.case.8, i4 9, void %arrayidx15.i8197.case.9, i4 10, void %arrayidx15.i8197.case.10, i4 11, void %arrayidx15.i8197.case.11, i4 12, void %arrayidx15.i8197.case.12, i4 13, void %arrayidx15.i8197.case.13, i4 14, void %arrayidx15.i8197.case.14" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 104 'switch' 'switch_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.43>
ST_1 : Operation 105 [1/1] (0.39ns)   --->   "%store_ln27 = store i10 %add_ln27, i10 %i_3" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 105 'store' 'store_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.39>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.inc16.i84" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 106 'br' 'br_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_load = load i6 %current_token_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 107 'load' 'current_token_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_19_load = load i6 %current_token_19_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 108 'load' 'current_token_19_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_20_load = load i6 %current_token_20_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 109 'load' 'current_token_20_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_21_load = load i6 %current_token_21_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 110 'load' 'current_token_21_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_22_load = load i6 %current_token_22_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 111 'load' 'current_token_22_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_23_load = load i6 %current_token_23_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 112 'load' 'current_token_23_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_24_load = load i6 %current_token_24_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 113 'load' 'current_token_24_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_25_load = load i6 %current_token_25_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 114 'load' 'current_token_25_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_26_load = load i6 %current_token_26_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 115 'load' 'current_token_26_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%current_token_27_load = load i6 %current_token_27_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 116 'load' 'current_token_27_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%p_ZZ11llama_layerE13current_token_10_load = load i6 %p_ZZ11llama_layerE13current_token_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 117 'load' 'p_ZZ11llama_layerE13current_token_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_213 = load i6 %p_ZZ11llama_layerE13current_token_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 118 'load' 'llama_layer_current_token_213' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_214 = load i6 %p_ZZ11llama_layerE13current_token_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 119 'load' 'llama_layer_current_token_214' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_215 = load i6 %p_ZZ11llama_layerE13current_token_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 120 'load' 'llama_layer_current_token_215' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 121 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_216 = load i6 %p_ZZ11llama_layerE13current_token_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 121 'load' 'llama_layer_current_token_216' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 122 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 10)   --->   "%llama_layer_current_token_217 = load i6 %llama_layer_current_token" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 122 'load' 'llama_layer_current_token_217' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%tmp_2 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %current_token_load, i4 1, i32 %current_token_19_load, i4 2, i32 %current_token_20_load, i4 3, i32 %current_token_21_load, i4 4, i32 %current_token_22_load, i4 5, i32 %current_token_23_load, i4 6, i32 %current_token_24_load, i4 7, i32 %current_token_25_load, i4 8, i32 %current_token_26_load, i4 9, i32 %current_token_27_load, i4 10, i32 %p_ZZ11llama_layerE13current_token_10_load, i4 11, i32 %llama_layer_current_token_213, i4 12, i32 %llama_layer_current_token_214, i4 13, i32 %llama_layer_current_token_215, i4 14, i32 %llama_layer_current_token_216, i4 15, i32 %llama_layer_current_token_217, i32 <undef>, i4 %trunc_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 123 'sparsemux' 'tmp_2' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul10_i1 = muxlogic i32 %tmp_2"   --->   Operation 124 'muxlogic' 'muxLogicI0_to_mul10_i1' <Predicate = true> <Delay = 0.70>
ST_2 : Operation 125 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul10_i1 = muxlogic i32 %norm_read"   --->   Operation 125 'muxlogic' 'muxLogicI1_to_mul10_i1' <Predicate = true> <Delay = 0.70>

State 3 <SV = 2> <Delay = 2.48>
ST_3 : Operation 126 [1/1] (2.48ns) (share mux size 6)   --->   "%mul10_i1 = fmul i32 %tmp_2, i32 %norm_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 126 'fmul' 'mul10_i1' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.88>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln27_cast" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 127 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.18ns) (share mux size 86)   --->   "%muxLogicAXIMCE_to_gmem2_addr_read = muxlogic"   --->   Operation 128 'muxlogic' 'muxLogicAXIMCE_to_gmem2_addr_read' <Predicate = true> <Delay = 1.18>
ST_4 : Operation 129 [1/1] (0.99ns) (share mux size 86)   --->   "%gmem2_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem2_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 129 'read' 'gmem2_addr_read' <Predicate = true> <Delay = 0.99> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.52> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %gmem2_addr_read" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 130 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI0_to_mul13_i1 = muxlogic i32 %mul10_i1"   --->   Operation 131 'muxlogic' 'muxLogicI0_to_mul13_i1' <Predicate = true> <Delay = 0.70>
ST_4 : Operation 132 [1/1] (0.70ns) (share mux size 6)   --->   "%muxLogicI1_to_mul13_i1 = muxlogic i32 %bitcast_ln28"   --->   Operation 132 'muxlogic' 'muxLogicI1_to_mul13_i1' <Predicate = true> <Delay = 0.70>

State 5 <SV = 4> <Delay = 2.48>
ST_5 : Operation 133 [1/1] (2.48ns) (share mux size 6)   --->   "%mul13_i1 = fmul i32 %mul10_i1, i32 %bitcast_ln28" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 133 'fmul' 'mul13_i1' <Predicate = true> <Delay = 2.48> <CoreInst = "FMul_primitivedsp">   --->   Core 14 'FMul_primitivedsp' <Latency = 0> <II = 1> <Delay = 2.48> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 217 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 217 'ret' 'ret_ln0' <Predicate = (icmp_ln27)> <Delay = 0.28>

State 6 <SV = 5> <Delay = 1.04>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_107" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 134 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71" [kernel_RMS_Norm.cpp:27->llama_layer.cpp:160]   --->   Operation 136 'specloopname' 'specloopname_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%norm_output_addr = getelementptr i32 %norm_output, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 137 'getelementptr' 'norm_output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%norm_output_35_addr = getelementptr i32 %norm_output_35, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 138 'getelementptr' 'norm_output_35_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%norm_output_36_addr = getelementptr i32 %norm_output_36, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 139 'getelementptr' 'norm_output_36_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%norm_output_37_addr = getelementptr i32 %norm_output_37, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 140 'getelementptr' 'norm_output_37_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%norm_output_38_addr = getelementptr i32 %norm_output_38, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 141 'getelementptr' 'norm_output_38_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%norm_output_39_addr = getelementptr i32 %norm_output_39, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 142 'getelementptr' 'norm_output_39_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%norm_output_40_addr = getelementptr i32 %norm_output_40, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 143 'getelementptr' 'norm_output_40_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%norm_output_41_addr = getelementptr i32 %norm_output_41, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 144 'getelementptr' 'norm_output_41_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%norm_output_42_addr = getelementptr i32 %norm_output_42, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 145 'getelementptr' 'norm_output_42_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%norm_output_43_addr = getelementptr i32 %norm_output_43, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 146 'getelementptr' 'norm_output_43_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_10_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_10, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 147 'getelementptr' 'p_ZZ11llama_layerE11norm_output_10_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_11_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_11, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 148 'getelementptr' 'p_ZZ11llama_layerE11norm_output_11_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_12_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_12, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 149 'getelementptr' 'p_ZZ11llama_layerE11norm_output_12_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_13_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_13, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 150 'getelementptr' 'p_ZZ11llama_layerE11norm_output_13_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZZ11llama_layerE11norm_output_14_addr = getelementptr i32 %p_ZZ11llama_layerE11norm_output_14, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 151 'getelementptr' 'p_ZZ11llama_layerE11norm_output_14_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%llama_layer_norm_output = getelementptr i32 %p_ZZ11llama_layerE11norm_output_15, i64 0, i64 %zext_ln27" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 152 'getelementptr' 'llama_layer_norm_output' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 153 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.42>
ST_6 : Operation 154 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_14_addr"   --->   Operation 154 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.42>
ST_6 : Operation 155 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %p_ZZ11llama_layerE11norm_output_14_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 155 'store' 'store_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 156 'br' 'br_ln28' <Predicate = (trunc_ln27 == 14)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 157 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.42>
ST_6 : Operation 158 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_13_addr"   --->   Operation 158 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.42>
ST_6 : Operation 159 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %p_ZZ11llama_layerE11norm_output_13_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 159 'store' 'store_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 160 'br' 'br_ln28' <Predicate = (trunc_ln27 == 13)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 161 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.42>
ST_6 : Operation 162 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_12_addr"   --->   Operation 162 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.42>
ST_6 : Operation 163 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %p_ZZ11llama_layerE11norm_output_12_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 163 'store' 'store_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 164 'br' 'br_ln28' <Predicate = (trunc_ln27 == 12)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 165 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.42>
ST_6 : Operation 166 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_11_addr"   --->   Operation 166 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.42>
ST_6 : Operation 167 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %p_ZZ11llama_layerE11norm_output_11_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 167 'store' 'store_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 168 'br' 'br_ln28' <Predicate = (trunc_ln27 == 11)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 169 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.42>
ST_6 : Operation 170 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %p_ZZ11llama_layerE11norm_output_10_addr"   --->   Operation 170 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.42>
ST_6 : Operation 171 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %p_ZZ11llama_layerE11norm_output_10_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 171 'store' 'store_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 172 'br' 'br_ln28' <Predicate = (trunc_ln27 == 10)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 173 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.42>
ST_6 : Operation 174 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_43_addr"   --->   Operation 174 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.42>
ST_6 : Operation 175 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_43_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 175 'store' 'store_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 176 'br' 'br_ln28' <Predicate = (trunc_ln27 == 9)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 177 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.42>
ST_6 : Operation 178 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_42_addr"   --->   Operation 178 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.42>
ST_6 : Operation 179 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_42_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 179 'store' 'store_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 180 'br' 'br_ln28' <Predicate = (trunc_ln27 == 8)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 181 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 182 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_41_addr"   --->   Operation 182 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.42>
ST_6 : Operation 183 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_41_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 183 'store' 'store_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 184 'br' 'br_ln28' <Predicate = (trunc_ln27 == 7)> <Delay = 0.00>
ST_6 : Operation 185 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 185 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 186 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_40_addr"   --->   Operation 186 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.42>
ST_6 : Operation 187 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_40_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 187 'store' 'store_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 188 'br' 'br_ln28' <Predicate = (trunc_ln27 == 6)> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 189 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 190 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_39_addr"   --->   Operation 190 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.42>
ST_6 : Operation 191 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_39_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 191 'store' 'store_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 192 'br' 'br_ln28' <Predicate = (trunc_ln27 == 5)> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 193 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 194 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_38_addr"   --->   Operation 194 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.42>
ST_6 : Operation 195 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_38_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 195 'store' 'store_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 196 'br' 'br_ln28' <Predicate = (trunc_ln27 == 4)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 197 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 198 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_37_addr"   --->   Operation 198 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.42>
ST_6 : Operation 199 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_37_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 199 'store' 'store_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 200 'br' 'br_ln28' <Predicate = (trunc_ln27 == 3)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 201 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 202 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_36_addr"   --->   Operation 202 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.42>
ST_6 : Operation 203 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_36_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 203 'store' 'store_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 204 'br' 'br_ln28' <Predicate = (trunc_ln27 == 2)> <Delay = 0.00>
ST_6 : Operation 205 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 205 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 206 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_35_addr"   --->   Operation 206 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.42>
ST_6 : Operation 207 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_35_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 207 'store' 'store_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 208 'br' 'br_ln28' <Predicate = (trunc_ln27 == 1)> <Delay = 0.00>
ST_6 : Operation 209 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 209 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 210 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %norm_output_addr"   --->   Operation 210 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.42>
ST_6 : Operation 211 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %norm_output_addr" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 211 'store' 'store_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 212 'br' 'br_ln28' <Predicate = (trunc_ln27 == 0)> <Delay = 0.00>
ST_6 : Operation 213 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMData_to_store_ln28 = muxlogic i32 %mul13_i1"   --->   Operation 213 'muxlogic' 'muxLogicRAMData_to_store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.42>
ST_6 : Operation 214 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_store_ln28 = muxlogic i6 %llama_layer_norm_output"   --->   Operation 214 'muxlogic' 'muxLogicRAMAddr_to_store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.42>
ST_6 : Operation 215 [1/1] ( I:0.62ns O:0.62ns ) (share mux size 4)   --->   "%store_ln28 = store i32 %mul13_i1, i6 %llama_layer_norm_output" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 215 'store' 'store_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln28 = br void %arrayidx15.i8197.exit" [kernel_RMS_Norm.cpp:28->llama_layer.cpp:160]   --->   Operation 216 'br' 'br_ln28' <Predicate = (trunc_ln27 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln27]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_output]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ current_token]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_25]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_26]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ current_token_27]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE13current_token_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ norm_output_35]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_36]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_37]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_38]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_39]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_40]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_41]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_42]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ norm_output_43]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11llama_layerE11norm_output_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                                                          (alloca           ) [ 0100000]
norm_read                                                    (read             ) [ 0111000]
sext_ln27_read                                               (read             ) [ 0000000]
sext_ln27_cast                                               (sext             ) [ 0111100]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                              (specmemcore      ) [ 0000000]
specinterface_ln0                                            (specinterface    ) [ 0000000]
store_ln27                                                   (store            ) [ 0000000]
br_ln0                                                       (br               ) [ 0000000]
i                                                            (load             ) [ 0000000]
add_ln27                                                     (add              ) [ 0000000]
specbitsmap_ln0                                              (specbitsmap      ) [ 0000000]
icmp_ln27                                                    (icmp             ) [ 0111110]
br_ln27                                                      (br               ) [ 0000000]
trunc_ln27                                                   (trunc            ) [ 0111111]
lshr_ln2                                                     (partselect       ) [ 0000000]
zext_ln27                                                    (zext             ) [ 0111111]
current_token_addr                                           (getelementptr    ) [ 0110000]
current_token_19_addr                                        (getelementptr    ) [ 0110000]
current_token_20_addr                                        (getelementptr    ) [ 0110000]
current_token_21_addr                                        (getelementptr    ) [ 0110000]
current_token_22_addr                                        (getelementptr    ) [ 0110000]
current_token_23_addr                                        (getelementptr    ) [ 0110000]
current_token_24_addr                                        (getelementptr    ) [ 0110000]
current_token_25_addr                                        (getelementptr    ) [ 0110000]
current_token_26_addr                                        (getelementptr    ) [ 0110000]
current_token_27_addr                                        (getelementptr    ) [ 0110000]
p_ZZ11llama_layerE13current_token_10_addr                    (getelementptr    ) [ 0110000]
p_ZZ11llama_layerE13current_token_11_addr                    (getelementptr    ) [ 0110000]
p_ZZ11llama_layerE13current_token_12_addr                    (getelementptr    ) [ 0110000]
p_ZZ11llama_layerE13current_token_13_addr                    (getelementptr    ) [ 0110000]
p_ZZ11llama_layerE13current_token_14_addr                    (getelementptr    ) [ 0110000]
llama_layer_current_token                                    (getelementptr    ) [ 0110000]
muxLogicRAMAddr_to_current_token_load                        (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_19_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_20_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_21_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_22_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_23_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_24_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_25_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_26_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_current_token_27_load                     (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_llama_layer_current_token_213             (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_llama_layer_current_token_214             (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_llama_layer_current_token_215             (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_llama_layer_current_token_216             (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_llama_layer_current_token_217             (muxlogic         ) [ 0000000]
switch_ln28                                                  (switch           ) [ 0000000]
store_ln27                                                   (store            ) [ 0000000]
br_ln27                                                      (br               ) [ 0000000]
current_token_load                                           (load             ) [ 0000000]
current_token_19_load                                        (load             ) [ 0000000]
current_token_20_load                                        (load             ) [ 0000000]
current_token_21_load                                        (load             ) [ 0000000]
current_token_22_load                                        (load             ) [ 0000000]
current_token_23_load                                        (load             ) [ 0000000]
current_token_24_load                                        (load             ) [ 0000000]
current_token_25_load                                        (load             ) [ 0000000]
current_token_26_load                                        (load             ) [ 0000000]
current_token_27_load                                        (load             ) [ 0000000]
p_ZZ11llama_layerE13current_token_10_load                    (load             ) [ 0000000]
llama_layer_current_token_213                                (load             ) [ 0000000]
llama_layer_current_token_214                                (load             ) [ 0000000]
llama_layer_current_token_215                                (load             ) [ 0000000]
llama_layer_current_token_216                                (load             ) [ 0000000]
llama_layer_current_token_217                                (load             ) [ 0000000]
tmp_2                                                        (sparsemux        ) [ 0101000]
muxLogicI0_to_mul10_i1                                       (muxlogic         ) [ 0000000]
muxLogicI1_to_mul10_i1                                       (muxlogic         ) [ 0000000]
mul10_i1                                                     (fmul             ) [ 0100110]
gmem2_addr                                                   (getelementptr    ) [ 0000000]
muxLogicAXIMCE_to_gmem2_addr_read                            (muxlogic         ) [ 0000000]
gmem2_addr_read                                              (read             ) [ 0000000]
bitcast_ln28                                                 (bitcast          ) [ 0100010]
muxLogicI0_to_mul13_i1                                       (muxlogic         ) [ 0000000]
muxLogicI1_to_mul13_i1                                       (muxlogic         ) [ 0000000]
mul13_i1                                                     (fmul             ) [ 0100001]
specpipeline_ln27                                            (specpipeline     ) [ 0000000]
speclooptripcount_ln27                                       (speclooptripcount) [ 0000000]
specloopname_ln27                                            (specloopname     ) [ 0000000]
norm_output_addr                                             (getelementptr    ) [ 0000000]
norm_output_35_addr                                          (getelementptr    ) [ 0000000]
norm_output_36_addr                                          (getelementptr    ) [ 0000000]
norm_output_37_addr                                          (getelementptr    ) [ 0000000]
norm_output_38_addr                                          (getelementptr    ) [ 0000000]
norm_output_39_addr                                          (getelementptr    ) [ 0000000]
norm_output_40_addr                                          (getelementptr    ) [ 0000000]
norm_output_41_addr                                          (getelementptr    ) [ 0000000]
norm_output_42_addr                                          (getelementptr    ) [ 0000000]
norm_output_43_addr                                          (getelementptr    ) [ 0000000]
p_ZZ11llama_layerE11norm_output_10_addr                      (getelementptr    ) [ 0000000]
p_ZZ11llama_layerE11norm_output_11_addr                      (getelementptr    ) [ 0000000]
p_ZZ11llama_layerE11norm_output_12_addr                      (getelementptr    ) [ 0000000]
p_ZZ11llama_layerE11norm_output_13_addr                      (getelementptr    ) [ 0000000]
p_ZZ11llama_layerE11norm_output_14_addr                      (getelementptr    ) [ 0000000]
llama_layer_norm_output                                      (getelementptr    ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
muxLogicRAMData_to_store_ln28                                (muxlogic         ) [ 0000000]
muxLogicRAMAddr_to_store_ln28                                (muxlogic         ) [ 0000000]
store_ln28                                                   (store            ) [ 0000000]
br_ln28                                                      (br               ) [ 0000000]
ret_ln0                                                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln27">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="norm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="norm_output">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="current_token">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_token_19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="current_token_20">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="current_token_21">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="current_token_22">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="current_token_23">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="current_token_24">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="current_token_25">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="current_token_26">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="current_token_27">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_token_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11llama_layerE13current_token_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11llama_layerE13current_token_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11llama_layerE13current_token_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11llama_layerE13current_token_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11llama_layerE13current_token_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11llama_layerE13current_token_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE13current_token_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="norm_output_35">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_35"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="norm_output_36">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_36"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="norm_output_37">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_37"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="norm_output_38">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_38"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="norm_output_39">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_39"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="norm_output_40">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_40"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="norm_output_41">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_41"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="norm_output_42">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_42"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="norm_output_43">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_output_43"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11llama_layerE11norm_output_10">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ11llama_layerE11norm_output_11">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="p_ZZ11llama_layerE11norm_output_12">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="p_ZZ11llama_layerE11norm_output_13">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="p_ZZ11llama_layerE11norm_output_14">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="p_ZZ11llama_layerE11norm_output_15">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11llama_layerE11norm_output_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_55"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="166" class="1004" name="i_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="norm_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln27_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="62" slack="0"/>
<pin id="178" dir="0" index="1" bw="62" slack="0"/>
<pin id="179" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln27_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="current_token_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_addr/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="current_token_19_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_19_addr/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="current_token_20_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_20_addr/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="current_token_21_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_21_addr/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="current_token_22_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_22_addr/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="current_token_23_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_23_addr/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="current_token_24_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_24_addr/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="current_token_25_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="0"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_25_addr/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="current_token_26_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_26_addr/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="current_token_27_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="current_token_27_addr/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_ZZ11llama_layerE13current_token_10_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_10_addr/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="p_ZZ11llama_layerE13current_token_11_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="6" slack="0"/>
<pin id="263" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_11_addr/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_ZZ11llama_layerE13current_token_12_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="6" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_12_addr/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_ZZ11llama_layerE13current_token_13_addr_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_13_addr/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_ZZ11llama_layerE13current_token_14_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="6" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE13current_token_14_addr/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="llama_layer_current_token_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_current_token/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_19_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="6" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_20_load/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_21_load/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="6" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_22_load/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="6" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_23_load/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_24_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_25_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_26_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_token_27_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_ZZ11llama_layerE13current_token_10_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_current_token_213/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="6" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_current_token_214/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="6" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_current_token_215/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_current_token_216/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="6" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="llama_layer_current_token_217/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="norm_output_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="5"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_addr/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="norm_output_35_addr_gep_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="5"/>
<pin id="401" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_35_addr/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="norm_output_36_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="5"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_36_addr/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="norm_output_37_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="5"/>
<pin id="415" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_37_addr/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="norm_output_38_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="5"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_38_addr/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="norm_output_39_addr_gep_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="0" index="2" bw="6" slack="5"/>
<pin id="429" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_39_addr/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="norm_output_40_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="5"/>
<pin id="436" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_40_addr/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="norm_output_41_addr_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="6" slack="5"/>
<pin id="443" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_41_addr/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="norm_output_42_addr_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="6" slack="5"/>
<pin id="450" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_42_addr/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="norm_output_43_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="5"/>
<pin id="457" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="norm_output_43_addr/6 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_ZZ11llama_layerE11norm_output_10_addr_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="6" slack="5"/>
<pin id="464" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_10_addr/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="p_ZZ11llama_layerE11norm_output_11_addr_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="6" slack="5"/>
<pin id="471" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_11_addr/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_ZZ11llama_layerE11norm_output_12_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="5"/>
<pin id="478" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_12_addr/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_ZZ11llama_layerE11norm_output_13_addr_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="5"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_13_addr/6 "/>
</bind>
</comp>

<comp id="488" class="1004" name="p_ZZ11llama_layerE11norm_output_14_addr_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="5"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11llama_layerE11norm_output_14_addr/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="llama_layer_norm_output_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="5"/>
<pin id="499" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llama_layer_norm_output/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln28_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="0" slack="0"/>
<pin id="507" dir="0" index="4" bw="6" slack="1"/>
<pin id="508" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln28_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="0" slack="0"/>
<pin id="517" dir="0" index="4" bw="6" slack="1"/>
<pin id="518" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="520" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln28_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="0" slack="0"/>
<pin id="527" dir="0" index="4" bw="6" slack="1"/>
<pin id="528" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln28_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="0"/>
<pin id="537" dir="0" index="4" bw="6" slack="1"/>
<pin id="538" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="540" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln28_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="0"/>
<pin id="547" dir="0" index="4" bw="6" slack="1"/>
<pin id="548" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="550" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln28_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="0" slack="0"/>
<pin id="557" dir="0" index="4" bw="6" slack="1"/>
<pin id="558" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="559" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="560" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln28_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="0"/>
<pin id="567" dir="0" index="4" bw="6" slack="1"/>
<pin id="568" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="569" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="570" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln28_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="0" slack="0"/>
<pin id="577" dir="0" index="4" bw="6" slack="1"/>
<pin id="578" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="579" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="580" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln28_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="0" slack="0"/>
<pin id="587" dir="0" index="4" bw="6" slack="1"/>
<pin id="588" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="589" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="590" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln28_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="594" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="0"/>
<pin id="597" dir="0" index="4" bw="6" slack="1"/>
<pin id="598" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="599" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="600" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln28_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="0" slack="0"/>
<pin id="607" dir="0" index="4" bw="6" slack="1"/>
<pin id="608" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="610" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="store_ln28_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="614" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="0" slack="0"/>
<pin id="617" dir="0" index="4" bw="6" slack="1"/>
<pin id="618" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="619" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="620" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln28_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="0" slack="0"/>
<pin id="627" dir="0" index="4" bw="6" slack="1"/>
<pin id="628" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="629" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="630" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="632" class="1004" name="store_ln28_access_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="0" slack="0"/>
<pin id="637" dir="0" index="4" bw="6" slack="1"/>
<pin id="638" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="639" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="640" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="store_ln28_access_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="644" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="0" slack="0"/>
<pin id="647" dir="0" index="4" bw="6" slack="1"/>
<pin id="648" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="649" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="650" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln28_access_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="654" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="0" slack="0"/>
<pin id="657" dir="0" index="4" bw="6" slack="1"/>
<pin id="658" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="659" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="660" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="662" class="1004" name="gmem2_addr_read_read_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="0"/>
<pin id="665" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem2_addr_read/4 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="2"/>
<pin id="670" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_i1/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="2"/>
<pin id="673" dir="0" index="1" bw="32" slack="1"/>
<pin id="674" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_i1/5 "/>
</bind>
</comp>

<comp id="675" class="1004" name="grp_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 muxLogicRAMData_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln27_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="62" slack="0"/>
<pin id="680" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_cast/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="store_ln27_store_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="10" slack="0"/>
<pin id="685" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="687" class="1004" name="i_load_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="10" slack="0"/>
<pin id="689" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="690" class="1004" name="add_ln27_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="1" slack="0"/>
<pin id="693" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln27_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="0" index="1" bw="9" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln27_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="10" slack="0"/>
<pin id="704" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="lshr_ln2_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="6" slack="0"/>
<pin id="708" dir="0" index="1" bw="10" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="0" index="3" bw="5" slack="0"/>
<pin id="711" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="zext_ln27_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="6" slack="0"/>
<pin id="718" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="muxLogicRAMAddr_to_current_token_load_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="6" slack="0"/>
<pin id="738" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_load/1 "/>
</bind>
</comp>

<comp id="740" class="1004" name="muxLogicRAMAddr_to_current_token_19_load_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_19_load/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="muxLogicRAMAddr_to_current_token_20_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="6" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_20_load/1 "/>
</bind>
</comp>

<comp id="748" class="1004" name="muxLogicRAMAddr_to_current_token_21_load_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_21_load/1 "/>
</bind>
</comp>

<comp id="752" class="1004" name="muxLogicRAMAddr_to_current_token_22_load_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="6" slack="0"/>
<pin id="754" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_22_load/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="muxLogicRAMAddr_to_current_token_23_load_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="6" slack="0"/>
<pin id="758" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_23_load/1 "/>
</bind>
</comp>

<comp id="760" class="1004" name="muxLogicRAMAddr_to_current_token_24_load_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="6" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_24_load/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="muxLogicRAMAddr_to_current_token_25_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="6" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_25_load/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="muxLogicRAMAddr_to_current_token_26_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="0"/>
<pin id="770" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_26_load/1 "/>
</bind>
</comp>

<comp id="772" class="1004" name="muxLogicRAMAddr_to_current_token_27_load_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="6" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_current_token_27_load/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="6" slack="0"/>
<pin id="778" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="muxLogicRAMAddr_to_llama_layer_current_token_213_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="6" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_current_token_213/1 "/>
</bind>
</comp>

<comp id="784" class="1004" name="muxLogicRAMAddr_to_llama_layer_current_token_214_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="6" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_current_token_214/1 "/>
</bind>
</comp>

<comp id="788" class="1004" name="muxLogicRAMAddr_to_llama_layer_current_token_215_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_current_token_215/1 "/>
</bind>
</comp>

<comp id="792" class="1004" name="muxLogicRAMAddr_to_llama_layer_current_token_216_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="6" slack="0"/>
<pin id="794" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_current_token_216/1 "/>
</bind>
</comp>

<comp id="796" class="1004" name="muxLogicRAMAddr_to_llama_layer_current_token_217_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_llama_layer_current_token_217/1 "/>
</bind>
</comp>

<comp id="800" class="1004" name="switch_ln28_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="0" index="3" bw="3" slack="0"/>
<pin id="805" dir="0" index="4" bw="3" slack="0"/>
<pin id="806" dir="0" index="5" bw="4" slack="0"/>
<pin id="807" dir="0" index="6" bw="4" slack="0"/>
<pin id="808" dir="0" index="7" bw="4" slack="0"/>
<pin id="809" dir="0" index="8" bw="4" slack="0"/>
<pin id="810" dir="0" index="9" bw="4" slack="0"/>
<pin id="811" dir="0" index="10" bw="4" slack="0"/>
<pin id="812" dir="0" index="11" bw="4" slack="0"/>
<pin id="813" dir="0" index="12" bw="4" slack="0"/>
<pin id="814" dir="0" index="13" bw="3" slack="0"/>
<pin id="815" dir="0" index="14" bw="3" slack="0"/>
<pin id="816" dir="0" index="15" bw="2" slack="0"/>
<pin id="817" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln28/1 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln27_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="10" slack="0"/>
<pin id="836" dir="0" index="1" bw="10" slack="0"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_2_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="4" slack="0"/>
<pin id="842" dir="0" index="2" bw="32" slack="0"/>
<pin id="843" dir="0" index="3" bw="4" slack="0"/>
<pin id="844" dir="0" index="4" bw="32" slack="0"/>
<pin id="845" dir="0" index="5" bw="4" slack="0"/>
<pin id="846" dir="0" index="6" bw="32" slack="0"/>
<pin id="847" dir="0" index="7" bw="4" slack="0"/>
<pin id="848" dir="0" index="8" bw="32" slack="0"/>
<pin id="849" dir="0" index="9" bw="4" slack="0"/>
<pin id="850" dir="0" index="10" bw="32" slack="0"/>
<pin id="851" dir="0" index="11" bw="4" slack="0"/>
<pin id="852" dir="0" index="12" bw="32" slack="0"/>
<pin id="853" dir="0" index="13" bw="4" slack="0"/>
<pin id="854" dir="0" index="14" bw="32" slack="0"/>
<pin id="855" dir="0" index="15" bw="4" slack="0"/>
<pin id="856" dir="0" index="16" bw="32" slack="0"/>
<pin id="857" dir="0" index="17" bw="4" slack="0"/>
<pin id="858" dir="0" index="18" bw="32" slack="0"/>
<pin id="859" dir="0" index="19" bw="4" slack="0"/>
<pin id="860" dir="0" index="20" bw="32" slack="0"/>
<pin id="861" dir="0" index="21" bw="4" slack="0"/>
<pin id="862" dir="0" index="22" bw="32" slack="0"/>
<pin id="863" dir="0" index="23" bw="4" slack="0"/>
<pin id="864" dir="0" index="24" bw="32" slack="0"/>
<pin id="865" dir="0" index="25" bw="4" slack="0"/>
<pin id="866" dir="0" index="26" bw="32" slack="0"/>
<pin id="867" dir="0" index="27" bw="4" slack="0"/>
<pin id="868" dir="0" index="28" bw="32" slack="0"/>
<pin id="869" dir="0" index="29" bw="4" slack="0"/>
<pin id="870" dir="0" index="30" bw="32" slack="0"/>
<pin id="871" dir="0" index="31" bw="4" slack="0"/>
<pin id="872" dir="0" index="32" bw="32" slack="0"/>
<pin id="873" dir="0" index="33" bw="32" slack="0"/>
<pin id="874" dir="0" index="34" bw="4" slack="1"/>
<pin id="875" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="910" class="1004" name="muxLogicI0_to_mul10_i1_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul10_i1/2 "/>
</bind>
</comp>

<comp id="914" class="1004" name="muxLogicI1_to_mul10_i1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul10_i1/2 "/>
</bind>
</comp>

<comp id="917" class="1004" name="gmem2_addr_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="0" index="1" bw="62" slack="3"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/4 "/>
</bind>
</comp>

<comp id="923" class="1004" name="muxLogicAXIMCE_to_gmem2_addr_read_fu_923">
<pin_list>
<pin id="924" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_gmem2_addr_read/4 "/>
</bind>
</comp>

<comp id="925" class="1004" name="bitcast_ln28_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="929" class="1004" name="muxLogicI0_to_mul13_i1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI0_to_mul13_i1/4 "/>
</bind>
</comp>

<comp id="932" class="1004" name="muxLogicI1_to_mul13_i1_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicI1_to_mul13_i1/4 "/>
</bind>
</comp>

<comp id="936" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="6" slack="0"/>
<pin id="938" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="0"/>
<pin id="942" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="6" slack="0"/>
<pin id="946" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="948" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="0"/>
<pin id="950" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="952" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="6" slack="0"/>
<pin id="954" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="0"/>
<pin id="958" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="0"/>
<pin id="962" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="964" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="6" slack="0"/>
<pin id="966" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="968" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="6" slack="0"/>
<pin id="970" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="972" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="6" slack="0"/>
<pin id="974" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="976" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="6" slack="0"/>
<pin id="978" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="980" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="6" slack="0"/>
<pin id="982" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="984" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="0"/>
<pin id="986" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="988" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="0"/>
<pin id="990" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="992" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="6" slack="0"/>
<pin id="994" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="muxLogicRAMAddr_to_store_ln28_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="6" slack="0"/>
<pin id="998" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_store_ln28/6 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="i_3_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="10" slack="0"/>
<pin id="1002" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="norm_read_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="1"/>
<pin id="1009" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="norm_read "/>
</bind>
</comp>

<comp id="1013" class="1005" name="sext_ln27_cast_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="64" slack="3"/>
<pin id="1015" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln27_cast "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln27_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="4"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="trunc_ln27_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="4" slack="1"/>
<pin id="1024" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln27 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="zext_ln27_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="5"/>
<pin id="1029" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="current_token_addr_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="6" slack="1"/>
<pin id="1049" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_addr "/>
</bind>
</comp>

<comp id="1052" class="1005" name="current_token_19_addr_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="6" slack="1"/>
<pin id="1054" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_19_addr "/>
</bind>
</comp>

<comp id="1057" class="1005" name="current_token_20_addr_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="1"/>
<pin id="1059" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_20_addr "/>
</bind>
</comp>

<comp id="1062" class="1005" name="current_token_21_addr_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="6" slack="1"/>
<pin id="1064" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_21_addr "/>
</bind>
</comp>

<comp id="1067" class="1005" name="current_token_22_addr_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_22_addr "/>
</bind>
</comp>

<comp id="1072" class="1005" name="current_token_23_addr_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="1"/>
<pin id="1074" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_23_addr "/>
</bind>
</comp>

<comp id="1077" class="1005" name="current_token_24_addr_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="6" slack="1"/>
<pin id="1079" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_24_addr "/>
</bind>
</comp>

<comp id="1082" class="1005" name="current_token_25_addr_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="1"/>
<pin id="1084" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_25_addr "/>
</bind>
</comp>

<comp id="1087" class="1005" name="current_token_26_addr_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="6" slack="1"/>
<pin id="1089" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_26_addr "/>
</bind>
</comp>

<comp id="1092" class="1005" name="current_token_27_addr_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="6" slack="1"/>
<pin id="1094" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="current_token_27_addr "/>
</bind>
</comp>

<comp id="1097" class="1005" name="p_ZZ11llama_layerE13current_token_10_addr_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="6" slack="1"/>
<pin id="1099" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE13current_token_10_addr "/>
</bind>
</comp>

<comp id="1102" class="1005" name="p_ZZ11llama_layerE13current_token_11_addr_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="6" slack="1"/>
<pin id="1104" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE13current_token_11_addr "/>
</bind>
</comp>

<comp id="1107" class="1005" name="p_ZZ11llama_layerE13current_token_12_addr_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="6" slack="1"/>
<pin id="1109" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE13current_token_12_addr "/>
</bind>
</comp>

<comp id="1112" class="1005" name="p_ZZ11llama_layerE13current_token_13_addr_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="6" slack="1"/>
<pin id="1114" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE13current_token_13_addr "/>
</bind>
</comp>

<comp id="1117" class="1005" name="p_ZZ11llama_layerE13current_token_14_addr_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="6" slack="1"/>
<pin id="1119" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_ZZ11llama_layerE13current_token_14_addr "/>
</bind>
</comp>

<comp id="1122" class="1005" name="llama_layer_current_token_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="6" slack="1"/>
<pin id="1124" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="llama_layer_current_token "/>
</bind>
</comp>

<comp id="1127" class="1005" name="tmp_2_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="mul10_i1_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_i1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="bitcast_ln28_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln28 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="mul13_i1_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="32" slack="1"/>
<pin id="1145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="8" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="116" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="116" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="116" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="116" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="116" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="116" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="116" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="116" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="116" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="116" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="28" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="116" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="116" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="116" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="285"><net_src comp="36" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="116" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="38" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="116" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="182" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="189" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="196" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="203" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="210" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="217" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="224" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="231" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="238" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="245" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="252" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="259" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="266" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="273" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="280" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="287" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="6" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="116" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="116" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="116" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="44" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="116" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="116" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="48" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="116" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="437"><net_src comp="50" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="116" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="52" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="116" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="116" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="458"><net_src comp="56" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="116" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="116" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="472"><net_src comp="60" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="116" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="479"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="116" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="64" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="116" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="116" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="500"><net_src comp="68" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="116" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="511"><net_src comp="488" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="521"><net_src comp="481" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="531"><net_src comp="474" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="541"><net_src comp="467" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="551"><net_src comp="460" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="561"><net_src comp="453" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="571"><net_src comp="446" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="581"><net_src comp="439" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="591"><net_src comp="432" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="601"><net_src comp="425" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="611"><net_src comp="418" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="621"><net_src comp="411" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="631"><net_src comp="404" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="641"><net_src comp="397" pin="3"/><net_sink comp="632" pin=2"/></net>

<net id="651"><net_src comp="390" pin="3"/><net_sink comp="642" pin=2"/></net>

<net id="661"><net_src comp="495" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="666"><net_src comp="154" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="681"><net_src comp="176" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="102" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="104" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="687" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="108" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="687" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="712"><net_src comp="110" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="713"><net_src comp="687" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="112" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="715"><net_src comp="114" pin="0"/><net_sink comp="706" pin=3"/></net>

<net id="719"><net_src comp="706" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="723"><net_src comp="716" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="724"><net_src comp="716" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="725"><net_src comp="716" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="726"><net_src comp="716" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="727"><net_src comp="716" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="728"><net_src comp="716" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="729"><net_src comp="716" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="730"><net_src comp="716" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="731"><net_src comp="716" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="732"><net_src comp="716" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="733"><net_src comp="716" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="734"><net_src comp="716" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="735"><net_src comp="716" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="739"><net_src comp="182" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="189" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="747"><net_src comp="196" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="203" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="210" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="217" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="763"><net_src comp="224" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="767"><net_src comp="231" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="771"><net_src comp="238" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="245" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="779"><net_src comp="252" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="259" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="266" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="273" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="280" pin="3"/><net_sink comp="792" pin=0"/></net>

<net id="799"><net_src comp="287" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="818"><net_src comp="702" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="819"><net_src comp="118" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="820"><net_src comp="120" pin="0"/><net_sink comp="800" pin=2"/></net>

<net id="821"><net_src comp="122" pin="0"/><net_sink comp="800" pin=3"/></net>

<net id="822"><net_src comp="124" pin="0"/><net_sink comp="800" pin=4"/></net>

<net id="823"><net_src comp="126" pin="0"/><net_sink comp="800" pin=5"/></net>

<net id="824"><net_src comp="128" pin="0"/><net_sink comp="800" pin=6"/></net>

<net id="825"><net_src comp="130" pin="0"/><net_sink comp="800" pin=7"/></net>

<net id="826"><net_src comp="132" pin="0"/><net_sink comp="800" pin=8"/></net>

<net id="827"><net_src comp="134" pin="0"/><net_sink comp="800" pin=9"/></net>

<net id="828"><net_src comp="136" pin="0"/><net_sink comp="800" pin=10"/></net>

<net id="829"><net_src comp="138" pin="0"/><net_sink comp="800" pin=11"/></net>

<net id="830"><net_src comp="140" pin="0"/><net_sink comp="800" pin=12"/></net>

<net id="831"><net_src comp="142" pin="0"/><net_sink comp="800" pin=13"/></net>

<net id="832"><net_src comp="144" pin="0"/><net_sink comp="800" pin=14"/></net>

<net id="833"><net_src comp="146" pin="0"/><net_sink comp="800" pin=15"/></net>

<net id="838"><net_src comp="690" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="876"><net_src comp="148" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="877"><net_src comp="118" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="878"><net_src comp="294" pin="3"/><net_sink comp="839" pin=2"/></net>

<net id="879"><net_src comp="120" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="880"><net_src comp="300" pin="3"/><net_sink comp="839" pin=4"/></net>

<net id="881"><net_src comp="122" pin="0"/><net_sink comp="839" pin=5"/></net>

<net id="882"><net_src comp="306" pin="3"/><net_sink comp="839" pin=6"/></net>

<net id="883"><net_src comp="124" pin="0"/><net_sink comp="839" pin=7"/></net>

<net id="884"><net_src comp="312" pin="3"/><net_sink comp="839" pin=8"/></net>

<net id="885"><net_src comp="126" pin="0"/><net_sink comp="839" pin=9"/></net>

<net id="886"><net_src comp="318" pin="3"/><net_sink comp="839" pin=10"/></net>

<net id="887"><net_src comp="128" pin="0"/><net_sink comp="839" pin=11"/></net>

<net id="888"><net_src comp="324" pin="3"/><net_sink comp="839" pin=12"/></net>

<net id="889"><net_src comp="130" pin="0"/><net_sink comp="839" pin=13"/></net>

<net id="890"><net_src comp="330" pin="3"/><net_sink comp="839" pin=14"/></net>

<net id="891"><net_src comp="132" pin="0"/><net_sink comp="839" pin=15"/></net>

<net id="892"><net_src comp="336" pin="3"/><net_sink comp="839" pin=16"/></net>

<net id="893"><net_src comp="134" pin="0"/><net_sink comp="839" pin=17"/></net>

<net id="894"><net_src comp="342" pin="3"/><net_sink comp="839" pin=18"/></net>

<net id="895"><net_src comp="136" pin="0"/><net_sink comp="839" pin=19"/></net>

<net id="896"><net_src comp="348" pin="3"/><net_sink comp="839" pin=20"/></net>

<net id="897"><net_src comp="138" pin="0"/><net_sink comp="839" pin=21"/></net>

<net id="898"><net_src comp="354" pin="3"/><net_sink comp="839" pin=22"/></net>

<net id="899"><net_src comp="140" pin="0"/><net_sink comp="839" pin=23"/></net>

<net id="900"><net_src comp="360" pin="3"/><net_sink comp="839" pin=24"/></net>

<net id="901"><net_src comp="142" pin="0"/><net_sink comp="839" pin=25"/></net>

<net id="902"><net_src comp="366" pin="3"/><net_sink comp="839" pin=26"/></net>

<net id="903"><net_src comp="144" pin="0"/><net_sink comp="839" pin=27"/></net>

<net id="904"><net_src comp="372" pin="3"/><net_sink comp="839" pin=28"/></net>

<net id="905"><net_src comp="146" pin="0"/><net_sink comp="839" pin=29"/></net>

<net id="906"><net_src comp="378" pin="3"/><net_sink comp="839" pin=30"/></net>

<net id="907"><net_src comp="150" pin="0"/><net_sink comp="839" pin=31"/></net>

<net id="908"><net_src comp="384" pin="3"/><net_sink comp="839" pin=32"/></net>

<net id="909"><net_src comp="152" pin="0"/><net_sink comp="839" pin=33"/></net>

<net id="913"><net_src comp="839" pin="35"/><net_sink comp="910" pin=0"/></net>

<net id="921"><net_src comp="0" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="917" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="928"><net_src comp="662" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="935"><net_src comp="925" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="488" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="943"><net_src comp="481" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="947"><net_src comp="474" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="951"><net_src comp="467" pin="3"/><net_sink comp="948" pin=0"/></net>

<net id="955"><net_src comp="460" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="453" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="446" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="967"><net_src comp="439" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="432" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="975"><net_src comp="425" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="979"><net_src comp="418" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="983"><net_src comp="411" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="404" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="991"><net_src comp="397" pin="3"/><net_sink comp="988" pin=0"/></net>

<net id="995"><net_src comp="390" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="999"><net_src comp="495" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="166" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="834" pin=1"/></net>

<net id="1010"><net_src comp="170" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="1012"><net_src comp="1007" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="1016"><net_src comp="678" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="1021"><net_src comp="696" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="702" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="839" pin=34"/></net>

<net id="1030"><net_src comp="716" pin="1"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1032"><net_src comp="1027" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="1033"><net_src comp="1027" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1034"><net_src comp="1027" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="1035"><net_src comp="1027" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="1036"><net_src comp="1027" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1037"><net_src comp="1027" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1038"><net_src comp="1027" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1039"><net_src comp="1027" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="1040"><net_src comp="1027" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="1041"><net_src comp="1027" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1042"><net_src comp="1027" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1043"><net_src comp="1027" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="1044"><net_src comp="1027" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1045"><net_src comp="1027" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1046"><net_src comp="1027" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1050"><net_src comp="182" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="1055"><net_src comp="189" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1060"><net_src comp="196" pin="3"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="1065"><net_src comp="203" pin="3"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1070"><net_src comp="210" pin="3"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="1075"><net_src comp="217" pin="3"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1080"><net_src comp="224" pin="3"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1085"><net_src comp="231" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1090"><net_src comp="238" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1095"><net_src comp="245" pin="3"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1100"><net_src comp="252" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1105"><net_src comp="259" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1110"><net_src comp="266" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1115"><net_src comp="273" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1120"><net_src comp="280" pin="3"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1125"><net_src comp="287" pin="3"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1130"><net_src comp="839" pin="35"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="1135"><net_src comp="667" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="1137"><net_src comp="1132" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="1141"><net_src comp="925" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1146"><net_src comp="671" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1148"><net_src comp="1143" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="1149"><net_src comp="1143" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="1150"><net_src comp="1143" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1151"><net_src comp="1143" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1152"><net_src comp="1143" pin="1"/><net_sink comp="542" pin=4"/></net>

<net id="1153"><net_src comp="1143" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="1154"><net_src comp="1143" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="1155"><net_src comp="1143" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="1156"><net_src comp="1143" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1157"><net_src comp="1143" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="1158"><net_src comp="1143" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="1159"><net_src comp="1143" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="1160"><net_src comp="1143" pin="1"/><net_sink comp="622" pin=4"/></net>

<net id="1161"><net_src comp="1143" pin="1"/><net_sink comp="632" pin=4"/></net>

<net id="1162"><net_src comp="1143" pin="1"/><net_sink comp="642" pin=4"/></net>

<net id="1163"><net_src comp="1143" pin="1"/><net_sink comp="652" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: norm_output | {6 }
	Port: norm_output_35 | {6 }
	Port: norm_output_36 | {6 }
	Port: norm_output_37 | {6 }
	Port: norm_output_38 | {6 }
	Port: norm_output_39 | {6 }
	Port: norm_output_40 | {6 }
	Port: norm_output_41 | {6 }
	Port: norm_output_42 | {6 }
	Port: norm_output_43 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_10 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_11 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_12 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_13 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_14 | {6 }
	Port: p_ZZ11llama_layerE11norm_output_15 | {6 }
 - Input state : 
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : gmem2 | {4 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : sext_ln27 | {1 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : norm | {1 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_19 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_20 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_21 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_22 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_23 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_24 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_25 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_26 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : current_token_27 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_10 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_11 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_12 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_13 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_14 | {1 2 }
	Port: llama_layer_Pipeline_VITIS_LOOP_27_24 : p_ZZ11llama_layerE13current_token_15 | {1 2 }
  - Chain level:
	State 1
		store_ln27 : 1
		i : 1
		add_ln27 : 2
		icmp_ln27 : 2
		br_ln27 : 3
		trunc_ln27 : 2
		lshr_ln2 : 2
		zext_ln27 : 3
		current_token_addr : 4
		current_token_19_addr : 4
		current_token_20_addr : 4
		current_token_21_addr : 4
		current_token_22_addr : 4
		current_token_23_addr : 4
		current_token_24_addr : 4
		current_token_25_addr : 4
		current_token_26_addr : 4
		current_token_27_addr : 4
		p_ZZ11llama_layerE13current_token_10_addr : 4
		p_ZZ11llama_layerE13current_token_11_addr : 4
		p_ZZ11llama_layerE13current_token_12_addr : 4
		p_ZZ11llama_layerE13current_token_13_addr : 4
		p_ZZ11llama_layerE13current_token_14_addr : 4
		llama_layer_current_token : 4
		muxLogicRAMAddr_to_current_token_load : 5
		current_token_load : 5
		muxLogicRAMAddr_to_current_token_19_load : 5
		current_token_19_load : 5
		muxLogicRAMAddr_to_current_token_20_load : 5
		current_token_20_load : 5
		muxLogicRAMAddr_to_current_token_21_load : 5
		current_token_21_load : 5
		muxLogicRAMAddr_to_current_token_22_load : 5
		current_token_22_load : 5
		muxLogicRAMAddr_to_current_token_23_load : 5
		current_token_23_load : 5
		muxLogicRAMAddr_to_current_token_24_load : 5
		current_token_24_load : 5
		muxLogicRAMAddr_to_current_token_25_load : 5
		current_token_25_load : 5
		muxLogicRAMAddr_to_current_token_26_load : 5
		current_token_26_load : 5
		muxLogicRAMAddr_to_current_token_27_load : 5
		current_token_27_load : 5
		muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load : 5
		p_ZZ11llama_layerE13current_token_10_load : 5
		muxLogicRAMAddr_to_llama_layer_current_token_213 : 5
		llama_layer_current_token_213 : 5
		muxLogicRAMAddr_to_llama_layer_current_token_214 : 5
		llama_layer_current_token_214 : 5
		muxLogicRAMAddr_to_llama_layer_current_token_215 : 5
		llama_layer_current_token_215 : 5
		muxLogicRAMAddr_to_llama_layer_current_token_216 : 5
		llama_layer_current_token_216 : 5
		muxLogicRAMAddr_to_llama_layer_current_token_217 : 5
		llama_layer_current_token_217 : 5
		switch_ln28 : 3
		store_ln27 : 3
	State 2
		tmp_2 : 1
		muxLogicI0_to_mul10_i1 : 2
	State 3
	State 4
		gmem2_addr_read : 1
		bitcast_ln28 : 1
		muxLogicI1_to_mul13_i1 : 2
	State 5
	State 6
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1
		muxLogicRAMAddr_to_store_ln28 : 1
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------|---------|---------|---------|
| Operation|                           Functional Unit                           |   DSP   |    FF   |   LUT   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
| sparsemux|                             tmp_2_fu_839                            |    0    |    0    |   160   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|    add   |                           add_ln27_fu_690                           |    0    |    0    |    10   |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                           icmp_ln27_fu_696                          |    0    |    0    |    4    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   fmul   |                              grp_fu_667                             |    1    |    0    |    0    |
|          |                              grp_fu_671                             |    1    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|          |                        norm_read_read_fu_170                        |    0    |    0    |    0    |
|   read   |                      sext_ln27_read_read_fu_176                     |    0    |    0    |    0    |
|          |                     gmem2_addr_read_read_fu_662                     |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|          |                              grp_fu_675                             |    0    |    0    |    0    |
|          |             muxLogicRAMAddr_to_current_token_load_fu_736            |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_19_load_fu_740           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_20_load_fu_744           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_21_load_fu_748           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_22_load_fu_752           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_23_load_fu_756           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_24_load_fu_760           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_25_load_fu_764           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_26_load_fu_768           |    0    |    0    |    0    |
|          |           muxLogicRAMAddr_to_current_token_27_load_fu_772           |    0    |    0    |    0    |
|          | muxLogicRAMAddr_to_p_ZZ11llama_layerE13current_token_10_load_fu_776 |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_current_token_213_fu_780       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_current_token_214_fu_784       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_current_token_215_fu_788       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_current_token_216_fu_792       |    0    |    0    |    0    |
|          |       muxLogicRAMAddr_to_llama_layer_current_token_217_fu_796       |    0    |    0    |    0    |
|          |                    muxLogicI0_to_mul10_i1_fu_910                    |    0    |    0    |    0    |
| muxlogic |                    muxLogicI1_to_mul10_i1_fu_914                    |    0    |    0    |    0    |
|          |               muxLogicAXIMCE_to_gmem2_addr_read_fu_923              |    0    |    0    |    0    |
|          |                    muxLogicI0_to_mul13_i1_fu_929                    |    0    |    0    |    0    |
|          |                    muxLogicI1_to_mul13_i1_fu_932                    |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_936                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_940                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_944                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_948                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_952                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_956                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_960                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_964                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_968                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_972                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_976                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_980                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_984                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_988                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_992                |    0    |    0    |    0    |
|          |                 muxLogicRAMAddr_to_store_ln28_fu_996                |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   sext   |                        sext_ln27_cast_fu_678                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                          trunc_ln27_fu_702                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|partselect|                           lshr_ln2_fu_706                           |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   zext   |                           zext_ln27_fu_716                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|  switch  |                          switch_ln28_fu_800                         |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                     |    2    |    0    |   174   |
|----------|---------------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------------+--------+
|                                                  |   FF   |
+--------------------------------------------------+--------+
|               bitcast_ln28_reg_1138              |   32   |
|          current_token_19_addr_reg_1052          |    6   |
|          current_token_20_addr_reg_1057          |    6   |
|          current_token_21_addr_reg_1062          |    6   |
|          current_token_22_addr_reg_1067          |    6   |
|          current_token_23_addr_reg_1072          |    6   |
|          current_token_24_addr_reg_1077          |    6   |
|          current_token_25_addr_reg_1082          |    6   |
|          current_token_26_addr_reg_1087          |    6   |
|          current_token_27_addr_reg_1092          |    6   |
|            current_token_addr_reg_1047           |    6   |
|                   i_3_reg_1000                   |   10   |
|                icmp_ln27_reg_1018                |    1   |
|        llama_layer_current_token_reg_1122        |    6   |
|                 mul10_i1_reg_1132                |   32   |
|                 mul13_i1_reg_1143                |   32   |
|                norm_read_reg_1007                |   32   |
|p_ZZ11llama_layerE13current_token_10_addr_reg_1097|    6   |
|p_ZZ11llama_layerE13current_token_11_addr_reg_1102|    6   |
|p_ZZ11llama_layerE13current_token_12_addr_reg_1107|    6   |
|p_ZZ11llama_layerE13current_token_13_addr_reg_1112|    6   |
|p_ZZ11llama_layerE13current_token_14_addr_reg_1117|    6   |
|              sext_ln27_cast_reg_1013             |   64   |
|                  tmp_2_reg_1127                  |   32   |
|                trunc_ln27_reg_1022               |    4   |
|                zext_ln27_reg_1027                |   64   |
+--------------------------------------------------+--------+
|                       Total                      |   399  |
+--------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_294 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_300 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_306 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_312 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_318 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_324 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_330 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_336 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_342 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_348 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_354 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_360 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_366 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_372 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_378 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_384 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   174  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   128  |
|  Register |    -   |    -   |   399  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   399  |   302  |
+-----------+--------+--------+--------+--------+
