{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761771190636 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761771190636 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 29 16:53:10 2025 " "Processing started: Wed Oct 29 16:53:10 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761771190636 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761771190636 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761771190636 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761771190883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761771190883 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"endmodule\" top_fpga.sv(861) " "Verilog HDL syntax error at top_fpga.sv(861) near text: \";\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 861 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1761771196179 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dp_ram top_fpga.sv(844) " "Ignored design unit \"dp_ram\" at top_fpga.sv(844) due to previous errors" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 844 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1761771196179 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UART_wrapper top_fpga.sv(880) " "Ignored design unit \"UART_wrapper\" at top_fpga.sv(880) due to previous errors" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 880 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1761771196180 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UART_RX top_fpga.sv(944) " "Ignored design unit \"UART_RX\" at top_fpga.sv(944) due to previous errors" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 944 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1761771196180 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "UART_TX top_fpga.sv(1086) " "Ignored design unit \"UART_TX\" at top_fpga.sv(1086) due to previous errors" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1086 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1761771196180 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761771196271 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 29 16:53:16 2025 " "Processing ended: Wed Oct 29 16:53:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761771196271 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761771196271 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761771196271 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761771196271 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761771196898 ""}
