



#define General_Reset 0x01

#define	Audio_in_fifo_data_byte			0x48
#define	Audio_in_fifo_data_word			0x49
#define	Audio_in_fifo_level				0x4b
#define	Audio_out_fifo_data_byte		0x4c
#define	Audio_out_fifo_data_word		0x4d
#define	Audio_out_fifo_level			0x4f
#define	Fifo_Control					0x50
#define	Fifo_Count_Interrupt			0x51
#define	Input_type						0x54
#define	Output_type						0x56
#define	Signal_Control					0x58
#define	VAD_Threshold_Channel_1			0x59
#define	VAD_Threshold_Channel_2			0x5A
#define	VAD_Level_Channel_1				0x76
#define	VAD_Level_Channel_2				0x77
#define	VAD_SIGNAL_TO_NOISE_TRANISITION_DELAY_CH1	0x7A
#define	VAD_SIGNAL_TO_NOISE_TRANISITION_DELAY_CH2	0x7B
#define	VAD_NOISE_TO_SIGNAL_TRANISITION_DELAY_CH1	0x7C
#define	VAD_NOISE_TO_SIGNAL_TRANISITION_DELAY_CH2	0x7D
#define	Fine_Gain_Channel_1		0x5B
#define	Fine_Gain_Channel_2		0x5C
#define	PCM_TAlkThrough_Data	0x63
#define	GPIO_CONTROl			0x64
#define	GPIO_INPUT				0x79
#define	Reg_Done_Select			0x69
#define	Programming_Register	0x6A

#define	IRQ_Enable				0x6C
#define	IRQ_Status				0x7E
#define	Mode_Register_Readback	0x7F
#define	ANAIN_Config			0xB0
#define	ANAIN_Coarse_GAIN		0xB1
#define	ANAOUT_CONFIG			0xb3
#define	ANAOUT_COARSE_GAIN		0xB4
#define	MONO_COARSE_GAIN		0xB5
#define	SPKR_COARSE_GAIN		0xB6
#define	BIAS_CONTROL			0xB7
#define	CBUS_RESET				0x01


#define MODE					0x6B
