
---------- Begin Simulation Statistics ----------
final_tick                                61618234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 381671                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689136                       # Number of bytes of host memory used
host_op_rate                                   385880                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   262.01                       # Real time elapsed on the host
host_tick_rate                              235179123                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101102729                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061618                       # Number of seconds simulated
sim_ticks                                 61618234000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.233245                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4086148                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4850992                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352120                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5091542                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102869                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676143                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573274                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6499707                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  314284                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37620                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101102729                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.232365                       # CPI: cycles per instruction
system.cpu.discardedOps                        977954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48883185                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40565279                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6265594                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6874142                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.811448                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        123236468                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55115655     54.51%     54.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483618      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38167638     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6379046      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101102729                       # Class of committed instruction
system.cpu.tickCycles                       116362326                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10523                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1871                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       277373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          237                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       557229                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            238                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3074                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict              145                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7299                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7299                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3074                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       332096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  332096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10373                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10373    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10373                       # Request fanout histogram
system.membus.respLayer1.occupancy           34218750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            12471500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            138317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       266182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7092                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4448                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           141540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          141540                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8553                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       129764                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24198                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       812888                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                837086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       500640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17199392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               17700032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             350                       # Total snoops (count)
system.tol2bus.snoopTraffic                       160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           280207                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086511                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 278097     99.25%     99.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2109      0.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             280207                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          415249000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         271307493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           8553998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 6412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               263065                       # number of demand (read+write) hits
system.l2.demand_hits::total                   269477                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6412                       # number of overall hits
system.l2.overall_hits::.cpu.data              263065                       # number of overall hits
system.l2.overall_hits::total                  269477                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2141                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               8239                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10380                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2141                       # number of overall misses
system.l2.overall_misses::.cpu.data              8239                       # number of overall misses
system.l2.overall_misses::total                 10380                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    161015500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    631930500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        792946000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    161015500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    631930500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       792946000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           271304                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               279857                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          271304                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              279857                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.250322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.030368                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.250322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.030368                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75205.744979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76699.902901                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76391.714836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75205.744979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76699.902901                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76391.714836                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   5                       # number of writebacks
system.l2.writebacks::total                         5                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2141                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          8232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10373                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2141                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         8232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10373                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    139605500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    549162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    688768000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    139605500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    549162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    688768000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.250322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.030342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037065                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.250322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.030342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037065                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65205.744979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66710.702138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66400.077123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65205.744979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66710.702138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66400.077123                       # average overall mshr miss latency
system.l2.replacements                            350                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       266177                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           266177                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       266177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       266177                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6593                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            38                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            134241                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                134241                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            7299                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7299                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    556247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     556247000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        141540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            141540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.051568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051568                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76208.658720                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76208.658720                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7299                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    483257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    483257000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.051568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051568                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66208.658720                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66208.658720                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2141                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    161015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161015500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.250322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.250322                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75205.744979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75205.744979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2141                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    139605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139605500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.250322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.250322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65205.744979                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65205.744979                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        128824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            128824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75683500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75683500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       129764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        129764                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80514.361702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80514.361702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          933                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65905500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70638.263666                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70638.263666                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9619.303924                       # Cycle average of tags in use
system.l2.tags.total_refs                      555313                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.369822                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.491245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1906.239118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7688.573561                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.116348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.469273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.587116                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         10055                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        10054                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.613708                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1121121                       # Number of tag accesses
system.l2.tags.data_accesses                  1121121                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          68512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         263424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             331936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        68512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2141                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            8232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               10373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            5                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  5                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1111879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4275098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5386977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1111879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1111879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks           2597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                 2597                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks           2597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1111879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4275098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5389573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         5.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2141.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      8230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000594000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36560                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10373                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          5                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10373                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        5                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.56                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     69103000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   51855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               263559250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6663.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25413.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     8634                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 10373                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    5                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    382.120898                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.880781                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   320.513883                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          307     17.67%     17.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          364     20.96%     38.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          401     23.09%     61.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          291     16.75%     78.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      1.90%     80.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      1.61%     81.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           20      1.15%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      1.27%     84.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          271     15.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1737                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 663744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  331936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        10.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58215125500                       # Total gap between requests
system.mem_ctrls.avgGap                    5609474.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        68512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       263360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1111878.668901805999                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4274059.525951360352                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2141                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         8232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            5                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52005500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    211553750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24290.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25698.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              6047580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3214365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            38284680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4863646320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1918666740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22045682880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28875542565                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        468.620093                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  57295248250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2057380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2265605750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6354600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3377550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            35764260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4863646320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1813010400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22134656640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28856809770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.316079                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57528245750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2057380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2032608250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     20287442                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         20287442                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     20287442                       # number of overall hits
system.cpu.icache.overall_hits::total        20287442                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8553                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8553                       # number of overall misses
system.cpu.icache.overall_misses::total          8553                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    250300000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    250300000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    250300000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    250300000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     20295995                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20295995                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     20295995                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20295995                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000421                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000421                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000421                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000421                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 29264.585526                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29264.585526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 29264.585526                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29264.585526                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         7092                       # number of writebacks
system.cpu.icache.writebacks::total              7092                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8553                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8553                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8553                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8553                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    241747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    241747000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    241747000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    241747000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000421                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000421                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28264.585526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28264.585526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28264.585526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28264.585526                       # average overall mshr miss latency
system.cpu.icache.replacements                   7092                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     20287442                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        20287442                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8553                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8553                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    250300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    250300000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     20295995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20295995                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000421                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 29264.585526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29264.585526                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8553                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    241747000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    241747000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000421                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28264.585526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28264.585526                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1452.885404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20295995                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8553                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2372.967964                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1452.885404                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709417                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709417                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1458                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.713379                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20304548                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20304548                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43590351                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43590351                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43598850                       # number of overall hits
system.cpu.dcache.overall_hits::total        43598850                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       284558                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         284558                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       284771                       # number of overall misses
system.cpu.dcache.overall_misses::total        284771                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4933370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4933370000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4933370000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4933370000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43874909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43874909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43883621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43883621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006489                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006489                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17336.957668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17336.957668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17323.990153                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17323.990153                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          646                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    53.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       266177                       # number of writebacks
system.cpu.dcache.writebacks::total            266177                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        13467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13467                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13467                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13467                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       271091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       271091                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       271303                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       271303                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4178276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4178276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4189724500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4189724500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006179                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006179                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006182                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006182                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15412.817098                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15412.817098                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15442.971512                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15442.971512                       # average overall mshr miss latency
system.cpu.dcache.replacements                 270280                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37422091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37422091                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       131898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131898                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2098072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2098072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37553989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37553989                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003512                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15906.776448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15906.776448                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2347                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       129551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       129551                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1918646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1918646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003450                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14809.970591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14809.970591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6168260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6168260                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       152660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       152660                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2835298000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2835298000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6320920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6320920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024152                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18572.631993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18572.631993                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        11120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        11120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       141540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       141540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2259629500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2259629500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022392                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 15964.600113                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15964.600113                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8499                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8499                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          213                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          213                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8712                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024449                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024449                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          212                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          212                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     11448500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     11448500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024334                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 54002.358491                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54002.358491                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1015.319689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43870485                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            271304                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.702315                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1015.319689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991523                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          200                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          560                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44155257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44155257                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  61618234000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
