$date
	Wed Sep 03 23:21:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module MUX16to1_8to1_tb $end
$var wire 1 ! f $end
$var reg 4 " s [3:0] $end
$var reg 16 # w [0:15] $end
$scope module MUX16to1_8to1_ins $end
$var wire 4 $ s [3:0] $end
$var wire 16 % w [0:15] $end
$var wire 2 & x [0:1] $end
$var wire 1 ! f $end
$scope module stage0a $end
$var wire 3 ' s [2:0] $end
$var wire 8 ( w [0:7] $end
$var reg 1 ) f $end
$upscope $end
$scope module stage0b $end
$var wire 3 * s [2:0] $end
$var wire 8 + w [0:7] $end
$var reg 1 , f $end
$upscope $end
$scope module stage1 $end
$var wire 1 - s $end
$var wire 2 . w [0:1] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 .
0-
1,
b11010001 +
b0 *
1)
b10101100 (
b0 '
b11 &
b1010110011010001 %
b0 $
b1010110011010001 #
b0 "
1!
$end
#10
b10 &
b10 .
0,
b100 '
b100 *
b100 "
b100 $
#20
b101 '
b101 *
b101 "
b101 $
#30
0)
b1 &
b1 .
1,
1!
b11 '
b11 *
1-
b1011 "
b1011 $
#40
0!
1)
b10 &
b10 .
0,
b101 '
b101 *
b1101 "
b1101 $
#50
