// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "11/13/2024 13:15:32"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	rst,
	sw,
	ALUResult,
	RD1,
	RD2,
	prode_register_file,
	display_led);
input 	clk;
input 	rst;
input 	[1:0] sw;
output 	[31:0] ALUResult;
output 	[31:0] RD1;
output 	[31:0] RD2;
output 	[31:0] prode_register_file;
output 	[6:0] display_led;

// Design Ports Information
// ALUResult[0]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[1]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[4]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[5]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[6]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[7]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[8]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[9]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[10]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[11]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[12]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[13]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[15]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[16]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[17]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[18]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[19]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[20]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[21]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[22]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[23]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[24]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[25]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[26]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[27]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[28]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[29]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[30]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ALUResult[31]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[1]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[2]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[5]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[6]	=>  Location: PIN_G7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[7]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[8]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[9]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[10]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[11]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[12]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[13]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[14]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[15]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[16]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[17]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[19]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[20]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[21]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[22]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[23]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[24]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[25]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[26]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[27]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[28]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[29]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[30]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD1[31]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[1]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[2]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[3]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[6]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[7]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[8]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[9]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[10]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[11]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[12]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[13]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[14]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[15]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[16]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[17]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[18]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[19]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[20]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[21]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[22]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[23]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[24]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[25]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[26]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[27]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[28]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[29]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[30]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RD2[31]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[0]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[3]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[4]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[7]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[8]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[9]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[10]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[11]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[12]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[13]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[14]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[15]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[16]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[17]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[18]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[19]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[20]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[21]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[22]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[23]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[24]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[25]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[26]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[27]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[28]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[29]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[30]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// prode_register_file[31]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[0]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[1]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[3]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[4]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[5]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display_led[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[0]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sw[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ALUResult[0]~output_o ;
wire \ALUResult[1]~output_o ;
wire \ALUResult[2]~output_o ;
wire \ALUResult[3]~output_o ;
wire \ALUResult[4]~output_o ;
wire \ALUResult[5]~output_o ;
wire \ALUResult[6]~output_o ;
wire \ALUResult[7]~output_o ;
wire \ALUResult[8]~output_o ;
wire \ALUResult[9]~output_o ;
wire \ALUResult[10]~output_o ;
wire \ALUResult[11]~output_o ;
wire \ALUResult[12]~output_o ;
wire \ALUResult[13]~output_o ;
wire \ALUResult[14]~output_o ;
wire \ALUResult[15]~output_o ;
wire \ALUResult[16]~output_o ;
wire \ALUResult[17]~output_o ;
wire \ALUResult[18]~output_o ;
wire \ALUResult[19]~output_o ;
wire \ALUResult[20]~output_o ;
wire \ALUResult[21]~output_o ;
wire \ALUResult[22]~output_o ;
wire \ALUResult[23]~output_o ;
wire \ALUResult[24]~output_o ;
wire \ALUResult[25]~output_o ;
wire \ALUResult[26]~output_o ;
wire \ALUResult[27]~output_o ;
wire \ALUResult[28]~output_o ;
wire \ALUResult[29]~output_o ;
wire \ALUResult[30]~output_o ;
wire \ALUResult[31]~output_o ;
wire \RD1[0]~output_o ;
wire \RD1[1]~output_o ;
wire \RD1[2]~output_o ;
wire \RD1[3]~output_o ;
wire \RD1[4]~output_o ;
wire \RD1[5]~output_o ;
wire \RD1[6]~output_o ;
wire \RD1[7]~output_o ;
wire \RD1[8]~output_o ;
wire \RD1[9]~output_o ;
wire \RD1[10]~output_o ;
wire \RD1[11]~output_o ;
wire \RD1[12]~output_o ;
wire \RD1[13]~output_o ;
wire \RD1[14]~output_o ;
wire \RD1[15]~output_o ;
wire \RD1[16]~output_o ;
wire \RD1[17]~output_o ;
wire \RD1[18]~output_o ;
wire \RD1[19]~output_o ;
wire \RD1[20]~output_o ;
wire \RD1[21]~output_o ;
wire \RD1[22]~output_o ;
wire \RD1[23]~output_o ;
wire \RD1[24]~output_o ;
wire \RD1[25]~output_o ;
wire \RD1[26]~output_o ;
wire \RD1[27]~output_o ;
wire \RD1[28]~output_o ;
wire \RD1[29]~output_o ;
wire \RD1[30]~output_o ;
wire \RD1[31]~output_o ;
wire \RD2[0]~output_o ;
wire \RD2[1]~output_o ;
wire \RD2[2]~output_o ;
wire \RD2[3]~output_o ;
wire \RD2[4]~output_o ;
wire \RD2[5]~output_o ;
wire \RD2[6]~output_o ;
wire \RD2[7]~output_o ;
wire \RD2[8]~output_o ;
wire \RD2[9]~output_o ;
wire \RD2[10]~output_o ;
wire \RD2[11]~output_o ;
wire \RD2[12]~output_o ;
wire \RD2[13]~output_o ;
wire \RD2[14]~output_o ;
wire \RD2[15]~output_o ;
wire \RD2[16]~output_o ;
wire \RD2[17]~output_o ;
wire \RD2[18]~output_o ;
wire \RD2[19]~output_o ;
wire \RD2[20]~output_o ;
wire \RD2[21]~output_o ;
wire \RD2[22]~output_o ;
wire \RD2[23]~output_o ;
wire \RD2[24]~output_o ;
wire \RD2[25]~output_o ;
wire \RD2[26]~output_o ;
wire \RD2[27]~output_o ;
wire \RD2[28]~output_o ;
wire \RD2[29]~output_o ;
wire \RD2[30]~output_o ;
wire \RD2[31]~output_o ;
wire \prode_register_file[0]~output_o ;
wire \prode_register_file[1]~output_o ;
wire \prode_register_file[2]~output_o ;
wire \prode_register_file[3]~output_o ;
wire \prode_register_file[4]~output_o ;
wire \prode_register_file[5]~output_o ;
wire \prode_register_file[6]~output_o ;
wire \prode_register_file[7]~output_o ;
wire \prode_register_file[8]~output_o ;
wire \prode_register_file[9]~output_o ;
wire \prode_register_file[10]~output_o ;
wire \prode_register_file[11]~output_o ;
wire \prode_register_file[12]~output_o ;
wire \prode_register_file[13]~output_o ;
wire \prode_register_file[14]~output_o ;
wire \prode_register_file[15]~output_o ;
wire \prode_register_file[16]~output_o ;
wire \prode_register_file[17]~output_o ;
wire \prode_register_file[18]~output_o ;
wire \prode_register_file[19]~output_o ;
wire \prode_register_file[20]~output_o ;
wire \prode_register_file[21]~output_o ;
wire \prode_register_file[22]~output_o ;
wire \prode_register_file[23]~output_o ;
wire \prode_register_file[24]~output_o ;
wire \prode_register_file[25]~output_o ;
wire \prode_register_file[26]~output_o ;
wire \prode_register_file[27]~output_o ;
wire \prode_register_file[28]~output_o ;
wire \prode_register_file[29]~output_o ;
wire \prode_register_file[30]~output_o ;
wire \prode_register_file[31]~output_o ;
wire \display_led[0]~output_o ;
wire \display_led[1]~output_o ;
wire \display_led[2]~output_o ;
wire \display_led[3]~output_o ;
wire \display_led[4]~output_o ;
wire \display_led[5]~output_o ;
wire \display_led[6]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \sw[1]~input_o ;
wire \sw[0]~input_o ;
wire \rst~input_o ;
wire \r_f|registers~33_combout ;
wire \r_f|registers[0][4]~34_combout ;
wire \r_f|registers[0][0]~q ;
wire \r_f|Mux31~0_combout ;
wire \r_f|Mux31~1_combout ;
wire \t1|Add0~0_combout ;
wire \t1|Add0~2_cout ;
wire \t1|Add0~3_combout ;
wire \inst_ex[28]~0_combout ;
wire \inst_ex[28]~0clkctrl_outclk ;
wire \r_f|registers~2_combout ;
wire \r_f|registers[0][1]~q ;
wire \r_f|Mux30~0_combout ;
wire \r_f|Mux62~0_combout ;
wire \t1|Add0~5_combout ;
wire \t1|Add0~4 ;
wire \t1|Add0~6_combout ;
wire \r_f|registers~3_combout ;
wire \r_f|registers[0][2]~feeder_combout ;
wire \r_f|registers[0][2]~q ;
wire \r_f|Mux29~0_combout ;
wire \t1|Add0~8_combout ;
wire \t1|Add0~7 ;
wire \t1|Add0~9_combout ;
wire \r_f|registers~4_combout ;
wire \r_f|registers[0][3]~q ;
wire \r_f|Mux28~0_combout ;
wire \t1|Add0~11_combout ;
wire \t1|Add0~10 ;
wire \t1|Add0~12_combout ;
wire \r_f|registers~5_combout ;
wire \r_f|registers[0][4]~q ;
wire \r_f|Mux27~0_combout ;
wire \t1|Add0~14_combout ;
wire \t1|Add0~13 ;
wire \t1|Add0~15_combout ;
wire \r_f|registers~6_combout ;
wire \r_f|registers[0][5]~q ;
wire \r_f|Mux26~0_combout ;
wire \t1|Add0~17_combout ;
wire \t1|Add0~16 ;
wire \t1|Add0~18_combout ;
wire \r_f|registers~7_combout ;
wire \r_f|registers[0][6]~q ;
wire \r_f|Mux25~0_combout ;
wire \t1|Add0~20_combout ;
wire \t1|Add0~19 ;
wire \t1|Add0~21_combout ;
wire \r_f|registers~8_combout ;
wire \r_f|registers[0][7]~q ;
wire \r_f|Mux24~0_combout ;
wire \t1|Add0~23_combout ;
wire \t1|Add0~22 ;
wire \t1|Add0~24_combout ;
wire \r_f|registers~9_combout ;
wire \r_f|registers[0][8]~q ;
wire \r_f|Mux23~0_combout ;
wire \t1|Add0~26_combout ;
wire \t1|Add0~25 ;
wire \t1|Add0~27_combout ;
wire \r_f|registers~10_combout ;
wire \r_f|registers[0][9]~feeder_combout ;
wire \r_f|registers[0][9]~q ;
wire \r_f|Mux22~0_combout ;
wire \t1|Add0~29_combout ;
wire \t1|Add0~28 ;
wire \t1|Add0~30_combout ;
wire \r_f|registers~11_combout ;
wire \r_f|registers[0][10]~q ;
wire \r_f|Mux21~0_combout ;
wire \t1|Add0~32_combout ;
wire \t1|Add0~31 ;
wire \t1|Add0~33_combout ;
wire \r_f|registers~12_combout ;
wire \r_f|registers[0][11]~q ;
wire \r_f|Mux20~0_combout ;
wire \t1|Add0~35_combout ;
wire \t1|Add0~34 ;
wire \t1|Add0~36_combout ;
wire \r_f|registers~13_combout ;
wire \r_f|registers[0][12]~q ;
wire \r_f|Mux19~0_combout ;
wire \t1|Add0~38_combout ;
wire \t1|Add0~37 ;
wire \t1|Add0~39_combout ;
wire \r_f|registers~14_combout ;
wire \r_f|registers[0][13]~q ;
wire \r_f|Mux18~0_combout ;
wire \t1|Add0~41_combout ;
wire \t1|Add0~40 ;
wire \t1|Add0~42_combout ;
wire \r_f|registers~15_combout ;
wire \r_f|registers[0][14]~feeder_combout ;
wire \r_f|registers[0][14]~q ;
wire \r_f|Mux17~0_combout ;
wire \t1|Add0~44_combout ;
wire \t1|Add0~43 ;
wire \t1|Add0~45_combout ;
wire \r_f|registers~16_combout ;
wire \r_f|registers[0][15]~q ;
wire \r_f|Mux16~0_combout ;
wire \r_f|RD1[15]~feeder_combout ;
wire \t1|Add0~47_combout ;
wire \t1|Add0~46 ;
wire \t1|Add0~48_combout ;
wire \r_f|registers~17_combout ;
wire \r_f|registers[0][16]~q ;
wire \r_f|Mux15~0_combout ;
wire \r_f|RD1[16]~feeder_combout ;
wire \t1|Add0~50_combout ;
wire \t1|Add0~49 ;
wire \t1|Add0~51_combout ;
wire \r_f|registers~18_combout ;
wire \r_f|registers[0][17]~feeder_combout ;
wire \r_f|registers[0][17]~q ;
wire \r_f|Mux14~0_combout ;
wire \t1|Add0~53_combout ;
wire \t1|Add0~52 ;
wire \t1|Add0~54_combout ;
wire \r_f|registers~19_combout ;
wire \r_f|registers[0][18]~feeder_combout ;
wire \r_f|registers[0][18]~q ;
wire \r_f|Mux13~0_combout ;
wire \t1|Add0~56_combout ;
wire \t1|Add0~55 ;
wire \t1|Add0~57_combout ;
wire \r_f|registers~20_combout ;
wire \r_f|registers[0][19]~feeder_combout ;
wire \r_f|registers[0][19]~q ;
wire \r_f|Mux12~0_combout ;
wire \t1|Add0~59_combout ;
wire \t1|Add0~58 ;
wire \t1|Add0~60_combout ;
wire \r_f|registers~21_combout ;
wire \r_f|registers[0][20]~q ;
wire \r_f|Mux11~0_combout ;
wire \r_f|RD1[20]~feeder_combout ;
wire \t1|Add0~62_combout ;
wire \t1|Add0~61 ;
wire \t1|Add0~63_combout ;
wire \r_f|registers~22_combout ;
wire \r_f|registers[0][21]~q ;
wire \r_f|Mux10~0_combout ;
wire \r_f|RD1[21]~feeder_combout ;
wire \t1|Add0~65_combout ;
wire \t1|Add0~64 ;
wire \t1|Add0~66_combout ;
wire \r_f|registers~23_combout ;
wire \r_f|registers[0][22]~q ;
wire \r_f|Mux9~0_combout ;
wire \r_f|RD1[22]~feeder_combout ;
wire \t1|Add0~68_combout ;
wire \t1|Add0~67 ;
wire \t1|Add0~69_combout ;
wire \r_f|registers~24_combout ;
wire \r_f|registers[0][23]~q ;
wire \r_f|Mux8~0_combout ;
wire \r_f|RD1[23]~feeder_combout ;
wire \t1|Add0~71_combout ;
wire \t1|Add0~70 ;
wire \t1|Add0~72_combout ;
wire \r_f|registers~25_combout ;
wire \r_f|registers[0][24]~q ;
wire \r_f|Mux7~0_combout ;
wire \t1|Add0~74_combout ;
wire \t1|Add0~73 ;
wire \t1|Add0~75_combout ;
wire \r_f|registers~26_combout ;
wire \r_f|registers[0][25]~q ;
wire \r_f|Mux6~0_combout ;
wire \t1|Add0~77_combout ;
wire \t1|Add0~76 ;
wire \t1|Add0~78_combout ;
wire \r_f|registers~27_combout ;
wire \r_f|registers[0][26]~q ;
wire \r_f|Mux5~0_combout ;
wire \t1|Add0~80_combout ;
wire \t1|Add0~79 ;
wire \t1|Add0~81_combout ;
wire \r_f|registers~28_combout ;
wire \r_f|registers[0][27]~q ;
wire \r_f|Mux4~0_combout ;
wire \r_f|RD1[27]~feeder_combout ;
wire \t1|Add0~83_combout ;
wire \t1|Add0~82 ;
wire \t1|Add0~84_combout ;
wire \r_f|registers~29_combout ;
wire \r_f|registers[0][28]~feeder_combout ;
wire \r_f|registers[0][28]~q ;
wire \r_f|Mux3~0_combout ;
wire \r_f|RD1[28]~feeder_combout ;
wire \t1|Add0~86_combout ;
wire \t1|Add0~85 ;
wire \t1|Add0~87_combout ;
wire \r_f|registers~30_combout ;
wire \r_f|registers[0][29]~q ;
wire \r_f|Mux2~0_combout ;
wire \t1|Add0~89_combout ;
wire \t1|Add0~88 ;
wire \t1|Add0~90_combout ;
wire \r_f|registers~31_combout ;
wire \r_f|registers[0][30]~feeder_combout ;
wire \r_f|registers[0][30]~q ;
wire \r_f|Mux1~0_combout ;
wire \t1|Add0~92_combout ;
wire \t1|Add0~91 ;
wire \t1|Add0~93_combout ;
wire \r_f|registers~32_combout ;
wire \r_f|registers[0][31]~q ;
wire \r_f|Mux0~0_combout ;
wire \t1|Add0~95_combout ;
wire \t1|Add0~94 ;
wire \t1|Add0~96_combout ;
wire \r_f|registers~0_combout ;
wire \r_f|registers[1][6]~1_combout ;
wire \r_f|registers[1][0]~q ;
wire \r_f|registers[1][1]~q ;
wire \r_f|registers[1][2]~q ;
wire \r_f|registers[1][3]~feeder_combout ;
wire \r_f|registers[1][3]~q ;
wire \r_f|registers[1][4]~q ;
wire \r_f|registers[1][5]~q ;
wire \r_f|registers[1][6]~feeder_combout ;
wire \r_f|registers[1][6]~q ;
wire \r_f|registers[1][7]~feeder_combout ;
wire \r_f|registers[1][7]~q ;
wire \r_f|registers[1][8]~feeder_combout ;
wire \r_f|registers[1][8]~q ;
wire \r_f|registers[1][9]~q ;
wire \r_f|registers[1][10]~q ;
wire \r_f|registers[1][11]~q ;
wire \r_f|registers[1][12]~q ;
wire \r_f|registers[1][13]~q ;
wire \r_f|registers[1][14]~q ;
wire \r_f|registers[1][15]~q ;
wire \r_f|registers[1][16]~q ;
wire \r_f|registers[1][17]~feeder_combout ;
wire \r_f|registers[1][17]~q ;
wire \r_f|registers[1][18]~feeder_combout ;
wire \r_f|registers[1][18]~q ;
wire \r_f|registers[1][19]~feeder_combout ;
wire \r_f|registers[1][19]~q ;
wire \r_f|registers[1][20]~q ;
wire \r_f|registers[1][21]~q ;
wire \r_f|registers[1][22]~q ;
wire \r_f|registers[1][23]~q ;
wire \r_f|registers[1][24]~q ;
wire \r_f|registers[1][25]~q ;
wire \r_f|registers[1][26]~q ;
wire \r_f|registers[1][27]~feeder_combout ;
wire \r_f|registers[1][27]~q ;
wire \r_f|registers[1][28]~feeder_combout ;
wire \r_f|registers[1][28]~q ;
wire \r_f|registers[1][29]~q ;
wire \r_f|registers[1][30]~q ;
wire \r_f|registers[1][31]~q ;
wire [31:0] \r_f|RD1 ;
wire [31:0] \r_f|RD2 ;
wire [31:0] \t1|ALUResult ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \ALUResult[0]~output (
	.i(\t1|ALUResult [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[0]~output .bus_hold = "false";
defparam \ALUResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \ALUResult[1]~output (
	.i(\t1|ALUResult [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[1]~output .bus_hold = "false";
defparam \ALUResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \ALUResult[2]~output (
	.i(\t1|ALUResult [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[2]~output .bus_hold = "false";
defparam \ALUResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \ALUResult[3]~output (
	.i(\t1|ALUResult [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[3]~output .bus_hold = "false";
defparam \ALUResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \ALUResult[4]~output (
	.i(\t1|ALUResult [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[4]~output .bus_hold = "false";
defparam \ALUResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \ALUResult[5]~output (
	.i(\t1|ALUResult [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[5]~output .bus_hold = "false";
defparam \ALUResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ALUResult[6]~output (
	.i(\t1|ALUResult [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[6]~output .bus_hold = "false";
defparam \ALUResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \ALUResult[7]~output (
	.i(\t1|ALUResult [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[7]~output .bus_hold = "false";
defparam \ALUResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \ALUResult[8]~output (
	.i(\t1|ALUResult [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[8]~output .bus_hold = "false";
defparam \ALUResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \ALUResult[9]~output (
	.i(\t1|ALUResult [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[9]~output .bus_hold = "false";
defparam \ALUResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \ALUResult[10]~output (
	.i(\t1|ALUResult [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[10]~output .bus_hold = "false";
defparam \ALUResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \ALUResult[11]~output (
	.i(\t1|ALUResult [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[11]~output .bus_hold = "false";
defparam \ALUResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \ALUResult[12]~output (
	.i(\t1|ALUResult [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[12]~output .bus_hold = "false";
defparam \ALUResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \ALUResult[13]~output (
	.i(\t1|ALUResult [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[13]~output .bus_hold = "false";
defparam \ALUResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \ALUResult[14]~output (
	.i(\t1|ALUResult [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[14]~output .bus_hold = "false";
defparam \ALUResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \ALUResult[15]~output (
	.i(\t1|ALUResult [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[15]~output .bus_hold = "false";
defparam \ALUResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \ALUResult[16]~output (
	.i(\t1|ALUResult [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[16]~output .bus_hold = "false";
defparam \ALUResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \ALUResult[17]~output (
	.i(\t1|ALUResult [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[17]~output .bus_hold = "false";
defparam \ALUResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \ALUResult[18]~output (
	.i(\t1|ALUResult [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[18]~output .bus_hold = "false";
defparam \ALUResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \ALUResult[19]~output (
	.i(\t1|ALUResult [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[19]~output .bus_hold = "false";
defparam \ALUResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ALUResult[20]~output (
	.i(\t1|ALUResult [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[20]~output .bus_hold = "false";
defparam \ALUResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \ALUResult[21]~output (
	.i(\t1|ALUResult [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[21]~output .bus_hold = "false";
defparam \ALUResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \ALUResult[22]~output (
	.i(\t1|ALUResult [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[22]~output .bus_hold = "false";
defparam \ALUResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \ALUResult[23]~output (
	.i(\t1|ALUResult [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[23]~output .bus_hold = "false";
defparam \ALUResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \ALUResult[24]~output (
	.i(\t1|ALUResult [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[24]~output .bus_hold = "false";
defparam \ALUResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \ALUResult[25]~output (
	.i(\t1|ALUResult [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[25]~output .bus_hold = "false";
defparam \ALUResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ALUResult[26]~output (
	.i(\t1|ALUResult [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[26]~output .bus_hold = "false";
defparam \ALUResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \ALUResult[27]~output (
	.i(\t1|ALUResult [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[27]~output .bus_hold = "false";
defparam \ALUResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \ALUResult[28]~output (
	.i(\t1|ALUResult [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[28]~output .bus_hold = "false";
defparam \ALUResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \ALUResult[29]~output (
	.i(\t1|ALUResult [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[29]~output .bus_hold = "false";
defparam \ALUResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \ALUResult[30]~output (
	.i(\t1|ALUResult [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[30]~output .bus_hold = "false";
defparam \ALUResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ALUResult[31]~output (
	.i(\t1|ALUResult [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ALUResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ALUResult[31]~output .bus_hold = "false";
defparam \ALUResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \RD1[0]~output (
	.i(\r_f|RD1 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[0]~output .bus_hold = "false";
defparam \RD1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \RD1[1]~output (
	.i(\r_f|RD1 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[1]~output .bus_hold = "false";
defparam \RD1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \RD1[2]~output (
	.i(\r_f|RD1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[2]~output .bus_hold = "false";
defparam \RD1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \RD1[3]~output (
	.i(\r_f|RD1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[3]~output .bus_hold = "false";
defparam \RD1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \RD1[4]~output (
	.i(\r_f|RD1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[4]~output .bus_hold = "false";
defparam \RD1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \RD1[5]~output (
	.i(\r_f|RD1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[5]~output .bus_hold = "false";
defparam \RD1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \RD1[6]~output (
	.i(\r_f|RD1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[6]~output .bus_hold = "false";
defparam \RD1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \RD1[7]~output (
	.i(\r_f|RD1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[7]~output .bus_hold = "false";
defparam \RD1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \RD1[8]~output (
	.i(\r_f|RD1 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[8]~output .bus_hold = "false";
defparam \RD1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \RD1[9]~output (
	.i(\r_f|RD1 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[9]~output .bus_hold = "false";
defparam \RD1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N23
cycloneive_io_obuf \RD1[10]~output (
	.i(\r_f|RD1 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[10]~output .bus_hold = "false";
defparam \RD1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N2
cycloneive_io_obuf \RD1[11]~output (
	.i(\r_f|RD1 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[11]~output .bus_hold = "false";
defparam \RD1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \RD1[12]~output (
	.i(\r_f|RD1 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[12]~output .bus_hold = "false";
defparam \RD1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \RD1[13]~output (
	.i(\r_f|RD1 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[13]~output .bus_hold = "false";
defparam \RD1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \RD1[14]~output (
	.i(\r_f|RD1 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[14]~output .bus_hold = "false";
defparam \RD1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \RD1[15]~output (
	.i(\r_f|RD1 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[15]~output .bus_hold = "false";
defparam \RD1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \RD1[16]~output (
	.i(\r_f|RD1 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[16]~output .bus_hold = "false";
defparam \RD1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \RD1[17]~output (
	.i(\r_f|RD1 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[17]~output .bus_hold = "false";
defparam \RD1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \RD1[18]~output (
	.i(\r_f|RD1 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[18]~output .bus_hold = "false";
defparam \RD1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \RD1[19]~output (
	.i(\r_f|RD1 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[19]~output .bus_hold = "false";
defparam \RD1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \RD1[20]~output (
	.i(\r_f|RD1 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[20]~output .bus_hold = "false";
defparam \RD1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \RD1[21]~output (
	.i(\r_f|RD1 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[21]~output .bus_hold = "false";
defparam \RD1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \RD1[22]~output (
	.i(\r_f|RD1 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[22]~output .bus_hold = "false";
defparam \RD1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \RD1[23]~output (
	.i(\r_f|RD1 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[23]~output .bus_hold = "false";
defparam \RD1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \RD1[24]~output (
	.i(\r_f|RD1 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[24]~output .bus_hold = "false";
defparam \RD1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \RD1[25]~output (
	.i(\r_f|RD1 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[25]~output .bus_hold = "false";
defparam \RD1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \RD1[26]~output (
	.i(\r_f|RD1 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[26]~output .bus_hold = "false";
defparam \RD1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \RD1[27]~output (
	.i(\r_f|RD1 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[27]~output .bus_hold = "false";
defparam \RD1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \RD1[28]~output (
	.i(\r_f|RD1 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[28]~output .bus_hold = "false";
defparam \RD1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \RD1[29]~output (
	.i(\r_f|RD1 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[29]~output .bus_hold = "false";
defparam \RD1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \RD1[30]~output (
	.i(\r_f|RD1 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[30]~output .bus_hold = "false";
defparam \RD1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \RD1[31]~output (
	.i(\r_f|RD1 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD1[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD1[31]~output .bus_hold = "false";
defparam \RD1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \RD2[0]~output (
	.i(\r_f|RD2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[0]~output .bus_hold = "false";
defparam \RD2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \RD2[1]~output (
	.i(\r_f|RD2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[1]~output .bus_hold = "false";
defparam \RD2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \RD2[2]~output (
	.i(\r_f|RD1 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[2]~output .bus_hold = "false";
defparam \RD2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \RD2[3]~output (
	.i(\r_f|RD1 [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[3]~output .bus_hold = "false";
defparam \RD2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \RD2[4]~output (
	.i(\r_f|RD1 [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[4]~output .bus_hold = "false";
defparam \RD2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \RD2[5]~output (
	.i(\r_f|RD1 [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[5]~output .bus_hold = "false";
defparam \RD2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N9
cycloneive_io_obuf \RD2[6]~output (
	.i(\r_f|RD1 [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[6]~output .bus_hold = "false";
defparam \RD2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \RD2[7]~output (
	.i(\r_f|RD1 [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[7]~output .bus_hold = "false";
defparam \RD2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \RD2[8]~output (
	.i(\r_f|RD1 [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[8]~output .bus_hold = "false";
defparam \RD2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \RD2[9]~output (
	.i(\r_f|RD1 [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[9]~output .bus_hold = "false";
defparam \RD2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N16
cycloneive_io_obuf \RD2[10]~output (
	.i(\r_f|RD1 [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[10]~output .bus_hold = "false";
defparam \RD2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \RD2[11]~output (
	.i(\r_f|RD1 [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[11]~output .bus_hold = "false";
defparam \RD2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \RD2[12]~output (
	.i(\r_f|RD1 [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[12]~output .bus_hold = "false";
defparam \RD2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \RD2[13]~output (
	.i(\r_f|RD1 [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[13]~output .bus_hold = "false";
defparam \RD2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \RD2[14]~output (
	.i(\r_f|RD1 [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[14]~output .bus_hold = "false";
defparam \RD2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \RD2[15]~output (
	.i(\r_f|RD1 [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[15]~output .bus_hold = "false";
defparam \RD2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \RD2[16]~output (
	.i(\r_f|RD1 [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[16]~output .bus_hold = "false";
defparam \RD2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \RD2[17]~output (
	.i(\r_f|RD1 [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[17]~output .bus_hold = "false";
defparam \RD2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \RD2[18]~output (
	.i(\r_f|RD1 [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[18]~output .bus_hold = "false";
defparam \RD2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \RD2[19]~output (
	.i(\r_f|RD1 [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[19]~output .bus_hold = "false";
defparam \RD2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \RD2[20]~output (
	.i(\r_f|RD1 [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[20]~output .bus_hold = "false";
defparam \RD2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \RD2[21]~output (
	.i(\r_f|RD1 [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[21]~output .bus_hold = "false";
defparam \RD2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N23
cycloneive_io_obuf \RD2[22]~output (
	.i(\r_f|RD1 [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[22]~output .bus_hold = "false";
defparam \RD2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \RD2[23]~output (
	.i(\r_f|RD1 [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[23]~output .bus_hold = "false";
defparam \RD2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \RD2[24]~output (
	.i(\r_f|RD1 [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[24]~output .bus_hold = "false";
defparam \RD2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \RD2[25]~output (
	.i(\r_f|RD1 [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[25]~output .bus_hold = "false";
defparam \RD2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \RD2[26]~output (
	.i(\r_f|RD1 [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[26]~output .bus_hold = "false";
defparam \RD2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \RD2[27]~output (
	.i(\r_f|RD1 [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[27]~output .bus_hold = "false";
defparam \RD2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \RD2[28]~output (
	.i(\r_f|RD1 [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[28]~output .bus_hold = "false";
defparam \RD2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \RD2[29]~output (
	.i(\r_f|RD1 [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[29]~output .bus_hold = "false";
defparam \RD2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \RD2[30]~output (
	.i(\r_f|RD1 [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[30]~output .bus_hold = "false";
defparam \RD2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \RD2[31]~output (
	.i(\r_f|RD1 [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RD2[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \RD2[31]~output .bus_hold = "false";
defparam \RD2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \prode_register_file[0]~output (
	.i(\r_f|registers[1][0]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[0]~output .bus_hold = "false";
defparam \prode_register_file[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \prode_register_file[1]~output (
	.i(\r_f|registers[1][1]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[1]~output .bus_hold = "false";
defparam \prode_register_file[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \prode_register_file[2]~output (
	.i(\r_f|registers[1][2]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[2]~output .bus_hold = "false";
defparam \prode_register_file[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \prode_register_file[3]~output (
	.i(\r_f|registers[1][3]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[3]~output .bus_hold = "false";
defparam \prode_register_file[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \prode_register_file[4]~output (
	.i(\r_f|registers[1][4]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[4]~output .bus_hold = "false";
defparam \prode_register_file[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \prode_register_file[5]~output (
	.i(\r_f|registers[1][5]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[5]~output .bus_hold = "false";
defparam \prode_register_file[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \prode_register_file[6]~output (
	.i(\r_f|registers[1][6]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[6]~output .bus_hold = "false";
defparam \prode_register_file[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \prode_register_file[7]~output (
	.i(\r_f|registers[1][7]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[7]~output .bus_hold = "false";
defparam \prode_register_file[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \prode_register_file[8]~output (
	.i(\r_f|registers[1][8]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[8]~output .bus_hold = "false";
defparam \prode_register_file[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \prode_register_file[9]~output (
	.i(\r_f|registers[1][9]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[9]~output .bus_hold = "false";
defparam \prode_register_file[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \prode_register_file[10]~output (
	.i(\r_f|registers[1][10]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[10]~output .bus_hold = "false";
defparam \prode_register_file[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \prode_register_file[11]~output (
	.i(\r_f|registers[1][11]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[11]~output .bus_hold = "false";
defparam \prode_register_file[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \prode_register_file[12]~output (
	.i(\r_f|registers[1][12]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[12]~output .bus_hold = "false";
defparam \prode_register_file[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \prode_register_file[13]~output (
	.i(\r_f|registers[1][13]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[13]~output .bus_hold = "false";
defparam \prode_register_file[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \prode_register_file[14]~output (
	.i(\r_f|registers[1][14]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[14]~output .bus_hold = "false";
defparam \prode_register_file[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \prode_register_file[15]~output (
	.i(\r_f|registers[1][15]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[15]~output .bus_hold = "false";
defparam \prode_register_file[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \prode_register_file[16]~output (
	.i(\r_f|registers[1][16]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[16]~output .bus_hold = "false";
defparam \prode_register_file[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \prode_register_file[17]~output (
	.i(\r_f|registers[1][17]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[17]~output .bus_hold = "false";
defparam \prode_register_file[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \prode_register_file[18]~output (
	.i(\r_f|registers[1][18]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[18]~output .bus_hold = "false";
defparam \prode_register_file[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \prode_register_file[19]~output (
	.i(\r_f|registers[1][19]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[19]~output .bus_hold = "false";
defparam \prode_register_file[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \prode_register_file[20]~output (
	.i(\r_f|registers[1][20]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[20]~output .bus_hold = "false";
defparam \prode_register_file[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \prode_register_file[21]~output (
	.i(\r_f|registers[1][21]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[21]~output .bus_hold = "false";
defparam \prode_register_file[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \prode_register_file[22]~output (
	.i(\r_f|registers[1][22]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[22]~output .bus_hold = "false";
defparam \prode_register_file[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \prode_register_file[23]~output (
	.i(\r_f|registers[1][23]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[23]~output .bus_hold = "false";
defparam \prode_register_file[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \prode_register_file[24]~output (
	.i(\r_f|registers[1][24]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[24]~output .bus_hold = "false";
defparam \prode_register_file[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \prode_register_file[25]~output (
	.i(\r_f|registers[1][25]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[25]~output .bus_hold = "false";
defparam \prode_register_file[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \prode_register_file[26]~output (
	.i(\r_f|registers[1][26]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[26]~output .bus_hold = "false";
defparam \prode_register_file[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \prode_register_file[27]~output (
	.i(\r_f|registers[1][27]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[27]~output .bus_hold = "false";
defparam \prode_register_file[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \prode_register_file[28]~output (
	.i(\r_f|registers[1][28]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[28]~output .bus_hold = "false";
defparam \prode_register_file[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \prode_register_file[29]~output (
	.i(\r_f|registers[1][29]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[29]~output .bus_hold = "false";
defparam \prode_register_file[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \prode_register_file[30]~output (
	.i(\r_f|registers[1][30]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[30]~output .bus_hold = "false";
defparam \prode_register_file[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \prode_register_file[31]~output (
	.i(\r_f|registers[1][31]~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\prode_register_file[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \prode_register_file[31]~output .bus_hold = "false";
defparam \prode_register_file[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \display_led[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[0]~output .bus_hold = "false";
defparam \display_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \display_led[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[1]~output .bus_hold = "false";
defparam \display_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \display_led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[2]~output .bus_hold = "false";
defparam \display_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \display_led[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[3]~output .bus_hold = "false";
defparam \display_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \display_led[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[4]~output .bus_hold = "false";
defparam \display_led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \display_led[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[5]~output .bus_hold = "false";
defparam \display_led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y14_N2
cycloneive_io_obuf \display_led[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display_led[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display_led[6]~output .bus_hold = "false";
defparam \display_led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N2
cycloneive_lcell_comb \r_f|registers~33 (
// Equation(s):
// \r_f|registers~33_combout  = (\rst~input_o  & \t1|ALUResult [0])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [0]),
	.cin(gnd),
	.combout(\r_f|registers~33_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~33 .lut_mask = 16'hCC00;
defparam \r_f|registers~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N8
cycloneive_lcell_comb \r_f|registers[0][4]~34 (
// Equation(s):
// \r_f|registers[0][4]~34_combout  = (\sw[1]~input_o  $ (!\sw[0]~input_o )) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\r_f|registers[0][4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][4]~34 .lut_mask = 16'hC3FF;
defparam \r_f|registers[0][4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N3
dffeas \r_f|registers[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][0] .is_wysiwyg = "true";
defparam \r_f|registers[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N0
cycloneive_lcell_comb \r_f|Mux31~0 (
// Equation(s):
// \r_f|Mux31~0_combout  = (\sw[1]~input_o  & (\sw[0]~input_o  & \r_f|registers[0][0]~q )) # (!\sw[1]~input_o  & ((\sw[0]~input_o ) # (\r_f|registers[0][0]~q )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][0]~q ),
	.cin(gnd),
	.combout(\r_f|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux31~0 .lut_mask = 16'hDD44;
defparam \r_f|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N9
dffeas \r_f|RD1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux31~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[0] .is_wysiwyg = "true";
defparam \r_f|RD1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N10
cycloneive_lcell_comb \r_f|Mux31~1 (
// Equation(s):
// \r_f|Mux31~1_combout  = (\r_f|registers[0][0]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][0]~q ),
	.cin(gnd),
	.combout(\r_f|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux31~1 .lut_mask = 16'h9900;
defparam \r_f|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N7
dffeas \r_f|RD2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux31~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD2[0] .is_wysiwyg = "true";
defparam \r_f|RD2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N14
cycloneive_lcell_comb \t1|Add0~0 (
// Equation(s):
// \t1|Add0~0_combout  = \r_f|RD2 [0] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD2 [0]),
	.cin(gnd),
	.combout(\t1|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~0 .lut_mask = 16'hBB44;
defparam \t1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N16
cycloneive_lcell_comb \t1|Add0~2 (
// Equation(s):
// \t1|Add0~2_cout  = CARRY((\sw[1]~input_o  & !\sw[0]~input_o ))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\t1|Add0~2_cout ));
// synopsys translate_off
defparam \t1|Add0~2 .lut_mask = 16'h0022;
defparam \t1|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N18
cycloneive_lcell_comb \t1|Add0~3 (
// Equation(s):
// \t1|Add0~3_combout  = (\r_f|RD1 [0] & ((\t1|Add0~0_combout  & (\t1|Add0~2_cout  & VCC)) # (!\t1|Add0~0_combout  & (!\t1|Add0~2_cout )))) # (!\r_f|RD1 [0] & ((\t1|Add0~0_combout  & (!\t1|Add0~2_cout )) # (!\t1|Add0~0_combout  & ((\t1|Add0~2_cout ) # 
// (GND)))))
// \t1|Add0~4  = CARRY((\r_f|RD1 [0] & (!\t1|Add0~0_combout  & !\t1|Add0~2_cout )) # (!\r_f|RD1 [0] & ((!\t1|Add0~2_cout ) # (!\t1|Add0~0_combout ))))

	.dataa(\r_f|RD1 [0]),
	.datab(\t1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~2_cout ),
	.combout(\t1|Add0~3_combout ),
	.cout(\t1|Add0~4 ));
// synopsys translate_off
defparam \t1|Add0~3 .lut_mask = 16'h9617;
defparam \t1|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N2
cycloneive_lcell_comb \inst_ex[28]~0 (
// Equation(s):
// \inst_ex[28]~0_combout  = \sw[1]~input_o  $ (\sw[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sw[1]~input_o ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\inst_ex[28]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst_ex[28]~0 .lut_mask = 16'h0FF0;
defparam \inst_ex[28]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneive_clkctrl \inst_ex[28]~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\inst_ex[28]~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst_ex[28]~0clkctrl_outclk ));
// synopsys translate_off
defparam \inst_ex[28]~0clkctrl .clock_type = "global clock";
defparam \inst_ex[28]~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N2
cycloneive_lcell_comb \t1|ALUResult[0] (
// Equation(s):
// \t1|ALUResult [0] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~3_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [0])))

	.dataa(\t1|Add0~3_combout ),
	.datab(gnd),
	.datac(\t1|ALUResult [0]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [0]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[0] .lut_mask = 16'hAAF0;
defparam \t1|ALUResult[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N28
cycloneive_lcell_comb \r_f|registers~2 (
// Equation(s):
// \r_f|registers~2_combout  = (\rst~input_o  & \t1|ALUResult [1])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [1]),
	.cin(gnd),
	.combout(\r_f|registers~2_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~2 .lut_mask = 16'hCC00;
defparam \r_f|registers~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y69_N25
dffeas \r_f|registers[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][1] .is_wysiwyg = "true";
defparam \r_f|registers[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N30
cycloneive_lcell_comb \r_f|Mux30~0 (
// Equation(s):
// \r_f|Mux30~0_combout  = (\sw[1]~input_o  & ((\r_f|registers[0][1]~q ) # (!\sw[0]~input_o ))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & \r_f|registers[0][1]~q ))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][1]~q ),
	.cin(gnd),
	.combout(\r_f|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux30~0 .lut_mask = 16'hAF0A;
defparam \r_f|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N11
dffeas \r_f|RD1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[1] .is_wysiwyg = "true";
defparam \r_f|RD1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N22
cycloneive_lcell_comb \r_f|Mux62~0 (
// Equation(s):
// \r_f|Mux62~0_combout  = (\r_f|registers[0][1]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][1]~q ),
	.cin(gnd),
	.combout(\r_f|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux62~0 .lut_mask = 16'h9900;
defparam \r_f|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N5
dffeas \r_f|RD2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux62~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD2[1] .is_wysiwyg = "true";
defparam \r_f|RD2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N4
cycloneive_lcell_comb \t1|Add0~5 (
// Equation(s):
// \t1|Add0~5_combout  = \r_f|RD2 [1] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD2 [1]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~5 .lut_mask = 16'hC3F0;
defparam \t1|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N20
cycloneive_lcell_comb \t1|Add0~6 (
// Equation(s):
// \t1|Add0~6_combout  = ((\r_f|RD1 [1] $ (\t1|Add0~5_combout  $ (!\t1|Add0~4 )))) # (GND)
// \t1|Add0~7  = CARRY((\r_f|RD1 [1] & ((\t1|Add0~5_combout ) # (!\t1|Add0~4 ))) # (!\r_f|RD1 [1] & (\t1|Add0~5_combout  & !\t1|Add0~4 )))

	.dataa(\r_f|RD1 [1]),
	.datab(\t1|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~4 ),
	.combout(\t1|Add0~6_combout ),
	.cout(\t1|Add0~7 ));
// synopsys translate_off
defparam \t1|Add0~6 .lut_mask = 16'h698E;
defparam \t1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N18
cycloneive_lcell_comb \t1|ALUResult[1] (
// Equation(s):
// \t1|ALUResult [1] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~6_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [1]))

	.dataa(gnd),
	.datab(\t1|ALUResult [1]),
	.datac(\t1|Add0~6_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [1]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[1] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N30
cycloneive_lcell_comb \r_f|registers~3 (
// Equation(s):
// \r_f|registers~3_combout  = (\rst~input_o  & \t1|ALUResult [2])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [2]),
	.cin(gnd),
	.combout(\r_f|registers~3_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~3 .lut_mask = 16'hAA00;
defparam \r_f|registers~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N18
cycloneive_lcell_comb \r_f|registers[0][2]~feeder (
// Equation(s):
// \r_f|registers[0][2]~feeder_combout  = \r_f|registers~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~3_combout ),
	.cin(gnd),
	.combout(\r_f|registers[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][2]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N19
dffeas \r_f|registers[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][2] .is_wysiwyg = "true";
defparam \r_f|registers[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N4
cycloneive_lcell_comb \r_f|Mux29~0 (
// Equation(s):
// \r_f|Mux29~0_combout  = (\sw[0]~input_o  & ((\r_f|registers[0][2]~q ) # (!\sw[1]~input_o ))) # (!\sw[0]~input_o  & (!\sw[1]~input_o  & \r_f|registers[0][2]~q ))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][2]~q ),
	.cin(gnd),
	.combout(\r_f|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux29~0 .lut_mask = 16'hBB22;
defparam \r_f|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N13
dffeas \r_f|RD1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[2] .is_wysiwyg = "true";
defparam \r_f|RD1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N8
cycloneive_lcell_comb \t1|Add0~8 (
// Equation(s):
// \t1|Add0~8_combout  = \r_f|RD1 [2] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [2]),
	.cin(gnd),
	.combout(\t1|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~8 .lut_mask = 16'hDD22;
defparam \t1|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N22
cycloneive_lcell_comb \t1|Add0~9 (
// Equation(s):
// \t1|Add0~9_combout  = (\r_f|RD1 [2] & ((\t1|Add0~8_combout  & (\t1|Add0~7  & VCC)) # (!\t1|Add0~8_combout  & (!\t1|Add0~7 )))) # (!\r_f|RD1 [2] & ((\t1|Add0~8_combout  & (!\t1|Add0~7 )) # (!\t1|Add0~8_combout  & ((\t1|Add0~7 ) # (GND)))))
// \t1|Add0~10  = CARRY((\r_f|RD1 [2] & (!\t1|Add0~8_combout  & !\t1|Add0~7 )) # (!\r_f|RD1 [2] & ((!\t1|Add0~7 ) # (!\t1|Add0~8_combout ))))

	.dataa(\r_f|RD1 [2]),
	.datab(\t1|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~7 ),
	.combout(\t1|Add0~9_combout ),
	.cout(\t1|Add0~10 ));
// synopsys translate_off
defparam \t1|Add0~9 .lut_mask = 16'h9617;
defparam \t1|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N28
cycloneive_lcell_comb \t1|ALUResult[2] (
// Equation(s):
// \t1|ALUResult [2] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~9_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [2]))

	.dataa(gnd),
	.datab(\t1|ALUResult [2]),
	.datac(\t1|Add0~9_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [2]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[2] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N24
cycloneive_lcell_comb \r_f|registers~4 (
// Equation(s):
// \r_f|registers~4_combout  = (\rst~input_o  & \t1|ALUResult [3])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [3]),
	.cin(gnd),
	.combout(\r_f|registers~4_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~4 .lut_mask = 16'hAA00;
defparam \r_f|registers~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N25
dffeas \r_f|registers[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][3] .is_wysiwyg = "true";
defparam \r_f|registers[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N26
cycloneive_lcell_comb \r_f|Mux28~0 (
// Equation(s):
// \r_f|Mux28~0_combout  = (\sw[1]~input_o  & ((\r_f|registers[0][3]~q ) # (!\sw[0]~input_o ))) # (!\sw[1]~input_o  & (!\sw[0]~input_o  & \r_f|registers[0][3]~q ))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][3]~q ),
	.cin(gnd),
	.combout(\r_f|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux28~0 .lut_mask = 16'hCF0C;
defparam \r_f|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N21
dffeas \r_f|RD1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[3] .is_wysiwyg = "true";
defparam \r_f|RD1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N20
cycloneive_lcell_comb \t1|Add0~11 (
// Equation(s):
// \t1|Add0~11_combout  = \r_f|RD1 [3] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD1 [3]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~11 .lut_mask = 16'hC3F0;
defparam \t1|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N24
cycloneive_lcell_comb \t1|Add0~12 (
// Equation(s):
// \t1|Add0~12_combout  = ((\r_f|RD1 [3] $ (\t1|Add0~11_combout  $ (!\t1|Add0~10 )))) # (GND)
// \t1|Add0~13  = CARRY((\r_f|RD1 [3] & ((\t1|Add0~11_combout ) # (!\t1|Add0~10 ))) # (!\r_f|RD1 [3] & (\t1|Add0~11_combout  & !\t1|Add0~10 )))

	.dataa(\r_f|RD1 [3]),
	.datab(\t1|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~10 ),
	.combout(\t1|Add0~12_combout ),
	.cout(\t1|Add0~13 ));
// synopsys translate_off
defparam \t1|Add0~12 .lut_mask = 16'h698E;
defparam \t1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N12
cycloneive_lcell_comb \t1|ALUResult[3] (
// Equation(s):
// \t1|ALUResult [3] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~12_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [3]))

	.dataa(\t1|ALUResult [3]),
	.datab(\t1|Add0~12_combout ),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [3]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[3] .lut_mask = 16'hCCAA;
defparam \t1|ALUResult[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N8
cycloneive_lcell_comb \r_f|registers~5 (
// Equation(s):
// \r_f|registers~5_combout  = (\rst~input_o  & \t1|ALUResult [4])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [4]),
	.cin(gnd),
	.combout(\r_f|registers~5_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~5 .lut_mask = 16'hAA00;
defparam \r_f|registers~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N17
dffeas \r_f|registers[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][4] .is_wysiwyg = "true";
defparam \r_f|registers[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N22
cycloneive_lcell_comb \r_f|Mux27~0 (
// Equation(s):
// \r_f|Mux27~0_combout  = (\r_f|registers[0][4]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][4]~q ),
	.cin(gnd),
	.combout(\r_f|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux27~0 .lut_mask = 16'h9900;
defparam \r_f|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N15
dffeas \r_f|RD1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[4] .is_wysiwyg = "true";
defparam \r_f|RD1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N12
cycloneive_lcell_comb \t1|Add0~14 (
// Equation(s):
// \t1|Add0~14_combout  = \r_f|RD1 [4] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\r_f|RD1 [4]),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~14 .lut_mask = 16'hCC66;
defparam \t1|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N26
cycloneive_lcell_comb \t1|Add0~15 (
// Equation(s):
// \t1|Add0~15_combout  = (\r_f|RD1 [4] & ((\t1|Add0~14_combout  & (\t1|Add0~13  & VCC)) # (!\t1|Add0~14_combout  & (!\t1|Add0~13 )))) # (!\r_f|RD1 [4] & ((\t1|Add0~14_combout  & (!\t1|Add0~13 )) # (!\t1|Add0~14_combout  & ((\t1|Add0~13 ) # (GND)))))
// \t1|Add0~16  = CARRY((\r_f|RD1 [4] & (!\t1|Add0~14_combout  & !\t1|Add0~13 )) # (!\r_f|RD1 [4] & ((!\t1|Add0~13 ) # (!\t1|Add0~14_combout ))))

	.dataa(\r_f|RD1 [4]),
	.datab(\t1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~13 ),
	.combout(\t1|Add0~15_combout ),
	.cout(\t1|Add0~16 ));
// synopsys translate_off
defparam \t1|Add0~15 .lut_mask = 16'h9617;
defparam \t1|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N2
cycloneive_lcell_comb \t1|ALUResult[4] (
// Equation(s):
// \t1|ALUResult [4] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~15_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [4]))

	.dataa(gnd),
	.datab(\t1|ALUResult [4]),
	.datac(\t1|Add0~15_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [4]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[4] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N12
cycloneive_lcell_comb \r_f|registers~6 (
// Equation(s):
// \r_f|registers~6_combout  = (\rst~input_o  & \t1|ALUResult [5])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [5]),
	.cin(gnd),
	.combout(\r_f|registers~6_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~6 .lut_mask = 16'hAA00;
defparam \r_f|registers~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N11
dffeas \r_f|registers[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][5] .is_wysiwyg = "true";
defparam \r_f|registers[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N24
cycloneive_lcell_comb \r_f|Mux26~0 (
// Equation(s):
// \r_f|Mux26~0_combout  = (\r_f|registers[0][5]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][5]~q ),
	.cin(gnd),
	.combout(\r_f|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux26~0 .lut_mask = 16'h9900;
defparam \r_f|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y71_N1
dffeas \r_f|RD1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[5] .is_wysiwyg = "true";
defparam \r_f|RD1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N6
cycloneive_lcell_comb \t1|Add0~17 (
// Equation(s):
// \t1|Add0~17_combout  = \r_f|RD1 [5] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [5]),
	.cin(gnd),
	.combout(\t1|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~17 .lut_mask = 16'hDD22;
defparam \t1|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N28
cycloneive_lcell_comb \t1|Add0~18 (
// Equation(s):
// \t1|Add0~18_combout  = ((\t1|Add0~17_combout  $ (\r_f|RD1 [5] $ (!\t1|Add0~16 )))) # (GND)
// \t1|Add0~19  = CARRY((\t1|Add0~17_combout  & ((\r_f|RD1 [5]) # (!\t1|Add0~16 ))) # (!\t1|Add0~17_combout  & (\r_f|RD1 [5] & !\t1|Add0~16 )))

	.dataa(\t1|Add0~17_combout ),
	.datab(\r_f|RD1 [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~16 ),
	.combout(\t1|Add0~18_combout ),
	.cout(\t1|Add0~19 ));
// synopsys translate_off
defparam \t1|Add0~18 .lut_mask = 16'h698E;
defparam \t1|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N0
cycloneive_lcell_comb \t1|ALUResult[5] (
// Equation(s):
// \t1|ALUResult [5] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~18_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [5]))

	.dataa(gnd),
	.datab(\t1|ALUResult [5]),
	.datac(\t1|Add0~18_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [5]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[5] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N16
cycloneive_lcell_comb \r_f|registers~7 (
// Equation(s):
// \r_f|registers~7_combout  = (\rst~input_o  & \t1|ALUResult [6])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [6]),
	.cin(gnd),
	.combout(\r_f|registers~7_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~7 .lut_mask = 16'hAA00;
defparam \r_f|registers~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N17
dffeas \r_f|registers[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][6] .is_wysiwyg = "true";
defparam \r_f|registers[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N22
cycloneive_lcell_comb \r_f|Mux25~0 (
// Equation(s):
// \r_f|Mux25~0_combout  = (\r_f|registers[0][6]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][6]~q ),
	.cin(gnd),
	.combout(\r_f|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux25~0 .lut_mask = 16'hC300;
defparam \r_f|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N31
dffeas \r_f|RD1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[6] .is_wysiwyg = "true";
defparam \r_f|RD1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N30
cycloneive_lcell_comb \t1|Add0~20 (
// Equation(s):
// \t1|Add0~20_combout  = \r_f|RD1 [6] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD1 [6]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~20 .lut_mask = 16'hC3F0;
defparam \t1|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y71_N30
cycloneive_lcell_comb \t1|Add0~21 (
// Equation(s):
// \t1|Add0~21_combout  = (\t1|Add0~20_combout  & ((\r_f|RD1 [6] & (\t1|Add0~19  & VCC)) # (!\r_f|RD1 [6] & (!\t1|Add0~19 )))) # (!\t1|Add0~20_combout  & ((\r_f|RD1 [6] & (!\t1|Add0~19 )) # (!\r_f|RD1 [6] & ((\t1|Add0~19 ) # (GND)))))
// \t1|Add0~22  = CARRY((\t1|Add0~20_combout  & (!\r_f|RD1 [6] & !\t1|Add0~19 )) # (!\t1|Add0~20_combout  & ((!\t1|Add0~19 ) # (!\r_f|RD1 [6]))))

	.dataa(\t1|Add0~20_combout ),
	.datab(\r_f|RD1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~19 ),
	.combout(\t1|Add0~21_combout ),
	.cout(\t1|Add0~22 ));
// synopsys translate_off
defparam \t1|Add0~21 .lut_mask = 16'h9617;
defparam \t1|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N6
cycloneive_lcell_comb \t1|ALUResult[6] (
// Equation(s):
// \t1|ALUResult [6] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~21_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [6]))

	.dataa(\t1|ALUResult [6]),
	.datab(gnd),
	.datac(\t1|Add0~21_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [6]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[6] .lut_mask = 16'hF0AA;
defparam \t1|ALUResult[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N4
cycloneive_lcell_comb \r_f|registers~8 (
// Equation(s):
// \r_f|registers~8_combout  = (\rst~input_o  & \t1|ALUResult [7])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [7]),
	.cin(gnd),
	.combout(\r_f|registers~8_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~8 .lut_mask = 16'hAA00;
defparam \r_f|registers~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N5
dffeas \r_f|registers[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][7] .is_wysiwyg = "true";
defparam \r_f|registers[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N10
cycloneive_lcell_comb \r_f|Mux24~0 (
// Equation(s):
// \r_f|Mux24~0_combout  = (\r_f|registers[0][7]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][7]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux24~0 .lut_mask = 16'hC030;
defparam \r_f|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N9
dffeas \r_f|RD1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[7] .is_wysiwyg = "true";
defparam \r_f|RD1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N8
cycloneive_lcell_comb \t1|Add0~23 (
// Equation(s):
// \t1|Add0~23_combout  = \r_f|RD1 [7] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\r_f|RD1 [7]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~23 .lut_mask = 16'hA5F0;
defparam \t1|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N0
cycloneive_lcell_comb \t1|Add0~24 (
// Equation(s):
// \t1|Add0~24_combout  = ((\r_f|RD1 [7] $ (\t1|Add0~23_combout  $ (!\t1|Add0~22 )))) # (GND)
// \t1|Add0~25  = CARRY((\r_f|RD1 [7] & ((\t1|Add0~23_combout ) # (!\t1|Add0~22 ))) # (!\r_f|RD1 [7] & (\t1|Add0~23_combout  & !\t1|Add0~22 )))

	.dataa(\r_f|RD1 [7]),
	.datab(\t1|Add0~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~22 ),
	.combout(\t1|Add0~24_combout ),
	.cout(\t1|Add0~25 ));
// synopsys translate_off
defparam \t1|Add0~24 .lut_mask = 16'h698E;
defparam \t1|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N0
cycloneive_lcell_comb \t1|ALUResult[7] (
// Equation(s):
// \t1|ALUResult [7] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~24_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [7])))

	.dataa(gnd),
	.datab(\t1|Add0~24_combout ),
	.datac(\t1|ALUResult [7]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [7]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[7] .lut_mask = 16'hCCF0;
defparam \t1|ALUResult[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N28
cycloneive_lcell_comb \r_f|registers~9 (
// Equation(s):
// \r_f|registers~9_combout  = (\rst~input_o  & \t1|ALUResult [8])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [8]),
	.cin(gnd),
	.combout(\r_f|registers~9_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~9 .lut_mask = 16'hAA00;
defparam \r_f|registers~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N29
dffeas \r_f|registers[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][8] .is_wysiwyg = "true";
defparam \r_f|registers[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N2
cycloneive_lcell_comb \r_f|Mux23~0 (
// Equation(s):
// \r_f|Mux23~0_combout  = (\r_f|registers[0][8]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][8]~q ),
	.cin(gnd),
	.combout(\r_f|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux23~0 .lut_mask = 16'hC300;
defparam \r_f|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y71_N15
dffeas \r_f|RD1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[8] .is_wysiwyg = "true";
defparam \r_f|RD1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N14
cycloneive_lcell_comb \t1|Add0~26 (
// Equation(s):
// \t1|Add0~26_combout  = \r_f|RD1 [8] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD1 [8]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~26 .lut_mask = 16'hC3F0;
defparam \t1|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N2
cycloneive_lcell_comb \t1|Add0~27 (
// Equation(s):
// \t1|Add0~27_combout  = (\r_f|RD1 [8] & ((\t1|Add0~26_combout  & (\t1|Add0~25  & VCC)) # (!\t1|Add0~26_combout  & (!\t1|Add0~25 )))) # (!\r_f|RD1 [8] & ((\t1|Add0~26_combout  & (!\t1|Add0~25 )) # (!\t1|Add0~26_combout  & ((\t1|Add0~25 ) # (GND)))))
// \t1|Add0~28  = CARRY((\r_f|RD1 [8] & (!\t1|Add0~26_combout  & !\t1|Add0~25 )) # (!\r_f|RD1 [8] & ((!\t1|Add0~25 ) # (!\t1|Add0~26_combout ))))

	.dataa(\r_f|RD1 [8]),
	.datab(\t1|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~25 ),
	.combout(\t1|Add0~27_combout ),
	.cout(\t1|Add0~28 ));
// synopsys translate_off
defparam \t1|Add0~27 .lut_mask = 16'h9617;
defparam \t1|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y71_N18
cycloneive_lcell_comb \t1|ALUResult[8] (
// Equation(s):
// \t1|ALUResult [8] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~27_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [8]))

	.dataa(gnd),
	.datab(\t1|ALUResult [8]),
	.datac(\t1|Add0~27_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [8]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[8] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N4
cycloneive_lcell_comb \r_f|registers~10 (
// Equation(s):
// \r_f|registers~10_combout  = (\rst~input_o  & \t1|ALUResult [9])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [9]),
	.cin(gnd),
	.combout(\r_f|registers~10_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~10 .lut_mask = 16'hCC00;
defparam \r_f|registers~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N20
cycloneive_lcell_comb \r_f|registers[0][9]~feeder (
// Equation(s):
// \r_f|registers[0][9]~feeder_combout  = \r_f|registers~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|registers~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|registers[0][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][9]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|registers[0][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N21
dffeas \r_f|registers[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][9] .is_wysiwyg = "true";
defparam \r_f|registers[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N14
cycloneive_lcell_comb \r_f|Mux22~0 (
// Equation(s):
// \r_f|Mux22~0_combout  = (\r_f|registers[0][9]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\sw[1]~input_o ),
	.datad(\r_f|registers[0][9]~q ),
	.cin(gnd),
	.combout(\r_f|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux22~0 .lut_mask = 16'hC300;
defparam \r_f|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N1
dffeas \r_f|RD1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[9] .is_wysiwyg = "true";
defparam \r_f|RD1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N30
cycloneive_lcell_comb \t1|Add0~29 (
// Equation(s):
// \t1|Add0~29_combout  = \r_f|RD1 [9] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [9]),
	.cin(gnd),
	.combout(\t1|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~29 .lut_mask = 16'hDD22;
defparam \t1|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N4
cycloneive_lcell_comb \t1|Add0~30 (
// Equation(s):
// \t1|Add0~30_combout  = ((\t1|Add0~29_combout  $ (\r_f|RD1 [9] $ (!\t1|Add0~28 )))) # (GND)
// \t1|Add0~31  = CARRY((\t1|Add0~29_combout  & ((\r_f|RD1 [9]) # (!\t1|Add0~28 ))) # (!\t1|Add0~29_combout  & (\r_f|RD1 [9] & !\t1|Add0~28 )))

	.dataa(\t1|Add0~29_combout ),
	.datab(\r_f|RD1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~28 ),
	.combout(\t1|Add0~30_combout ),
	.cout(\t1|Add0~31 ));
// synopsys translate_off
defparam \t1|Add0~30 .lut_mask = 16'h698E;
defparam \t1|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N28
cycloneive_lcell_comb \t1|ALUResult[9] (
// Equation(s):
// \t1|ALUResult [9] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~30_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [9]))

	.dataa(gnd),
	.datab(\t1|ALUResult [9]),
	.datac(\t1|Add0~30_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [9]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[9] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N24
cycloneive_lcell_comb \r_f|registers~11 (
// Equation(s):
// \r_f|registers~11_combout  = (\rst~input_o  & \t1|ALUResult [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\t1|ALUResult [10]),
	.cin(gnd),
	.combout(\r_f|registers~11_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~11 .lut_mask = 16'hF000;
defparam \r_f|registers~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N27
dffeas \r_f|registers[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][10] .is_wysiwyg = "true";
defparam \r_f|registers[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N26
cycloneive_lcell_comb \r_f|Mux21~0 (
// Equation(s):
// \r_f|Mux21~0_combout  = (\r_f|registers[0][10]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][10]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux21~0 .lut_mask = 16'hC030;
defparam \r_f|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N11
dffeas \r_f|RD1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[10] .is_wysiwyg = "true";
defparam \r_f|RD1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N0
cycloneive_lcell_comb \t1|Add0~32 (
// Equation(s):
// \t1|Add0~32_combout  = \r_f|RD1 [10] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [10]),
	.cin(gnd),
	.combout(\t1|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~32 .lut_mask = 16'hDD22;
defparam \t1|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N6
cycloneive_lcell_comb \t1|Add0~33 (
// Equation(s):
// \t1|Add0~33_combout  = (\r_f|RD1 [10] & ((\t1|Add0~32_combout  & (\t1|Add0~31  & VCC)) # (!\t1|Add0~32_combout  & (!\t1|Add0~31 )))) # (!\r_f|RD1 [10] & ((\t1|Add0~32_combout  & (!\t1|Add0~31 )) # (!\t1|Add0~32_combout  & ((\t1|Add0~31 ) # (GND)))))
// \t1|Add0~34  = CARRY((\r_f|RD1 [10] & (!\t1|Add0~32_combout  & !\t1|Add0~31 )) # (!\r_f|RD1 [10] & ((!\t1|Add0~31 ) # (!\t1|Add0~32_combout ))))

	.dataa(\r_f|RD1 [10]),
	.datab(\t1|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~31 ),
	.combout(\t1|Add0~33_combout ),
	.cout(\t1|Add0~34 ));
// synopsys translate_off
defparam \t1|Add0~33 .lut_mask = 16'h9617;
defparam \t1|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N28
cycloneive_lcell_comb \t1|ALUResult[10] (
// Equation(s):
// \t1|ALUResult [10] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~33_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [10])))

	.dataa(gnd),
	.datab(\t1|Add0~33_combout ),
	.datac(\t1|ALUResult [10]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [10]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[10] .lut_mask = 16'hCCF0;
defparam \t1|ALUResult[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N8
cycloneive_lcell_comb \r_f|registers~12 (
// Equation(s):
// \r_f|registers~12_combout  = (\rst~input_o  & \t1|ALUResult [11])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [11]),
	.cin(gnd),
	.combout(\r_f|registers~12_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~12 .lut_mask = 16'hCC00;
defparam \r_f|registers~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N29
dffeas \r_f|registers[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][11] .is_wysiwyg = "true";
defparam \r_f|registers[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N24
cycloneive_lcell_comb \r_f|Mux20~0 (
// Equation(s):
// \r_f|Mux20~0_combout  = (\r_f|registers[0][11]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][11]~q ),
	.cin(gnd),
	.combout(\r_f|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux20~0 .lut_mask = 16'hC300;
defparam \r_f|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N9
dffeas \r_f|RD1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[11] .is_wysiwyg = "true";
defparam \r_f|RD1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N28
cycloneive_lcell_comb \t1|Add0~35 (
// Equation(s):
// \t1|Add0~35_combout  = \r_f|RD1 [11] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [11]),
	.cin(gnd),
	.combout(\t1|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~35 .lut_mask = 16'hDD22;
defparam \t1|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N8
cycloneive_lcell_comb \t1|Add0~36 (
// Equation(s):
// \t1|Add0~36_combout  = ((\r_f|RD1 [11] $ (\t1|Add0~35_combout  $ (!\t1|Add0~34 )))) # (GND)
// \t1|Add0~37  = CARRY((\r_f|RD1 [11] & ((\t1|Add0~35_combout ) # (!\t1|Add0~34 ))) # (!\r_f|RD1 [11] & (\t1|Add0~35_combout  & !\t1|Add0~34 )))

	.dataa(\r_f|RD1 [11]),
	.datab(\t1|Add0~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~34 ),
	.combout(\t1|Add0~36_combout ),
	.cout(\t1|Add0~37 ));
// synopsys translate_off
defparam \t1|Add0~36 .lut_mask = 16'h698E;
defparam \t1|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N18
cycloneive_lcell_comb \t1|ALUResult[11] (
// Equation(s):
// \t1|ALUResult [11] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~36_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [11])))

	.dataa(\t1|Add0~36_combout ),
	.datab(\t1|ALUResult [11]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [11]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[11] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N14
cycloneive_lcell_comb \r_f|registers~13 (
// Equation(s):
// \r_f|registers~13_combout  = (\rst~input_o  & \t1|ALUResult [12])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [12]),
	.cin(gnd),
	.combout(\r_f|registers~13_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~13 .lut_mask = 16'hCC00;
defparam \r_f|registers~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N13
dffeas \r_f|registers[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][12] .is_wysiwyg = "true";
defparam \r_f|registers[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N22
cycloneive_lcell_comb \r_f|Mux19~0 (
// Equation(s):
// \r_f|Mux19~0_combout  = (\r_f|registers[0][12]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][12]~q ),
	.cin(gnd),
	.combout(\r_f|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux19~0 .lut_mask = 16'hC300;
defparam \r_f|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N31
dffeas \r_f|RD1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[12] .is_wysiwyg = "true";
defparam \r_f|RD1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N6
cycloneive_lcell_comb \t1|Add0~38 (
// Equation(s):
// \t1|Add0~38_combout  = \r_f|RD1 [12] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [12]),
	.cin(gnd),
	.combout(\t1|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~38 .lut_mask = 16'hDD22;
defparam \t1|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N10
cycloneive_lcell_comb \t1|Add0~39 (
// Equation(s):
// \t1|Add0~39_combout  = (\r_f|RD1 [12] & ((\t1|Add0~38_combout  & (\t1|Add0~37  & VCC)) # (!\t1|Add0~38_combout  & (!\t1|Add0~37 )))) # (!\r_f|RD1 [12] & ((\t1|Add0~38_combout  & (!\t1|Add0~37 )) # (!\t1|Add0~38_combout  & ((\t1|Add0~37 ) # (GND)))))
// \t1|Add0~40  = CARRY((\r_f|RD1 [12] & (!\t1|Add0~38_combout  & !\t1|Add0~37 )) # (!\r_f|RD1 [12] & ((!\t1|Add0~37 ) # (!\t1|Add0~38_combout ))))

	.dataa(\r_f|RD1 [12]),
	.datab(\t1|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~37 ),
	.combout(\t1|Add0~39_combout ),
	.cout(\t1|Add0~40 ));
// synopsys translate_off
defparam \t1|Add0~39 .lut_mask = 16'h9617;
defparam \t1|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N16
cycloneive_lcell_comb \t1|ALUResult[12] (
// Equation(s):
// \t1|ALUResult [12] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~39_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [12])))

	.dataa(\t1|Add0~39_combout ),
	.datab(\t1|ALUResult [12]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [12]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[12] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N20
cycloneive_lcell_comb \r_f|registers~14 (
// Equation(s):
// \r_f|registers~14_combout  = (\rst~input_o  & \t1|ALUResult [13])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [13]),
	.cin(gnd),
	.combout(\r_f|registers~14_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~14 .lut_mask = 16'hCC00;
defparam \r_f|registers~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N7
dffeas \r_f|registers[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][13] .is_wysiwyg = "true";
defparam \r_f|registers[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N4
cycloneive_lcell_comb \r_f|Mux18~0 (
// Equation(s):
// \r_f|Mux18~0_combout  = (\r_f|registers[0][13]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][13]~q ),
	.cin(gnd),
	.combout(\r_f|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux18~0 .lut_mask = 16'hC300;
defparam \r_f|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N21
dffeas \r_f|RD1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[13] .is_wysiwyg = "true";
defparam \r_f|RD1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N12
cycloneive_lcell_comb \t1|Add0~41 (
// Equation(s):
// \t1|Add0~41_combout  = \r_f|RD1 [13] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [13]),
	.cin(gnd),
	.combout(\t1|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~41 .lut_mask = 16'hDD22;
defparam \t1|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N12
cycloneive_lcell_comb \t1|Add0~42 (
// Equation(s):
// \t1|Add0~42_combout  = ((\t1|Add0~41_combout  $ (\r_f|RD1 [13] $ (!\t1|Add0~40 )))) # (GND)
// \t1|Add0~43  = CARRY((\t1|Add0~41_combout  & ((\r_f|RD1 [13]) # (!\t1|Add0~40 ))) # (!\t1|Add0~41_combout  & (\r_f|RD1 [13] & !\t1|Add0~40 )))

	.dataa(\t1|Add0~41_combout ),
	.datab(\r_f|RD1 [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~40 ),
	.combout(\t1|Add0~42_combout ),
	.cout(\t1|Add0~43 ));
// synopsys translate_off
defparam \t1|Add0~42 .lut_mask = 16'h698E;
defparam \t1|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N2
cycloneive_lcell_comb \t1|ALUResult[13] (
// Equation(s):
// \t1|ALUResult [13] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~42_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [13]))

	.dataa(gnd),
	.datab(\t1|ALUResult [13]),
	.datac(\t1|Add0~42_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [13]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[13] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N28
cycloneive_lcell_comb \r_f|registers~15 (
// Equation(s):
// \r_f|registers~15_combout  = (\rst~input_o  & \t1|ALUResult [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\t1|ALUResult [14]),
	.cin(gnd),
	.combout(\r_f|registers~15_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~15 .lut_mask = 16'hF000;
defparam \r_f|registers~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N20
cycloneive_lcell_comb \r_f|registers[0][14]~feeder (
// Equation(s):
// \r_f|registers[0][14]~feeder_combout  = \r_f|registers~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~15_combout ),
	.cin(gnd),
	.combout(\r_f|registers[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][14]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y72_N21
dffeas \r_f|registers[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][14] .is_wysiwyg = "true";
defparam \r_f|registers[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N26
cycloneive_lcell_comb \r_f|Mux17~0 (
// Equation(s):
// \r_f|Mux17~0_combout  = (\r_f|registers[0][14]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\sw[1]~input_o ),
	.datad(\r_f|registers[0][14]~q ),
	.cin(gnd),
	.combout(\r_f|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux17~0 .lut_mask = 16'hA500;
defparam \r_f|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y70_N15
dffeas \r_f|RD1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[14] .is_wysiwyg = "true";
defparam \r_f|RD1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y70_N10
cycloneive_lcell_comb \t1|Add0~44 (
// Equation(s):
// \t1|Add0~44_combout  = \r_f|RD1 [14] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\r_f|RD1 [14]),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~44 .lut_mask = 16'h99CC;
defparam \t1|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N14
cycloneive_lcell_comb \t1|Add0~45 (
// Equation(s):
// \t1|Add0~45_combout  = (\r_f|RD1 [14] & ((\t1|Add0~44_combout  & (\t1|Add0~43  & VCC)) # (!\t1|Add0~44_combout  & (!\t1|Add0~43 )))) # (!\r_f|RD1 [14] & ((\t1|Add0~44_combout  & (!\t1|Add0~43 )) # (!\t1|Add0~44_combout  & ((\t1|Add0~43 ) # (GND)))))
// \t1|Add0~46  = CARRY((\r_f|RD1 [14] & (!\t1|Add0~44_combout  & !\t1|Add0~43 )) # (!\r_f|RD1 [14] & ((!\t1|Add0~43 ) # (!\t1|Add0~44_combout ))))

	.dataa(\r_f|RD1 [14]),
	.datab(\t1|Add0~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~43 ),
	.combout(\t1|Add0~45_combout ),
	.cout(\t1|Add0~46 ));
// synopsys translate_off
defparam \t1|Add0~45 .lut_mask = 16'h9617;
defparam \t1|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N10
cycloneive_lcell_comb \t1|ALUResult[14] (
// Equation(s):
// \t1|ALUResult [14] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~45_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [14]))

	.dataa(\t1|ALUResult [14]),
	.datab(gnd),
	.datac(\t1|Add0~45_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [14]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[14] .lut_mask = 16'hF0AA;
defparam \t1|ALUResult[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N6
cycloneive_lcell_comb \r_f|registers~16 (
// Equation(s):
// \r_f|registers~16_combout  = (\rst~input_o  & \t1|ALUResult [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\t1|ALUResult [15]),
	.cin(gnd),
	.combout(\r_f|registers~16_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~16 .lut_mask = 16'hF000;
defparam \r_f|registers~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N21
dffeas \r_f|registers[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][15] .is_wysiwyg = "true";
defparam \r_f|registers[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N20
cycloneive_lcell_comb \r_f|Mux16~0 (
// Equation(s):
// \r_f|Mux16~0_combout  = (\r_f|registers[0][15]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\r_f|registers[0][15]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux16~0 .lut_mask = 16'hA050;
defparam \r_f|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N28
cycloneive_lcell_comb \r_f|RD1[15]~feeder (
// Equation(s):
// \r_f|RD1[15]~feeder_combout  = \r_f|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|Mux16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[15]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|RD1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N29
dffeas \r_f|RD1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[15] .is_wysiwyg = "true";
defparam \r_f|RD1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N4
cycloneive_lcell_comb \t1|Add0~47 (
// Equation(s):
// \t1|Add0~47_combout  = \r_f|RD1 [15] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|RD1 [15]),
	.cin(gnd),
	.combout(\t1|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~47 .lut_mask = 16'hF50A;
defparam \t1|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N16
cycloneive_lcell_comb \t1|Add0~48 (
// Equation(s):
// \t1|Add0~48_combout  = ((\r_f|RD1 [15] $ (\t1|Add0~47_combout  $ (!\t1|Add0~46 )))) # (GND)
// \t1|Add0~49  = CARRY((\r_f|RD1 [15] & ((\t1|Add0~47_combout ) # (!\t1|Add0~46 ))) # (!\r_f|RD1 [15] & (\t1|Add0~47_combout  & !\t1|Add0~46 )))

	.dataa(\r_f|RD1 [15]),
	.datab(\t1|Add0~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~46 ),
	.combout(\t1|Add0~48_combout ),
	.cout(\t1|Add0~49 ));
// synopsys translate_off
defparam \t1|Add0~48 .lut_mask = 16'h698E;
defparam \t1|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N16
cycloneive_lcell_comb \t1|ALUResult[15] (
// Equation(s):
// \t1|ALUResult [15] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~48_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [15])))

	.dataa(\t1|Add0~48_combout ),
	.datab(\t1|ALUResult [15]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [15]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[15] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N4
cycloneive_lcell_comb \r_f|registers~17 (
// Equation(s):
// \r_f|registers~17_combout  = (\rst~input_o  & \t1|ALUResult [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\t1|ALUResult [16]),
	.cin(gnd),
	.combout(\r_f|registers~17_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~17 .lut_mask = 16'hF000;
defparam \r_f|registers~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N31
dffeas \r_f|registers[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][16] .is_wysiwyg = "true";
defparam \r_f|registers[0][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N30
cycloneive_lcell_comb \r_f|Mux15~0 (
// Equation(s):
// \r_f|Mux15~0_combout  = (\r_f|registers[0][16]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\r_f|registers[0][16]~q ),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux15~0 .lut_mask = 16'hA050;
defparam \r_f|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N6
cycloneive_lcell_comb \r_f|RD1[16]~feeder (
// Equation(s):
// \r_f|RD1[16]~feeder_combout  = \r_f|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|Mux15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[16]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|RD1[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y72_N7
dffeas \r_f|RD1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[16] .is_wysiwyg = "true";
defparam \r_f|RD1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y72_N14
cycloneive_lcell_comb \t1|Add0~50 (
// Equation(s):
// \t1|Add0~50_combout  = \r_f|RD1 [16] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|RD1 [16]),
	.cin(gnd),
	.combout(\t1|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~50 .lut_mask = 16'hF50A;
defparam \t1|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N18
cycloneive_lcell_comb \t1|Add0~51 (
// Equation(s):
// \t1|Add0~51_combout  = (\t1|Add0~50_combout  & ((\r_f|RD1 [16] & (\t1|Add0~49  & VCC)) # (!\r_f|RD1 [16] & (!\t1|Add0~49 )))) # (!\t1|Add0~50_combout  & ((\r_f|RD1 [16] & (!\t1|Add0~49 )) # (!\r_f|RD1 [16] & ((\t1|Add0~49 ) # (GND)))))
// \t1|Add0~52  = CARRY((\t1|Add0~50_combout  & (!\r_f|RD1 [16] & !\t1|Add0~49 )) # (!\t1|Add0~50_combout  & ((!\t1|Add0~49 ) # (!\r_f|RD1 [16]))))

	.dataa(\t1|Add0~50_combout ),
	.datab(\r_f|RD1 [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~49 ),
	.combout(\t1|Add0~51_combout ),
	.cout(\t1|Add0~52 ));
// synopsys translate_off
defparam \t1|Add0~51 .lut_mask = 16'h9617;
defparam \t1|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y72_N24
cycloneive_lcell_comb \t1|ALUResult[16] (
// Equation(s):
// \t1|ALUResult [16] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~51_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [16]))

	.dataa(gnd),
	.datab(\t1|ALUResult [16]),
	.datac(\t1|Add0~51_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [16]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[16] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N12
cycloneive_lcell_comb \r_f|registers~18 (
// Equation(s):
// \r_f|registers~18_combout  = (\rst~input_o  & \t1|ALUResult [17])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [17]),
	.cin(gnd),
	.combout(\r_f|registers~18_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~18 .lut_mask = 16'hAA00;
defparam \r_f|registers~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N20
cycloneive_lcell_comb \r_f|registers[0][17]~feeder (
// Equation(s):
// \r_f|registers[0][17]~feeder_combout  = \r_f|registers~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~18_combout ),
	.cin(gnd),
	.combout(\r_f|registers[0][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][17]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[0][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N21
dffeas \r_f|registers[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][17] .is_wysiwyg = "true";
defparam \r_f|registers[0][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N10
cycloneive_lcell_comb \r_f|Mux14~0 (
// Equation(s):
// \r_f|Mux14~0_combout  = (\r_f|registers[0][17]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][17]~q ),
	.cin(gnd),
	.combout(\r_f|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux14~0 .lut_mask = 16'hA500;
defparam \r_f|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N9
dffeas \r_f|RD1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[17] .is_wysiwyg = "true";
defparam \r_f|RD1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N30
cycloneive_lcell_comb \t1|Add0~53 (
// Equation(s):
// \t1|Add0~53_combout  = \r_f|RD1 [17] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD1 [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\t1|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~53 .lut_mask = 16'hD2D2;
defparam \t1|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N20
cycloneive_lcell_comb \t1|Add0~54 (
// Equation(s):
// \t1|Add0~54_combout  = ((\r_f|RD1 [17] $ (\t1|Add0~53_combout  $ (!\t1|Add0~52 )))) # (GND)
// \t1|Add0~55  = CARRY((\r_f|RD1 [17] & ((\t1|Add0~53_combout ) # (!\t1|Add0~52 ))) # (!\r_f|RD1 [17] & (\t1|Add0~53_combout  & !\t1|Add0~52 )))

	.dataa(\r_f|RD1 [17]),
	.datab(\t1|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~52 ),
	.combout(\t1|Add0~54_combout ),
	.cout(\t1|Add0~55 ));
// synopsys translate_off
defparam \t1|Add0~54 .lut_mask = 16'h698E;
defparam \t1|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N6
cycloneive_lcell_comb \t1|ALUResult[17] (
// Equation(s):
// \t1|ALUResult [17] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~54_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [17])))

	.dataa(gnd),
	.datab(\t1|Add0~54_combout ),
	.datac(\t1|ALUResult [17]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [17]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[17] .lut_mask = 16'hCCF0;
defparam \t1|ALUResult[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N14
cycloneive_lcell_comb \r_f|registers~19 (
// Equation(s):
// \r_f|registers~19_combout  = (\rst~input_o  & \t1|ALUResult [18])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [18]),
	.cin(gnd),
	.combout(\r_f|registers~19_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~19 .lut_mask = 16'hAA00;
defparam \r_f|registers~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N28
cycloneive_lcell_comb \r_f|registers[0][18]~feeder (
// Equation(s):
// \r_f|registers[0][18]~feeder_combout  = \r_f|registers~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|registers~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|registers[0][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][18]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|registers[0][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N29
dffeas \r_f|registers[0][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][18] .is_wysiwyg = "true";
defparam \r_f|registers[0][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N22
cycloneive_lcell_comb \r_f|Mux13~0 (
// Equation(s):
// \r_f|Mux13~0_combout  = (\r_f|registers[0][18]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][18]~q ),
	.cin(gnd),
	.combout(\r_f|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux13~0 .lut_mask = 16'hA500;
defparam \r_f|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N19
dffeas \r_f|RD1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[18] .is_wysiwyg = "true";
defparam \r_f|RD1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N8
cycloneive_lcell_comb \t1|Add0~56 (
// Equation(s):
// \t1|Add0~56_combout  = \r_f|RD1 [18] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [18]),
	.cin(gnd),
	.combout(\t1|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~56 .lut_mask = 16'hDD22;
defparam \t1|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N22
cycloneive_lcell_comb \t1|Add0~57 (
// Equation(s):
// \t1|Add0~57_combout  = (\r_f|RD1 [18] & ((\t1|Add0~56_combout  & (\t1|Add0~55  & VCC)) # (!\t1|Add0~56_combout  & (!\t1|Add0~55 )))) # (!\r_f|RD1 [18] & ((\t1|Add0~56_combout  & (!\t1|Add0~55 )) # (!\t1|Add0~56_combout  & ((\t1|Add0~55 ) # (GND)))))
// \t1|Add0~58  = CARRY((\r_f|RD1 [18] & (!\t1|Add0~56_combout  & !\t1|Add0~55 )) # (!\r_f|RD1 [18] & ((!\t1|Add0~55 ) # (!\t1|Add0~56_combout ))))

	.dataa(\r_f|RD1 [18]),
	.datab(\t1|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~55 ),
	.combout(\t1|Add0~57_combout ),
	.cout(\t1|Add0~58 ));
// synopsys translate_off
defparam \t1|Add0~57 .lut_mask = 16'h9617;
defparam \t1|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N16
cycloneive_lcell_comb \t1|ALUResult[18] (
// Equation(s):
// \t1|ALUResult [18] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~57_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [18]))

	.dataa(gnd),
	.datab(\t1|ALUResult [18]),
	.datac(\t1|Add0~57_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [18]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[18] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N24
cycloneive_lcell_comb \r_f|registers~20 (
// Equation(s):
// \r_f|registers~20_combout  = (\rst~input_o  & \t1|ALUResult [19])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [19]),
	.cin(gnd),
	.combout(\r_f|registers~20_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~20 .lut_mask = 16'hAA00;
defparam \r_f|registers~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N0
cycloneive_lcell_comb \r_f|registers[0][19]~feeder (
// Equation(s):
// \r_f|registers[0][19]~feeder_combout  = \r_f|registers~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~20_combout ),
	.cin(gnd),
	.combout(\r_f|registers[0][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][19]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[0][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N1
dffeas \r_f|registers[0][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][19] .is_wysiwyg = "true";
defparam \r_f|registers[0][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N26
cycloneive_lcell_comb \r_f|Mux12~0 (
// Equation(s):
// \r_f|Mux12~0_combout  = (\r_f|registers[0][19]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(gnd),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][19]~q ),
	.cin(gnd),
	.combout(\r_f|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux12~0 .lut_mask = 16'hA500;
defparam \r_f|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y70_N5
dffeas \r_f|RD1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[19] .is_wysiwyg = "true";
defparam \r_f|RD1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N4
cycloneive_lcell_comb \t1|Add0~59 (
// Equation(s):
// \t1|Add0~59_combout  = \r_f|RD1 [19] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|RD1 [19]),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~59 .lut_mask = 16'hC3F0;
defparam \t1|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N24
cycloneive_lcell_comb \t1|Add0~60 (
// Equation(s):
// \t1|Add0~60_combout  = ((\t1|Add0~59_combout  $ (\r_f|RD1 [19] $ (!\t1|Add0~58 )))) # (GND)
// \t1|Add0~61  = CARRY((\t1|Add0~59_combout  & ((\r_f|RD1 [19]) # (!\t1|Add0~58 ))) # (!\t1|Add0~59_combout  & (\r_f|RD1 [19] & !\t1|Add0~58 )))

	.dataa(\t1|Add0~59_combout ),
	.datab(\r_f|RD1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~58 ),
	.combout(\t1|Add0~60_combout ),
	.cout(\t1|Add0~61 ));
// synopsys translate_off
defparam \t1|Add0~60 .lut_mask = 16'h698E;
defparam \t1|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y70_N2
cycloneive_lcell_comb \t1|ALUResult[19] (
// Equation(s):
// \t1|ALUResult [19] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~60_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [19])))

	.dataa(\t1|Add0~60_combout ),
	.datab(\t1|ALUResult [19]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [19]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[19] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N22
cycloneive_lcell_comb \r_f|registers~21 (
// Equation(s):
// \r_f|registers~21_combout  = (\rst~input_o  & \t1|ALUResult [20])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [20]),
	.cin(gnd),
	.combout(\r_f|registers~21_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~21 .lut_mask = 16'hCC00;
defparam \r_f|registers~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N25
dffeas \r_f|registers[0][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][20] .is_wysiwyg = "true";
defparam \r_f|registers[0][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N24
cycloneive_lcell_comb \r_f|Mux11~0 (
// Equation(s):
// \r_f|Mux11~0_combout  = (\r_f|registers[0][20]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][20]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux11~0 .lut_mask = 16'h9090;
defparam \r_f|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N16
cycloneive_lcell_comb \r_f|RD1[20]~feeder (
// Equation(s):
// \r_f|RD1[20]~feeder_combout  = \r_f|Mux11~0_combout 

	.dataa(gnd),
	.datab(\r_f|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[20]~feeder .lut_mask = 16'hCCCC;
defparam \r_f|RD1[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N17
dffeas \r_f|RD1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[20] .is_wysiwyg = "true";
defparam \r_f|RD1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N18
cycloneive_lcell_comb \t1|Add0~62 (
// Equation(s):
// \t1|Add0~62_combout  = \r_f|RD1 [20] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [20]),
	.cin(gnd),
	.combout(\t1|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~62 .lut_mask = 16'hBB44;
defparam \t1|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N26
cycloneive_lcell_comb \t1|Add0~63 (
// Equation(s):
// \t1|Add0~63_combout  = (\t1|Add0~62_combout  & ((\r_f|RD1 [20] & (\t1|Add0~61  & VCC)) # (!\r_f|RD1 [20] & (!\t1|Add0~61 )))) # (!\t1|Add0~62_combout  & ((\r_f|RD1 [20] & (!\t1|Add0~61 )) # (!\r_f|RD1 [20] & ((\t1|Add0~61 ) # (GND)))))
// \t1|Add0~64  = CARRY((\t1|Add0~62_combout  & (!\r_f|RD1 [20] & !\t1|Add0~61 )) # (!\t1|Add0~62_combout  & ((!\t1|Add0~61 ) # (!\r_f|RD1 [20]))))

	.dataa(\t1|Add0~62_combout ),
	.datab(\r_f|RD1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~61 ),
	.combout(\t1|Add0~63_combout ),
	.cout(\t1|Add0~64 ));
// synopsys translate_off
defparam \t1|Add0~63 .lut_mask = 16'h9617;
defparam \t1|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N6
cycloneive_lcell_comb \t1|ALUResult[20] (
// Equation(s):
// \t1|ALUResult [20] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~63_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [20]))

	.dataa(\t1|ALUResult [20]),
	.datab(gnd),
	.datac(\t1|Add0~63_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [20]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[20] .lut_mask = 16'hF0AA;
defparam \t1|ALUResult[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N10
cycloneive_lcell_comb \r_f|registers~22 (
// Equation(s):
// \r_f|registers~22_combout  = (\rst~input_o  & \t1|ALUResult [21])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [21]),
	.cin(gnd),
	.combout(\r_f|registers~22_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~22 .lut_mask = 16'hCC00;
defparam \r_f|registers~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N3
dffeas \r_f|registers[0][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][21] .is_wysiwyg = "true";
defparam \r_f|registers[0][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N2
cycloneive_lcell_comb \r_f|Mux10~0 (
// Equation(s):
// \r_f|Mux10~0_combout  = (\r_f|registers[0][21]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][21]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux10~0 .lut_mask = 16'h9090;
defparam \r_f|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N14
cycloneive_lcell_comb \r_f|RD1[21]~feeder (
// Equation(s):
// \r_f|RD1[21]~feeder_combout  = \r_f|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|Mux10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[21]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|RD1[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N15
dffeas \r_f|RD1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[21] .is_wysiwyg = "true";
defparam \r_f|RD1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N4
cycloneive_lcell_comb \t1|Add0~65 (
// Equation(s):
// \t1|Add0~65_combout  = \r_f|RD1 [21] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|RD1 [21]),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~65 .lut_mask = 16'hF03C;
defparam \t1|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N28
cycloneive_lcell_comb \t1|Add0~66 (
// Equation(s):
// \t1|Add0~66_combout  = ((\t1|Add0~65_combout  $ (\r_f|RD1 [21] $ (!\t1|Add0~64 )))) # (GND)
// \t1|Add0~67  = CARRY((\t1|Add0~65_combout  & ((\r_f|RD1 [21]) # (!\t1|Add0~64 ))) # (!\t1|Add0~65_combout  & (\r_f|RD1 [21] & !\t1|Add0~64 )))

	.dataa(\t1|Add0~65_combout ),
	.datab(\r_f|RD1 [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~64 ),
	.combout(\t1|Add0~66_combout ),
	.cout(\t1|Add0~67 ));
// synopsys translate_off
defparam \t1|Add0~66 .lut_mask = 16'h698E;
defparam \t1|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N16
cycloneive_lcell_comb \t1|ALUResult[21] (
// Equation(s):
// \t1|ALUResult [21] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~66_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [21])))

	.dataa(gnd),
	.datab(\t1|Add0~66_combout ),
	.datac(\inst_ex[28]~0clkctrl_outclk ),
	.datad(\t1|ALUResult [21]),
	.cin(gnd),
	.combout(\t1|ALUResult [21]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[21] .lut_mask = 16'hCFC0;
defparam \t1|ALUResult[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N0
cycloneive_lcell_comb \r_f|registers~23 (
// Equation(s):
// \r_f|registers~23_combout  = (\rst~input_o  & \t1|ALUResult [22])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [22]),
	.cin(gnd),
	.combout(\r_f|registers~23_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~23 .lut_mask = 16'hCC00;
defparam \r_f|registers~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N29
dffeas \r_f|registers[0][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][22] .is_wysiwyg = "true";
defparam \r_f|registers[0][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N28
cycloneive_lcell_comb \r_f|Mux9~0 (
// Equation(s):
// \r_f|Mux9~0_combout  = (\r_f|registers[0][22]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][22]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux9~0 .lut_mask = 16'h9090;
defparam \r_f|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N20
cycloneive_lcell_comb \r_f|RD1[22]~feeder (
// Equation(s):
// \r_f|RD1[22]~feeder_combout  = \r_f|Mux9~0_combout 

	.dataa(\r_f|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[22]~feeder .lut_mask = 16'hAAAA;
defparam \r_f|RD1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N21
dffeas \r_f|RD1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[22] .is_wysiwyg = "true";
defparam \r_f|RD1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N6
cycloneive_lcell_comb \t1|Add0~68 (
// Equation(s):
// \t1|Add0~68_combout  = \r_f|RD1 [22] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|RD1 [22]),
	.cin(gnd),
	.combout(\t1|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~68 .lut_mask = 16'hF30C;
defparam \t1|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y70_N30
cycloneive_lcell_comb \t1|Add0~69 (
// Equation(s):
// \t1|Add0~69_combout  = (\t1|Add0~68_combout  & ((\r_f|RD1 [22] & (\t1|Add0~67  & VCC)) # (!\r_f|RD1 [22] & (!\t1|Add0~67 )))) # (!\t1|Add0~68_combout  & ((\r_f|RD1 [22] & (!\t1|Add0~67 )) # (!\r_f|RD1 [22] & ((\t1|Add0~67 ) # (GND)))))
// \t1|Add0~70  = CARRY((\t1|Add0~68_combout  & (!\r_f|RD1 [22] & !\t1|Add0~67 )) # (!\t1|Add0~68_combout  & ((!\t1|Add0~67 ) # (!\r_f|RD1 [22]))))

	.dataa(\t1|Add0~68_combout ),
	.datab(\r_f|RD1 [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~67 ),
	.combout(\t1|Add0~69_combout ),
	.cout(\t1|Add0~70 ));
// synopsys translate_off
defparam \t1|Add0~69 .lut_mask = 16'h9617;
defparam \t1|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N12
cycloneive_lcell_comb \t1|ALUResult[22] (
// Equation(s):
// \t1|ALUResult [22] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~69_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [22]))

	.dataa(\t1|ALUResult [22]),
	.datab(\t1|Add0~69_combout ),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [22]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[22] .lut_mask = 16'hCCAA;
defparam \t1|ALUResult[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N26
cycloneive_lcell_comb \r_f|registers~24 (
// Equation(s):
// \r_f|registers~24_combout  = (\rst~input_o  & \t1|ALUResult [23])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [23]),
	.cin(gnd),
	.combout(\r_f|registers~24_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~24 .lut_mask = 16'hCC00;
defparam \r_f|registers~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N31
dffeas \r_f|registers[0][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][23] .is_wysiwyg = "true";
defparam \r_f|registers[0][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N30
cycloneive_lcell_comb \r_f|Mux8~0 (
// Equation(s):
// \r_f|Mux8~0_combout  = (\r_f|registers[0][23]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][23]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux8~0 .lut_mask = 16'h9090;
defparam \r_f|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N10
cycloneive_lcell_comb \r_f|RD1[23]~feeder (
// Equation(s):
// \r_f|RD1[23]~feeder_combout  = \r_f|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[23]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|RD1[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N11
dffeas \r_f|RD1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[23] .is_wysiwyg = "true";
defparam \r_f|RD1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N8
cycloneive_lcell_comb \t1|Add0~71 (
// Equation(s):
// \t1|Add0~71_combout  = \r_f|RD1 [23] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|RD1 [23]),
	.cin(gnd),
	.combout(\t1|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~71 .lut_mask = 16'hF30C;
defparam \t1|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N0
cycloneive_lcell_comb \t1|Add0~72 (
// Equation(s):
// \t1|Add0~72_combout  = ((\r_f|RD1 [23] $ (\t1|Add0~71_combout  $ (!\t1|Add0~70 )))) # (GND)
// \t1|Add0~73  = CARRY((\r_f|RD1 [23] & ((\t1|Add0~71_combout ) # (!\t1|Add0~70 ))) # (!\r_f|RD1 [23] & (\t1|Add0~71_combout  & !\t1|Add0~70 )))

	.dataa(\r_f|RD1 [23]),
	.datab(\t1|Add0~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~70 ),
	.combout(\t1|Add0~72_combout ),
	.cout(\t1|Add0~73 ));
// synopsys translate_off
defparam \t1|Add0~72 .lut_mask = 16'h698E;
defparam \t1|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N18
cycloneive_lcell_comb \t1|ALUResult[23] (
// Equation(s):
// \t1|ALUResult [23] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~72_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [23]))

	.dataa(gnd),
	.datab(\t1|ALUResult [23]),
	.datac(\t1|Add0~72_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [23]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[23] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N4
cycloneive_lcell_comb \r_f|registers~25 (
// Equation(s):
// \r_f|registers~25_combout  = (\rst~input_o  & \t1|ALUResult [24])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [24]),
	.cin(gnd),
	.combout(\r_f|registers~25_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~25 .lut_mask = 16'hAA00;
defparam \r_f|registers~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N25
dffeas \r_f|registers[0][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][24] .is_wysiwyg = "true";
defparam \r_f|registers[0][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N28
cycloneive_lcell_comb \r_f|Mux7~0 (
// Equation(s):
// \r_f|Mux7~0_combout  = (\r_f|registers[0][24]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][24]~q ),
	.cin(gnd),
	.combout(\r_f|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux7~0 .lut_mask = 16'h9900;
defparam \r_f|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N1
dffeas \r_f|RD1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[24] .is_wysiwyg = "true";
defparam \r_f|RD1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N24
cycloneive_lcell_comb \t1|Add0~74 (
// Equation(s):
// \t1|Add0~74_combout  = \r_f|RD1 [24] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [24]),
	.cin(gnd),
	.combout(\t1|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~74 .lut_mask = 16'hDD22;
defparam \t1|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N2
cycloneive_lcell_comb \t1|Add0~75 (
// Equation(s):
// \t1|Add0~75_combout  = (\r_f|RD1 [24] & ((\t1|Add0~74_combout  & (\t1|Add0~73  & VCC)) # (!\t1|Add0~74_combout  & (!\t1|Add0~73 )))) # (!\r_f|RD1 [24] & ((\t1|Add0~74_combout  & (!\t1|Add0~73 )) # (!\t1|Add0~74_combout  & ((\t1|Add0~73 ) # (GND)))))
// \t1|Add0~76  = CARRY((\r_f|RD1 [24] & (!\t1|Add0~74_combout  & !\t1|Add0~73 )) # (!\r_f|RD1 [24] & ((!\t1|Add0~73 ) # (!\t1|Add0~74_combout ))))

	.dataa(\r_f|RD1 [24]),
	.datab(\t1|Add0~74_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~73 ),
	.combout(\t1|Add0~75_combout ),
	.cout(\t1|Add0~76 ));
// synopsys translate_off
defparam \t1|Add0~75 .lut_mask = 16'h9617;
defparam \t1|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N10
cycloneive_lcell_comb \t1|ALUResult[24] (
// Equation(s):
// \t1|ALUResult [24] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~75_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [24]))

	.dataa(\t1|ALUResult [24]),
	.datab(\t1|Add0~75_combout ),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [24]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[24] .lut_mask = 16'hCCAA;
defparam \t1|ALUResult[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N0
cycloneive_lcell_comb \r_f|registers~26 (
// Equation(s):
// \r_f|registers~26_combout  = (\rst~input_o  & \t1|ALUResult [25])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [25]),
	.cin(gnd),
	.combout(\r_f|registers~26_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~26 .lut_mask = 16'hAA00;
defparam \r_f|registers~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N15
dffeas \r_f|registers[0][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][25] .is_wysiwyg = "true";
defparam \r_f|registers[0][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N30
cycloneive_lcell_comb \r_f|Mux6~0 (
// Equation(s):
// \r_f|Mux6~0_combout  = (\r_f|registers[0][25]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|registers[0][25]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux6~0 .lut_mask = 16'h9090;
defparam \r_f|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N3
dffeas \r_f|RD1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[25] .is_wysiwyg = "true";
defparam \r_f|RD1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N14
cycloneive_lcell_comb \t1|Add0~77 (
// Equation(s):
// \t1|Add0~77_combout  = \r_f|RD1 [25] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\r_f|RD1 [25]),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~77 .lut_mask = 16'hCC66;
defparam \t1|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N4
cycloneive_lcell_comb \t1|Add0~78 (
// Equation(s):
// \t1|Add0~78_combout  = ((\t1|Add0~77_combout  $ (\r_f|RD1 [25] $ (!\t1|Add0~76 )))) # (GND)
// \t1|Add0~79  = CARRY((\t1|Add0~77_combout  & ((\r_f|RD1 [25]) # (!\t1|Add0~76 ))) # (!\t1|Add0~77_combout  & (\r_f|RD1 [25] & !\t1|Add0~76 )))

	.dataa(\t1|Add0~77_combout ),
	.datab(\r_f|RD1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~76 ),
	.combout(\t1|Add0~78_combout ),
	.cout(\t1|Add0~79 ));
// synopsys translate_off
defparam \t1|Add0~78 .lut_mask = 16'h698E;
defparam \t1|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N2
cycloneive_lcell_comb \t1|ALUResult[25] (
// Equation(s):
// \t1|ALUResult [25] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~78_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [25])))

	.dataa(\t1|Add0~78_combout ),
	.datab(\t1|ALUResult [25]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [25]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[25] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N26
cycloneive_lcell_comb \r_f|registers~27 (
// Equation(s):
// \r_f|registers~27_combout  = (\rst~input_o  & \t1|ALUResult [26])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [26]),
	.cin(gnd),
	.combout(\r_f|registers~27_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~27 .lut_mask = 16'hAA00;
defparam \r_f|registers~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N19
dffeas \r_f|registers[0][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][26] .is_wysiwyg = "true";
defparam \r_f|registers[0][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N16
cycloneive_lcell_comb \r_f|Mux5~0 (
// Equation(s):
// \r_f|Mux5~0_combout  = (\r_f|registers[0][26]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|registers[0][26]~q ),
	.cin(gnd),
	.combout(\r_f|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux5~0 .lut_mask = 16'h9900;
defparam \r_f|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N5
dffeas \r_f|RD1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[26] .is_wysiwyg = "true";
defparam \r_f|RD1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N24
cycloneive_lcell_comb \t1|Add0~80 (
// Equation(s):
// \t1|Add0~80_combout  = \r_f|RD1 [26] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\r_f|RD1 [26]),
	.datac(gnd),
	.datad(\sw[0]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~80 .lut_mask = 16'hCC66;
defparam \t1|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N6
cycloneive_lcell_comb \t1|Add0~81 (
// Equation(s):
// \t1|Add0~81_combout  = (\r_f|RD1 [26] & ((\t1|Add0~80_combout  & (\t1|Add0~79  & VCC)) # (!\t1|Add0~80_combout  & (!\t1|Add0~79 )))) # (!\r_f|RD1 [26] & ((\t1|Add0~80_combout  & (!\t1|Add0~79 )) # (!\t1|Add0~80_combout  & ((\t1|Add0~79 ) # (GND)))))
// \t1|Add0~82  = CARRY((\r_f|RD1 [26] & (!\t1|Add0~80_combout  & !\t1|Add0~79 )) # (!\r_f|RD1 [26] & ((!\t1|Add0~79 ) # (!\t1|Add0~80_combout ))))

	.dataa(\r_f|RD1 [26]),
	.datab(\t1|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~79 ),
	.combout(\t1|Add0~81_combout ),
	.cout(\t1|Add0~82 ));
// synopsys translate_off
defparam \t1|Add0~81 .lut_mask = 16'h9617;
defparam \t1|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N20
cycloneive_lcell_comb \t1|ALUResult[26] (
// Equation(s):
// \t1|ALUResult [26] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~81_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [26])))

	.dataa(\t1|Add0~81_combout ),
	.datab(\t1|ALUResult [26]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [26]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[26] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N12
cycloneive_lcell_comb \r_f|registers~28 (
// Equation(s):
// \r_f|registers~28_combout  = (\rst~input_o  & \t1|ALUResult [27])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\t1|ALUResult [27]),
	.cin(gnd),
	.combout(\r_f|registers~28_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~28 .lut_mask = 16'hAA00;
defparam \r_f|registers~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N13
dffeas \r_f|registers[0][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][27] .is_wysiwyg = "true";
defparam \r_f|registers[0][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N12
cycloneive_lcell_comb \r_f|Mux4~0 (
// Equation(s):
// \r_f|Mux4~0_combout  = (\r_f|registers[0][27]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(\r_f|registers[0][27]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux4~0 .lut_mask = 16'h9090;
defparam \r_f|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N0
cycloneive_lcell_comb \r_f|RD1[27]~feeder (
// Equation(s):
// \r_f|RD1[27]~feeder_combout  = \r_f|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[27]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|RD1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y72_N1
dffeas \r_f|RD1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[27] .is_wysiwyg = "true";
defparam \r_f|RD1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y72_N22
cycloneive_lcell_comb \t1|Add0~83 (
// Equation(s):
// \t1|Add0~83_combout  = \r_f|RD1 [27] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [27]),
	.cin(gnd),
	.combout(\t1|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~83 .lut_mask = 16'hBB44;
defparam \t1|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N8
cycloneive_lcell_comb \t1|Add0~84 (
// Equation(s):
// \t1|Add0~84_combout  = ((\r_f|RD1 [27] $ (\t1|Add0~83_combout  $ (!\t1|Add0~82 )))) # (GND)
// \t1|Add0~85  = CARRY((\r_f|RD1 [27] & ((\t1|Add0~83_combout ) # (!\t1|Add0~82 ))) # (!\r_f|RD1 [27] & (\t1|Add0~83_combout  & !\t1|Add0~82 )))

	.dataa(\r_f|RD1 [27]),
	.datab(\t1|Add0~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~82 ),
	.combout(\t1|Add0~84_combout ),
	.cout(\t1|Add0~85 ));
// synopsys translate_off
defparam \t1|Add0~84 .lut_mask = 16'h698E;
defparam \t1|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N6
cycloneive_lcell_comb \t1|ALUResult[27] (
// Equation(s):
// \t1|ALUResult [27] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~84_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [27]))

	.dataa(\t1|ALUResult [27]),
	.datab(gnd),
	.datac(\inst_ex[28]~0clkctrl_outclk ),
	.datad(\t1|Add0~84_combout ),
	.cin(gnd),
	.combout(\t1|ALUResult [27]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[27] .lut_mask = 16'hFA0A;
defparam \t1|ALUResult[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N0
cycloneive_lcell_comb \r_f|registers~29 (
// Equation(s):
// \r_f|registers~29_combout  = (\rst~input_o  & \t1|ALUResult [28])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [28]),
	.cin(gnd),
	.combout(\r_f|registers~29_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~29 .lut_mask = 16'hCC00;
defparam \r_f|registers~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N26
cycloneive_lcell_comb \r_f|registers[0][28]~feeder (
// Equation(s):
// \r_f|registers[0][28]~feeder_combout  = \r_f|registers~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~29_combout ),
	.cin(gnd),
	.combout(\r_f|registers[0][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][28]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[0][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N27
dffeas \r_f|registers[0][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][28] .is_wysiwyg = "true";
defparam \r_f|registers[0][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N24
cycloneive_lcell_comb \r_f|Mux3~0 (
// Equation(s):
// \r_f|Mux3~0_combout  = (\r_f|registers[0][28]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(\sw[0]~input_o ),
	.datab(gnd),
	.datac(\sw[1]~input_o ),
	.datad(\r_f|registers[0][28]~q ),
	.cin(gnd),
	.combout(\r_f|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux3~0 .lut_mask = 16'hA500;
defparam \r_f|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N28
cycloneive_lcell_comb \r_f|RD1[28]~feeder (
// Equation(s):
// \r_f|RD1[28]~feeder_combout  = \r_f|Mux3~0_combout 

	.dataa(gnd),
	.datab(\r_f|Mux3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|RD1[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|RD1[28]~feeder .lut_mask = 16'hCCCC;
defparam \r_f|RD1[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y69_N29
dffeas \r_f|RD1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|RD1[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[28] .is_wysiwyg = "true";
defparam \r_f|RD1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y69_N30
cycloneive_lcell_comb \t1|Add0~86 (
// Equation(s):
// \t1|Add0~86_combout  = \r_f|RD1 [28] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|RD1 [28]),
	.cin(gnd),
	.combout(\t1|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~86 .lut_mask = 16'hF30C;
defparam \t1|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N10
cycloneive_lcell_comb \t1|Add0~87 (
// Equation(s):
// \t1|Add0~87_combout  = (\t1|Add0~86_combout  & ((\r_f|RD1 [28] & (\t1|Add0~85  & VCC)) # (!\r_f|RD1 [28] & (!\t1|Add0~85 )))) # (!\t1|Add0~86_combout  & ((\r_f|RD1 [28] & (!\t1|Add0~85 )) # (!\r_f|RD1 [28] & ((\t1|Add0~85 ) # (GND)))))
// \t1|Add0~88  = CARRY((\t1|Add0~86_combout  & (!\r_f|RD1 [28] & !\t1|Add0~85 )) # (!\t1|Add0~86_combout  & ((!\t1|Add0~85 ) # (!\r_f|RD1 [28]))))

	.dataa(\t1|Add0~86_combout ),
	.datab(\r_f|RD1 [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~85 ),
	.combout(\t1|Add0~87_combout ),
	.cout(\t1|Add0~88 ));
// synopsys translate_off
defparam \t1|Add0~87 .lut_mask = 16'h9617;
defparam \t1|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N18
cycloneive_lcell_comb \t1|ALUResult[28] (
// Equation(s):
// \t1|ALUResult [28] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~87_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [28])))

	.dataa(gnd),
	.datab(\t1|Add0~87_combout ),
	.datac(\t1|ALUResult [28]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [28]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[28] .lut_mask = 16'hCCF0;
defparam \t1|ALUResult[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N16
cycloneive_lcell_comb \r_f|registers~30 (
// Equation(s):
// \r_f|registers~30_combout  = (\rst~input_o  & \t1|ALUResult [29])

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\t1|ALUResult [29]),
	.cin(gnd),
	.combout(\r_f|registers~30_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~30 .lut_mask = 16'hCC00;
defparam \r_f|registers~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N23
dffeas \r_f|registers[0][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][29] .is_wysiwyg = "true";
defparam \r_f|registers[0][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N22
cycloneive_lcell_comb \r_f|Mux2~0 (
// Equation(s):
// \r_f|Mux2~0_combout  = (\r_f|registers[0][29]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|registers[0][29]~q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux2~0 .lut_mask = 16'hC030;
defparam \r_f|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N27
dffeas \r_f|RD1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[29] .is_wysiwyg = "true";
defparam \r_f|RD1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N10
cycloneive_lcell_comb \t1|Add0~89 (
// Equation(s):
// \t1|Add0~89_combout  = \r_f|RD1 [29] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [29]),
	.cin(gnd),
	.combout(\t1|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~89 .lut_mask = 16'hDD22;
defparam \t1|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N12
cycloneive_lcell_comb \t1|Add0~90 (
// Equation(s):
// \t1|Add0~90_combout  = ((\r_f|RD1 [29] $ (\t1|Add0~89_combout  $ (!\t1|Add0~88 )))) # (GND)
// \t1|Add0~91  = CARRY((\r_f|RD1 [29] & ((\t1|Add0~89_combout ) # (!\t1|Add0~88 ))) # (!\r_f|RD1 [29] & (\t1|Add0~89_combout  & !\t1|Add0~88 )))

	.dataa(\r_f|RD1 [29]),
	.datab(\t1|Add0~89_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~88 ),
	.combout(\t1|Add0~90_combout ),
	.cout(\t1|Add0~91 ));
// synopsys translate_off
defparam \t1|Add0~90 .lut_mask = 16'h698E;
defparam \t1|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N28
cycloneive_lcell_comb \t1|ALUResult[29] (
// Equation(s):
// \t1|ALUResult [29] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|Add0~90_combout ))) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|ALUResult [29]))

	.dataa(gnd),
	.datab(\t1|ALUResult [29]),
	.datac(\t1|Add0~90_combout ),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [29]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[29] .lut_mask = 16'hF0CC;
defparam \t1|ALUResult[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N14
cycloneive_lcell_comb \r_f|registers~31 (
// Equation(s):
// \r_f|registers~31_combout  = (\rst~input_o  & \t1|ALUResult [30])

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\t1|ALUResult [30]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|registers~31_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~31 .lut_mask = 16'hA0A0;
defparam \r_f|registers~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N6
cycloneive_lcell_comb \r_f|registers[0][30]~feeder (
// Equation(s):
// \r_f|registers[0][30]~feeder_combout  = \r_f|registers~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\r_f|registers~31_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|registers[0][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[0][30]~feeder .lut_mask = 16'hF0F0;
defparam \r_f|registers[0][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N7
dffeas \r_f|registers[0][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[0][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][30] .is_wysiwyg = "true";
defparam \r_f|registers[0][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N20
cycloneive_lcell_comb \r_f|Mux1~0 (
// Equation(s):
// \r_f|Mux1~0_combout  = (\r_f|registers[0][30]~q  & (\sw[1]~input_o  $ (!\sw[0]~input_o )))

	.dataa(gnd),
	.datab(\sw[1]~input_o ),
	.datac(\sw[0]~input_o ),
	.datad(\r_f|registers[0][30]~q ),
	.cin(gnd),
	.combout(\r_f|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux1~0 .lut_mask = 16'hC300;
defparam \r_f|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y69_N9
dffeas \r_f|RD1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[30] .is_wysiwyg = "true";
defparam \r_f|RD1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N16
cycloneive_lcell_comb \t1|Add0~92 (
// Equation(s):
// \t1|Add0~92_combout  = \r_f|RD1 [30] $ (((!\sw[0]~input_o  & \sw[1]~input_o )))

	.dataa(\r_f|RD1 [30]),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\t1|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~92 .lut_mask = 16'h99AA;
defparam \t1|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N14
cycloneive_lcell_comb \t1|Add0~93 (
// Equation(s):
// \t1|Add0~93_combout  = (\r_f|RD1 [30] & ((\t1|Add0~92_combout  & (\t1|Add0~91  & VCC)) # (!\t1|Add0~92_combout  & (!\t1|Add0~91 )))) # (!\r_f|RD1 [30] & ((\t1|Add0~92_combout  & (!\t1|Add0~91 )) # (!\t1|Add0~92_combout  & ((\t1|Add0~91 ) # (GND)))))
// \t1|Add0~94  = CARRY((\r_f|RD1 [30] & (!\t1|Add0~92_combout  & !\t1|Add0~91 )) # (!\r_f|RD1 [30] & ((!\t1|Add0~91 ) # (!\t1|Add0~92_combout ))))

	.dataa(\r_f|RD1 [30]),
	.datab(\t1|Add0~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\t1|Add0~91 ),
	.combout(\t1|Add0~93_combout ),
	.cout(\t1|Add0~94 ));
// synopsys translate_off
defparam \t1|Add0~93 .lut_mask = 16'h9617;
defparam \t1|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y69_N26
cycloneive_lcell_comb \t1|ALUResult[30] (
// Equation(s):
// \t1|ALUResult [30] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~93_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [30])))

	.dataa(gnd),
	.datab(\t1|Add0~93_combout ),
	.datac(\t1|ALUResult [30]),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [30]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[30] .lut_mask = 16'hCCF0;
defparam \t1|ALUResult[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N20
cycloneive_lcell_comb \r_f|registers~32 (
// Equation(s):
// \r_f|registers~32_combout  = (\t1|ALUResult [31] & \rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\t1|ALUResult [31]),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\r_f|registers~32_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~32 .lut_mask = 16'hF000;
defparam \r_f|registers~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N9
dffeas \r_f|registers[0][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[0][4]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[0][31] .is_wysiwyg = "true";
defparam \r_f|registers[0][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N8
cycloneive_lcell_comb \r_f|Mux0~0 (
// Equation(s):
// \r_f|Mux0~0_combout  = (\r_f|registers[0][31]~q  & (\sw[0]~input_o  $ (!\sw[1]~input_o )))

	.dataa(gnd),
	.datab(\sw[0]~input_o ),
	.datac(\r_f|registers[0][31]~q ),
	.datad(\sw[1]~input_o ),
	.cin(gnd),
	.combout(\r_f|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|Mux0~0 .lut_mask = 16'hC030;
defparam \r_f|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y69_N13
dffeas \r_f|RD1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|RD1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|RD1[31] .is_wysiwyg = "true";
defparam \r_f|RD1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y69_N18
cycloneive_lcell_comb \t1|Add0~95 (
// Equation(s):
// \t1|Add0~95_combout  = \r_f|RD1 [31] $ (((\sw[1]~input_o  & !\sw[0]~input_o )))

	.dataa(\sw[1]~input_o ),
	.datab(\sw[0]~input_o ),
	.datac(gnd),
	.datad(\r_f|RD1 [31]),
	.cin(gnd),
	.combout(\t1|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~95 .lut_mask = 16'hDD22;
defparam \t1|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N16
cycloneive_lcell_comb \t1|Add0~96 (
// Equation(s):
// \t1|Add0~96_combout  = \r_f|RD1 [31] $ (\t1|Add0~94  $ (!\t1|Add0~95_combout ))

	.dataa(gnd),
	.datab(\r_f|RD1 [31]),
	.datac(gnd),
	.datad(\t1|Add0~95_combout ),
	.cin(\t1|Add0~94 ),
	.combout(\t1|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \t1|Add0~96 .lut_mask = 16'h3CC3;
defparam \t1|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y69_N26
cycloneive_lcell_comb \t1|ALUResult[31] (
// Equation(s):
// \t1|ALUResult [31] = (GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & (\t1|Add0~96_combout )) # (!GLOBAL(\inst_ex[28]~0clkctrl_outclk ) & ((\t1|ALUResult [31])))

	.dataa(\t1|Add0~96_combout ),
	.datab(\t1|ALUResult [31]),
	.datac(gnd),
	.datad(\inst_ex[28]~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\t1|ALUResult [31]),
	.cout());
// synopsys translate_off
defparam \t1|ALUResult[31] .lut_mask = 16'hAACC;
defparam \t1|ALUResult[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N24
cycloneive_lcell_comb \r_f|registers~0 (
// Equation(s):
// \r_f|registers~0_combout  = (\t1|ALUResult [0]) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\t1|ALUResult [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_f|registers~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers~0 .lut_mask = 16'hF3F3;
defparam \r_f|registers~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y70_N30
cycloneive_lcell_comb \r_f|registers[1][6]~1 (
// Equation(s):
// \r_f|registers[1][6]~1_combout  = (\sw[0]~input_o  $ (\sw[1]~input_o )) # (!\rst~input_o )

	.dataa(\sw[0]~input_o ),
	.datab(\sw[1]~input_o ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\r_f|registers[1][6]~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][6]~1 .lut_mask = 16'h66FF;
defparam \r_f|registers[1][6]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y70_N25
dffeas \r_f|registers[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][0] .is_wysiwyg = "true";
defparam \r_f|registers[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N23
dffeas \r_f|registers[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][1] .is_wysiwyg = "true";
defparam \r_f|registers[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N15
dffeas \r_f|registers[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][2] .is_wysiwyg = "true";
defparam \r_f|registers[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N0
cycloneive_lcell_comb \r_f|registers[1][3]~feeder (
// Equation(s):
// \r_f|registers[1][3]~feeder_combout  = \r_f|registers~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~4_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][3]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N1
dffeas \r_f|registers[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][3] .is_wysiwyg = "true";
defparam \r_f|registers[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N29
dffeas \r_f|registers[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][4] .is_wysiwyg = "true";
defparam \r_f|registers[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N9
dffeas \r_f|registers[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][5] .is_wysiwyg = "true";
defparam \r_f|registers[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N10
cycloneive_lcell_comb \r_f|registers[1][6]~feeder (
// Equation(s):
// \r_f|registers[1][6]~feeder_combout  = \r_f|registers~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~7_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][6]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N11
dffeas \r_f|registers[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][6] .is_wysiwyg = "true";
defparam \r_f|registers[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N8
cycloneive_lcell_comb \r_f|registers[1][7]~feeder (
// Equation(s):
// \r_f|registers[1][7]~feeder_combout  = \r_f|registers~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~8_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][7]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N9
dffeas \r_f|registers[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][7] .is_wysiwyg = "true";
defparam \r_f|registers[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y71_N2
cycloneive_lcell_comb \r_f|registers[1][8]~feeder (
// Equation(s):
// \r_f|registers[1][8]~feeder_combout  = \r_f|registers~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~9_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][8]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y71_N3
dffeas \r_f|registers[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][8] .is_wysiwyg = "true";
defparam \r_f|registers[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N31
dffeas \r_f|registers[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][9] .is_wysiwyg = "true";
defparam \r_f|registers[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y70_N25
dffeas \r_f|registers[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][10] .is_wysiwyg = "true";
defparam \r_f|registers[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N19
dffeas \r_f|registers[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][11] .is_wysiwyg = "true";
defparam \r_f|registers[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N17
dffeas \r_f|registers[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][12] .is_wysiwyg = "true";
defparam \r_f|registers[1][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y70_N21
dffeas \r_f|registers[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][13] .is_wysiwyg = "true";
defparam \r_f|registers[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y72_N29
dffeas \r_f|registers[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][14] .is_wysiwyg = "true";
defparam \r_f|registers[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y72_N7
dffeas \r_f|registers[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][15] .is_wysiwyg = "true";
defparam \r_f|registers[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y72_N5
dffeas \r_f|registers[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][16] .is_wysiwyg = "true";
defparam \r_f|registers[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N30
cycloneive_lcell_comb \r_f|registers[1][17]~feeder (
// Equation(s):
// \r_f|registers[1][17]~feeder_combout  = \r_f|registers~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~18_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][17]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N31
dffeas \r_f|registers[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][17] .is_wysiwyg = "true";
defparam \r_f|registers[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N16
cycloneive_lcell_comb \r_f|registers[1][18]~feeder (
// Equation(s):
// \r_f|registers[1][18]~feeder_combout  = \r_f|registers~19_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~19_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][18]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N17
dffeas \r_f|registers[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][18] .is_wysiwyg = "true";
defparam \r_f|registers[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y70_N22
cycloneive_lcell_comb \r_f|registers[1][19]~feeder (
// Equation(s):
// \r_f|registers[1][19]~feeder_combout  = \r_f|registers~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~20_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][19]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y70_N23
dffeas \r_f|registers[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][19] .is_wysiwyg = "true";
defparam \r_f|registers[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N13
dffeas \r_f|registers[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][20] .is_wysiwyg = "true";
defparam \r_f|registers[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N23
dffeas \r_f|registers[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][21] .is_wysiwyg = "true";
defparam \r_f|registers[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N1
dffeas \r_f|registers[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][22] .is_wysiwyg = "true";
defparam \r_f|registers[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y70_N27
dffeas \r_f|registers[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][23] .is_wysiwyg = "true";
defparam \r_f|registers[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N3
dffeas \r_f|registers[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][24] .is_wysiwyg = "true";
defparam \r_f|registers[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N17
dffeas \r_f|registers[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][25] .is_wysiwyg = "true";
defparam \r_f|registers[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N1
dffeas \r_f|registers[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][26] .is_wysiwyg = "true";
defparam \r_f|registers[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N24
cycloneive_lcell_comb \r_f|registers[1][27]~feeder (
// Equation(s):
// \r_f|registers[1][27]~feeder_combout  = \r_f|registers~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~28_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][27]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N25
dffeas \r_f|registers[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][27] .is_wysiwyg = "true";
defparam \r_f|registers[1][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y69_N30
cycloneive_lcell_comb \r_f|registers[1][28]~feeder (
// Equation(s):
// \r_f|registers[1][28]~feeder_combout  = \r_f|registers~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r_f|registers~29_combout ),
	.cin(gnd),
	.combout(\r_f|registers[1][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_f|registers[1][28]~feeder .lut_mask = 16'hFF00;
defparam \r_f|registers[1][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y69_N31
dffeas \r_f|registers[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][28] .is_wysiwyg = "true";
defparam \r_f|registers[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y69_N17
dffeas \r_f|registers[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\r_f|registers~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][29] .is_wysiwyg = "true";
defparam \r_f|registers[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N5
dffeas \r_f|registers[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][30] .is_wysiwyg = "true";
defparam \r_f|registers[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y69_N27
dffeas \r_f|registers[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r_f|registers~32_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_f|registers[1][6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r_f|registers[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r_f|registers[1][31] .is_wysiwyg = "true";
defparam \r_f|registers[1][31] .power_up = "low";
// synopsys translate_on

assign ALUResult[0] = \ALUResult[0]~output_o ;

assign ALUResult[1] = \ALUResult[1]~output_o ;

assign ALUResult[2] = \ALUResult[2]~output_o ;

assign ALUResult[3] = \ALUResult[3]~output_o ;

assign ALUResult[4] = \ALUResult[4]~output_o ;

assign ALUResult[5] = \ALUResult[5]~output_o ;

assign ALUResult[6] = \ALUResult[6]~output_o ;

assign ALUResult[7] = \ALUResult[7]~output_o ;

assign ALUResult[8] = \ALUResult[8]~output_o ;

assign ALUResult[9] = \ALUResult[9]~output_o ;

assign ALUResult[10] = \ALUResult[10]~output_o ;

assign ALUResult[11] = \ALUResult[11]~output_o ;

assign ALUResult[12] = \ALUResult[12]~output_o ;

assign ALUResult[13] = \ALUResult[13]~output_o ;

assign ALUResult[14] = \ALUResult[14]~output_o ;

assign ALUResult[15] = \ALUResult[15]~output_o ;

assign ALUResult[16] = \ALUResult[16]~output_o ;

assign ALUResult[17] = \ALUResult[17]~output_o ;

assign ALUResult[18] = \ALUResult[18]~output_o ;

assign ALUResult[19] = \ALUResult[19]~output_o ;

assign ALUResult[20] = \ALUResult[20]~output_o ;

assign ALUResult[21] = \ALUResult[21]~output_o ;

assign ALUResult[22] = \ALUResult[22]~output_o ;

assign ALUResult[23] = \ALUResult[23]~output_o ;

assign ALUResult[24] = \ALUResult[24]~output_o ;

assign ALUResult[25] = \ALUResult[25]~output_o ;

assign ALUResult[26] = \ALUResult[26]~output_o ;

assign ALUResult[27] = \ALUResult[27]~output_o ;

assign ALUResult[28] = \ALUResult[28]~output_o ;

assign ALUResult[29] = \ALUResult[29]~output_o ;

assign ALUResult[30] = \ALUResult[30]~output_o ;

assign ALUResult[31] = \ALUResult[31]~output_o ;

assign RD1[0] = \RD1[0]~output_o ;

assign RD1[1] = \RD1[1]~output_o ;

assign RD1[2] = \RD1[2]~output_o ;

assign RD1[3] = \RD1[3]~output_o ;

assign RD1[4] = \RD1[4]~output_o ;

assign RD1[5] = \RD1[5]~output_o ;

assign RD1[6] = \RD1[6]~output_o ;

assign RD1[7] = \RD1[7]~output_o ;

assign RD1[8] = \RD1[8]~output_o ;

assign RD1[9] = \RD1[9]~output_o ;

assign RD1[10] = \RD1[10]~output_o ;

assign RD1[11] = \RD1[11]~output_o ;

assign RD1[12] = \RD1[12]~output_o ;

assign RD1[13] = \RD1[13]~output_o ;

assign RD1[14] = \RD1[14]~output_o ;

assign RD1[15] = \RD1[15]~output_o ;

assign RD1[16] = \RD1[16]~output_o ;

assign RD1[17] = \RD1[17]~output_o ;

assign RD1[18] = \RD1[18]~output_o ;

assign RD1[19] = \RD1[19]~output_o ;

assign RD1[20] = \RD1[20]~output_o ;

assign RD1[21] = \RD1[21]~output_o ;

assign RD1[22] = \RD1[22]~output_o ;

assign RD1[23] = \RD1[23]~output_o ;

assign RD1[24] = \RD1[24]~output_o ;

assign RD1[25] = \RD1[25]~output_o ;

assign RD1[26] = \RD1[26]~output_o ;

assign RD1[27] = \RD1[27]~output_o ;

assign RD1[28] = \RD1[28]~output_o ;

assign RD1[29] = \RD1[29]~output_o ;

assign RD1[30] = \RD1[30]~output_o ;

assign RD1[31] = \RD1[31]~output_o ;

assign RD2[0] = \RD2[0]~output_o ;

assign RD2[1] = \RD2[1]~output_o ;

assign RD2[2] = \RD2[2]~output_o ;

assign RD2[3] = \RD2[3]~output_o ;

assign RD2[4] = \RD2[4]~output_o ;

assign RD2[5] = \RD2[5]~output_o ;

assign RD2[6] = \RD2[6]~output_o ;

assign RD2[7] = \RD2[7]~output_o ;

assign RD2[8] = \RD2[8]~output_o ;

assign RD2[9] = \RD2[9]~output_o ;

assign RD2[10] = \RD2[10]~output_o ;

assign RD2[11] = \RD2[11]~output_o ;

assign RD2[12] = \RD2[12]~output_o ;

assign RD2[13] = \RD2[13]~output_o ;

assign RD2[14] = \RD2[14]~output_o ;

assign RD2[15] = \RD2[15]~output_o ;

assign RD2[16] = \RD2[16]~output_o ;

assign RD2[17] = \RD2[17]~output_o ;

assign RD2[18] = \RD2[18]~output_o ;

assign RD2[19] = \RD2[19]~output_o ;

assign RD2[20] = \RD2[20]~output_o ;

assign RD2[21] = \RD2[21]~output_o ;

assign RD2[22] = \RD2[22]~output_o ;

assign RD2[23] = \RD2[23]~output_o ;

assign RD2[24] = \RD2[24]~output_o ;

assign RD2[25] = \RD2[25]~output_o ;

assign RD2[26] = \RD2[26]~output_o ;

assign RD2[27] = \RD2[27]~output_o ;

assign RD2[28] = \RD2[28]~output_o ;

assign RD2[29] = \RD2[29]~output_o ;

assign RD2[30] = \RD2[30]~output_o ;

assign RD2[31] = \RD2[31]~output_o ;

assign prode_register_file[0] = \prode_register_file[0]~output_o ;

assign prode_register_file[1] = \prode_register_file[1]~output_o ;

assign prode_register_file[2] = \prode_register_file[2]~output_o ;

assign prode_register_file[3] = \prode_register_file[3]~output_o ;

assign prode_register_file[4] = \prode_register_file[4]~output_o ;

assign prode_register_file[5] = \prode_register_file[5]~output_o ;

assign prode_register_file[6] = \prode_register_file[6]~output_o ;

assign prode_register_file[7] = \prode_register_file[7]~output_o ;

assign prode_register_file[8] = \prode_register_file[8]~output_o ;

assign prode_register_file[9] = \prode_register_file[9]~output_o ;

assign prode_register_file[10] = \prode_register_file[10]~output_o ;

assign prode_register_file[11] = \prode_register_file[11]~output_o ;

assign prode_register_file[12] = \prode_register_file[12]~output_o ;

assign prode_register_file[13] = \prode_register_file[13]~output_o ;

assign prode_register_file[14] = \prode_register_file[14]~output_o ;

assign prode_register_file[15] = \prode_register_file[15]~output_o ;

assign prode_register_file[16] = \prode_register_file[16]~output_o ;

assign prode_register_file[17] = \prode_register_file[17]~output_o ;

assign prode_register_file[18] = \prode_register_file[18]~output_o ;

assign prode_register_file[19] = \prode_register_file[19]~output_o ;

assign prode_register_file[20] = \prode_register_file[20]~output_o ;

assign prode_register_file[21] = \prode_register_file[21]~output_o ;

assign prode_register_file[22] = \prode_register_file[22]~output_o ;

assign prode_register_file[23] = \prode_register_file[23]~output_o ;

assign prode_register_file[24] = \prode_register_file[24]~output_o ;

assign prode_register_file[25] = \prode_register_file[25]~output_o ;

assign prode_register_file[26] = \prode_register_file[26]~output_o ;

assign prode_register_file[27] = \prode_register_file[27]~output_o ;

assign prode_register_file[28] = \prode_register_file[28]~output_o ;

assign prode_register_file[29] = \prode_register_file[29]~output_o ;

assign prode_register_file[30] = \prode_register_file[30]~output_o ;

assign prode_register_file[31] = \prode_register_file[31]~output_o ;

assign display_led[0] = \display_led[0]~output_o ;

assign display_led[1] = \display_led[1]~output_o ;

assign display_led[2] = \display_led[2]~output_o ;

assign display_led[3] = \display_led[3]~output_o ;

assign display_led[4] = \display_led[4]~output_o ;

assign display_led[5] = \display_led[5]~output_o ;

assign display_led[6] = \display_led[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
