Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar  3 10:41:12 2020
| Host         : DESKTOP-MDIICNE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zeabus_hydrophone_timing_summary_routed.rpt -pb zeabus_hydrophone_timing_summary_routed.pb -rpx zeabus_hydrophone_timing_summary_routed.rpx -warn_on_violation
| Design       : zeabus_hydrophone
| Device       : 7a15t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: adc_d_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 303 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.077        0.000                      0                 1853        0.052        0.000                      0                 1853        6.833        0.000                       0                  1163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_gen/inst/clk_in     {0.000 19.231}     38.462          26.000          
  clk_64mhz_90_clk_pll  {3.906 11.719}     15.625          63.999          
  clk_64mhz_clk_pll     {0.000 7.813}      15.625          63.999          
  clkfbout_clk_pll      {0.000 19.231}     38.462          26.000          
clk_in                  {0.000 19.231}     38.462          26.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_gen/inst/clk_in                                                                                                                                                      14.171        0.000                       0                     1  
  clk_64mhz_90_clk_pll                                                                                                                                                    7.313        0.000                       0                    58  
  clk_64mhz_clk_pll           2.958        0.000                      0                 1797        0.052        0.000                      0                 1797        6.833        0.000                       0                  1100  
  clkfbout_clk_pll                                                                                                                                                       14.171        0.000                       0                     3  
clk_in                                                                                                                                                                   36.307        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_64mhz_90_clk_pll  clk_64mhz_clk_pll           2.077        0.000                      0                   56        3.490        0.000                      0                   56  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_gen/inst/clk_in
  To Clock:  clk_gen/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gen/inst/clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/clk_in }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         19.231      14.231     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_90_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_90_clk_pll
Waveform(ns):       { 3.906 11.719 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         15.625      13.470     BUFGCTRL_X0Y2   clk_64MHz_90_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X14Y39    adc2/adc/d0_out_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X14Y41    adc2/adc/d0_out_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X15Y39    adc2/adc/d0_out_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X14Y41    adc2/adc/d0_out_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         15.625      14.625     SLICE_X15Y45    adc2/adc/d0_out_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X13Y38    adc2/adc/d0_out_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X14Y44    adc2/adc/d0_out_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         15.625      14.625     SLICE_X13Y38    adc2/adc/d0_out_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X13Y38    adc2/adc/d0_out_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X13Y38    adc2/adc/d0_out_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X13Y38    adc2/adc/d0_out_reg[5]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X13Y38    adc2/adc/d0_out_reg[6]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X7Y53     adc1/adc/d0_out_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X14Y38    adc2/adc/d1_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y40    adc2/adc/d1_out_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y40    adc2/adc/d1_out_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y40    adc2/adc/d1_out_reg[12]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X15Y40    adc2/adc/d1_out_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y39    adc2/adc/d0_out_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y41    adc2/adc/d0_out_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y41    adc2/adc/d0_out_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X15Y39    adc2/adc/d0_out_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y41    adc2/adc/d0_out_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y41    adc2/adc/d0_out_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y45    adc2/adc/d0_out_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         7.813       7.313      SLICE_X15Y45    adc2/adc/d0_out_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X13Y38    adc2/adc/d0_out_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         7.813       7.313      SLICE_X14Y44    adc2/adc/d0_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLWR_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.231ns  (logic 1.024ns (31.693%)  route 2.207ns (68.307%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.782    11.818    slave_fifo/fifo_departure_n_17
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.942 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.420    12.362    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.118    12.480 r  slave_fifo/SLCS_i_3/O
                         net (fo=2, routed)           0.471    12.951    slave_fifo/SLCS_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.326    13.277 r  slave_fifo/SLWR_i_1/O
                         net (fo=2, routed)           0.533    13.810    slave_fifo/SLWR_i_1_n_0
    SLICE_X1Y35          FDSE                                         r  slave_fifo/SLWR_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y35          FDSE                                         r  slave_fifo/SLWR_reg/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X1Y35          FDSE (Setup_fdse_C_CE)      -0.205    16.769    slave_fifo/SLWR_reg
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/is_sending_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.112ns  (logic 0.822ns (26.411%)  route 2.290ns (73.589%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.867    11.902    slave_fifo/fifo_departure_n_17
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.026 r  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=5, routed)           0.693    12.719    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I0_O)        0.124    12.843 r  slave_fifo/is_sending_i_4/O
                         net (fo=1, routed)           0.403    13.246    slave_fifo/is_sending_i_4_n_0
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.118    13.364 r  slave_fifo/is_sending_i_2/O
                         net (fo=1, routed)           0.328    13.692    slave_fifo/is_sending_i_1_n_0
    SLICE_X2Y35          FDSE                                         r  slave_fifo/is_sending_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y35          FDSE                                         r  slave_fifo/is_sending_reg/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X2Y35          FDSE (Setup_fdse_C_D)       -0.218    16.756    slave_fifo/is_sending_reg
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -13.692    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.086ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/SLCS_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.104ns  (logic 1.024ns (32.992%)  route 2.080ns (67.008%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 17.141 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.782    11.818    slave_fifo/fifo_departure_n_17
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.942 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.420    12.362    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.118    12.480 r  slave_fifo/SLCS_i_3/O
                         net (fo=2, routed)           0.498    12.978    slave_fifo/SLCS_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.326    13.304 r  slave_fifo/SLCS_i_1/O
                         net (fo=1, routed)           0.379    13.683    slave_fifo/SLCS_i_1_n_0
    SLICE_X0Y37          FDSE                                         r  slave_fifo/SLCS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.515    17.141    slave_fifo/ifclk_out_OBUF
    SLICE_X0Y37          FDSE                                         r  slave_fifo/SLCS_reg/C
                         clock pessimism             -0.005    17.136    
                         clock uncertainty           -0.161    16.975    
    SLICE_X0Y37          FDSE (Setup_fdse_C_CE)      -0.205    16.770    slave_fifo/SLCS_reg
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -13.683    
  -------------------------------------------------------------------
                         slack                                  3.086    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.055ns  (logic 0.828ns (27.107%)  route 2.227ns (72.893%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.737    11.772    slave_fifo/fifo_departure_n_17
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.896 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.726    12.623    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.280    13.026    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.484    13.634    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[1]/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205    16.769    slave_fifo/FSM_sequential_master_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.055ns  (logic 0.828ns (27.107%)  route 2.227ns (72.893%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.737    11.772    slave_fifo/fifo_departure_n_17
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.896 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.726    12.623    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.280    13.026    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.484    13.634    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X1Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[2]/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X1Y36          FDRE (Setup_fdre_C_CE)      -0.205    16.769    slave_fifo/FSM_sequential_master_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.634    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.200ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/tx_rd_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        3.275ns  (logic 1.148ns (35.056%)  route 2.127ns (64.944%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.782    11.818    slave_fifo/fifo_departure_n_17
    SLICE_X3Y37          LUT6 (Prop_lut6_I5_O)        0.124    11.942 r  slave_fifo/FSM_sequential_master_state[3]_i_3/O
                         net (fo=2, routed)           0.420    12.362    slave_fifo/FSM_sequential_master_state[3]_i_3_n_0
    SLICE_X0Y37          LUT5 (Prop_lut5_I4_O)        0.118    12.480 r  slave_fifo/SLCS_i_3/O
                         net (fo=2, routed)           0.471    12.951    slave_fifo/SLCS_i_3_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I0_O)        0.326    13.277 r  slave_fifo/SLWR_i_1/O
                         net (fo=2, routed)           0.453    13.730    slave_fifo/SLWR_i_1_n_0
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124    13.854 r  slave_fifo/tx_rd_en_i_1/O
                         net (fo=1, routed)           0.000    13.854    slave_fifo/tx_rd_en_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  slave_fifo/tx_rd_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y35          FDRE                                         r  slave_fifo/tx_rd_en_reg/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.081    17.055    slave_fifo/tx_rd_en_reg
  -------------------------------------------------------------------
                         required time                         17.055    
                         arrival time                         -13.854    
  -------------------------------------------------------------------
                         slack                                  3.200    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.914ns  (logic 0.828ns (28.410%)  route 2.086ns (71.590%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.737    11.772    slave_fifo/fifo_departure_n_17
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.896 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.726    12.623    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.280    13.026    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.344    13.494    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X0Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[0]/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X0Y36          FDRE (Setup_fdre_C_CE)      -0.205    16.769    slave_fifo/FSM_sequential_master_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.275ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/FSM_sequential_master_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.914ns  (logic 0.828ns (28.410%)  route 2.086ns (71.590%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 17.140 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.737    11.772    slave_fifo/fifo_departure_n_17
    SLICE_X1Y35          LUT6 (Prop_lut6_I2_O)        0.124    11.896 r  slave_fifo/FSM_sequential_master_state[3]_i_10/O
                         net (fo=3, routed)           0.726    12.623    slave_fifo/FSM_sequential_master_state[3]_i_10_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    12.747 r  slave_fifo/FSM_sequential_master_state[3]_i_4/O
                         net (fo=1, routed)           0.280    13.026    slave_fifo/FSM_sequential_master_state[3]_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.124    13.150 r  slave_fifo/FSM_sequential_master_state[3]_i_1/O
                         net (fo=4, routed)           0.344    13.494    slave_fifo/FSM_sequential_master_state[3]_i_1_n_0
    SLICE_X0Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.514    17.140    slave_fifo/ifclk_out_OBUF
    SLICE_X0Y36          FDRE                                         r  slave_fifo/FSM_sequential_master_state_reg[3]/C
                         clock pessimism             -0.005    17.135    
                         clock uncertainty           -0.161    16.974    
    SLICE_X0Y36          FDRE (Setup_fdre_C_CE)      -0.205    16.769    slave_fifo/FSM_sequential_master_state_reg[3]
  -------------------------------------------------------------------
                         required time                         16.769    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                  3.275    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/PKTEND_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.618ns  (logic 0.936ns (35.756%)  route 1.682ns (64.244%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 17.141 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.867    11.902    slave_fifo/fifo_departure_n_17
    SLICE_X1Y36          LUT4 (Prop_lut4_I3_O)        0.153    12.055 r  slave_fifo/PKTEND_i_2/O
                         net (fo=1, routed)           0.436    12.491    slave_fifo/PKTEND_i_2_n_0
    SLICE_X1Y37          LUT5 (Prop_lut5_I0_O)        0.327    12.818 r  slave_fifo/PKTEND_i_1/O
                         net (fo=1, routed)           0.379    13.197    slave_fifo/PKTEND_i_1_n_0
    SLICE_X1Y37          FDSE                                         r  slave_fifo/PKTEND_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.515    17.141    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y37          FDSE                                         r  slave_fifo/PKTEND_reg/C
                         clock pessimism             -0.005    17.136    
                         clock uncertainty           -0.161    16.975    
    SLICE_X1Y37          FDSE (Setup_fdse_C_CE)      -0.205    16.770    slave_fifo/PKTEND_reg
  -------------------------------------------------------------------
                         required time                         16.770    
                         arrival time                         -13.197    
  -------------------------------------------------------------------
                         slack                                  3.572    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll'  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/u16WrCounter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_clk_pll fall@7.813ns)
  Data Path Delay:        2.540ns  (logic 0.704ns (27.718%)  route 1.836ns (72.282%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 17.143 - 15.625 ) 
    Source Clock Delay      (SCD):    2.767ns = ( 10.579 - 7.813 ) 
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll fall edge)
                                                      7.813     7.813 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     7.813 f  sysclk_buf/O
                         net (fo=1, routed)           1.598     9.411    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.350     6.061 f  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655     7.717    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.813 f  clk_64MHz_buf/O
                         net (fo=1102, routed)        2.116     9.929    slave_fifo/ifclk_out_OBUF
    SLICE_X1Y30          LUT1 (Prop_lut1_I0_O)        0.124    10.053 r  slave_fifo/fifo_departure_i_1/O
                         net (fo=2, routed)           0.527    10.579    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X1Y30          FDSE                                         r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDSE (Prop_fdse_C_Q)         0.456    11.035 f  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=8, routed)           0.867    11.902    slave_fifo/fifo_departure_n_17
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.124    12.026 f  slave_fifo/FSM_sequential_master_state[2]_i_2/O
                         net (fo=5, routed)           0.462    12.488    slave_fifo/FSM_sequential_master_state[2]_i_2_n_0
    SLICE_X2Y36          LUT6 (Prop_lut6_I0_O)        0.124    12.612 r  slave_fifo/u16WrCounter[0]_i_1/O
                         net (fo=16, routed)          0.507    13.119    slave_fifo/u16WrCounter[0]_i_1_n_0
    SLICE_X2Y40          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.517    17.143    slave_fifo/ifclk_out_OBUF
    SLICE_X2Y40          FDRE                                         r  slave_fifo/u16WrCounter_reg[12]/C
                         clock pessimism             -0.005    17.138    
                         clock uncertainty           -0.161    16.977    
    SLICE_X2Y40          FDRE (Setup_fdre_C_CE)      -0.169    16.808    slave_fifo/u16WrCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         16.808    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  3.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.547%)  route 0.222ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.562     0.562    packetizer_inst/ifclk_out_OBUF
    SLICE_X9Y34          FDRE                                         r  packetizer_inst/d_out_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  packetizer_inst/d_out_reg[45]/Q
                         net (fo=1, routed)           0.222     0.912    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[18]
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.871     0.871    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243     0.860    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.173%)  route 0.216ns (56.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.565     0.565    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X8Y51          FDRE                                         r  adc1/avg_filter1/d_acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  adc1/avg_filter1/d_acc_reg[8]/Q
                         net (fo=3, routed)           0.216     0.945    adc1/avg_filter1/d_acc_reg_n_0_[8]
    SLICE_X9Y47          FDRE                                         r  adc1/avg_filter1/d_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.837     0.837    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X9Y47          FDRE                                         r  adc1/avg_filter1/d_out_reg[4]/C
                         clock pessimism              0.000     0.837    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.055     0.892    adc1/avg_filter1/d_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.828%)  route 0.229ns (64.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.561     0.561    packetizer_inst/ifclk_out_OBUF
    SLICE_X9Y33          FDRE                                         r  packetizer_inst/d_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDRE (Prop_fdre_C_Q)         0.128     0.689 r  packetizer_inst/d_out_reg[29]/Q
                         net (fo=1, routed)           0.229     0.918    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[11]
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.871     0.871    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.243     0.860    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.884%)  route 0.229ns (64.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.562     0.562    packetizer_inst/ifclk_out_OBUF
    SLICE_X9Y34          FDRE                                         r  packetizer_inst/d_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.128     0.690 r  packetizer_inst/d_out_reg[27]/Q
                         net (fo=1, routed)           0.229     0.918    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[9]
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.871     0.871    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.617    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.242     0.859    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.997%)  route 0.268ns (62.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.560     0.560    packetizer_inst/ifclk_out_OBUF
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/d_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  packetizer_inst/d_out_reg[20]/Q
                         net (fo=1, routed)           0.268     0.991    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[13]
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.866     0.866    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     0.928    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.365%)  route 0.295ns (67.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.557     0.557    packetizer_inst/ifclk_out_OBUF
    SLICE_X11Y29         FDRE                                         r  packetizer_inst/d_out_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  packetizer_inst/d_out_reg[49]/Q
                         net (fo=1, routed)           0.295     0.992    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[28]
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.866     0.866    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     0.928    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[59]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.148ns (38.261%)  route 0.239ns (61.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.559     0.559    packetizer_inst/ifclk_out_OBUF
    SLICE_X10Y31         FDSE                                         r  packetizer_inst/d_out_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y31         FDSE (Prop_fdse_C_Q)         0.148     0.707 r  packetizer_inst/d_out_reg[59]/Q
                         net (fo=1, routed)           0.239     0.945    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[23]
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.871     0.871    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y6          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     0.879    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 packetizer_inst/d_out_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.148ns (37.705%)  route 0.245ns (62.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.560     0.560    packetizer_inst/ifclk_out_OBUF
    SLICE_X10Y32         FDRE                                         r  packetizer_inst/d_out_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.148     0.708 r  packetizer_inst/d_out_reg[37]/Q
                         net (fo=1, routed)           0.245     0.952    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.866     0.866    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y5          RAMB36E1                                     r  slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.243     0.875    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_acc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.352ns (71.866%)  route 0.138ns (28.134%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X8Y49          FDRE                                         r  adc1/avg_filter1/d_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc1/avg_filter1/d_acc_reg[3]/Q
                         net (fo=2, routed)           0.137     0.868    adc1/avg_filter1/d_acc_reg_n_0_[3]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.044     0.912 r  adc1/avg_filter1/d_acc0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.912    adc1/avg_filter1/p_0_out[3]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.003 r  adc1/avg_filter1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.003    adc1/avg_filter1/d_acc0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.056 r  adc1/avg_filter1/d_acc0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.056    adc1/avg_filter1/d_acc[4]
    SLICE_X8Y50          FDRE                                         r  adc1/avg_filter1/d_acc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.834     0.834    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X8Y50          FDRE                                         r  adc1/avg_filter1/d_acc_reg[4]/C
                         clock pessimism              0.000     0.834    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     0.968    adc1/avg_filter1/d_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 adc1/avg_filter1/d_acc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Destination:            adc1/avg_filter1/d_acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_clk_pll rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.365ns (72.594%)  route 0.138ns (27.406%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     0.554    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.567     0.567    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X8Y49          FDRE                                         r  adc1/avg_filter1/d_acc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  adc1/avg_filter1/d_acc_reg[3]/Q
                         net (fo=2, routed)           0.137     0.868    adc1/avg_filter1/d_acc_reg_n_0_[3]
    SLICE_X8Y49          LUT2 (Prop_lut2_I0_O)        0.044     0.912 r  adc1/avg_filter1/d_acc0_carry_i_1__0/O
                         net (fo=1, routed)           0.000     0.912    adc1/avg_filter1/p_0_out[3]
    SLICE_X8Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.091     1.003 r  adc1/avg_filter1/d_acc0_carry/CO[3]
                         net (fo=1, routed)           0.001     1.003    adc1/avg_filter1/d_acc0_carry_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.069 r  adc1/avg_filter1/d_acc0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.069    adc1/avg_filter1/d_acc[6]
    SLICE_X8Y50          FDRE                                         r  adc1/avg_filter1/d_acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.834     0.834    adc1/avg_filter1/ifclk_out_OBUF
    SLICE_X8Y50          FDRE                                         r  adc1/avg_filter1/d_acc_reg[6]/C
                         clock pessimism              0.000     0.834    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.134     0.968    adc1/avg_filter1/d_acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_64mhz_clk_pll
Waveform(ns):       { 0.000 7.813 }
Period(ns):         15.625
Sources:            { clk_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y6     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y18    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB18_X0Y18    slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y5     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.625      13.049     RAMB36_X0Y5     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.625      13.470     BUFGCTRL_X0Y0   clk_64MHz_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         15.625      14.376     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X36Y46    adc_clk_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.625      14.625     SLICE_X36Y46    adc_clk_cnt_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.625      144.375    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y30    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y50     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y30    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y31     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y31     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y50     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y31     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y30    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X10Y30    slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y41     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y50     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y50     slave_fifo/fifo_arrival/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.813       6.833      SLICE_X2Y31     slave_fifo/fifo_departure/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         38.462      36.307     BUFGCTRL_X0Y3   clk_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         38.462      37.213     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        38.462      14.171     PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       38.462      121.538    PLLE2_ADV_X1Y0  clk_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       36.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 19.231 }
Period(ns):         38.462
Sources:            { clk_in }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         38.462      36.307     BUFGCTRL_X0Y4  sysclk_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_64mhz_90_clk_pll
  To Clock:  clk_64mhz_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.093ns  (logic 0.484ns (44.274%)  route 0.609ns (55.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 17.074 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.484    13.769 r  adc2/adc/d1_out_reg[6]/Q
                         net (fo=1, routed)           0.609    14.378    adc2/m_filter2/d_reg[13]_0[6]
    SLICE_X13Y39         FDRE                                         r  adc2/m_filter2/d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.448    17.074    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X13Y39         FDRE                                         r  adc2/m_filter2/d_reg[6]/C
                         clock pessimism             -0.084    16.989    
                         clock uncertainty           -0.281    16.708    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.253    16.455    adc2/m_filter2/d_reg[6]
  -------------------------------------------------------------------
                         required time                         16.455    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  2.077    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.004ns  (logic 0.484ns (48.207%)  route 0.520ns (51.793%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 17.074 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.484    13.769 r  adc2/adc/d1_out_reg[4]/Q
                         net (fo=1, routed)           0.520    14.289    adc2/m_filter2/d_reg[13]_0[4]
    SLICE_X13Y39         FDRE                                         r  adc2/m_filter2/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.448    17.074    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X13Y39         FDRE                                         r  adc2/m_filter2/d_reg[4]/C
                         clock pessimism             -0.084    16.989    
                         clock uncertainty           -0.281    16.708    
    SLICE_X13Y39         FDRE (Setup_fdre_C_D)       -0.244    16.464    adc2/m_filter2/d_reg[4]
  -------------------------------------------------------------------
                         required time                         16.464    
                         arrival time                         -14.289    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.008ns  (logic 0.484ns (48.029%)  route 0.524ns (51.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 17.065 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X12Y54         FDRE                                         r  adc1/adc/d1_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[9]/Q
                         net (fo=1, routed)           0.524    14.284    adc1/m_filter2/d_reg[13]_0[9]
    SLICE_X13Y53         FDRE                                         r  adc1/m_filter2/d_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.440    17.065    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X13Y53         FDRE                                         r  adc1/m_filter2/d_reg[9]/C
                         clock pessimism             -0.084    16.981    
                         clock uncertainty           -0.281    16.700    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)       -0.218    16.482    adc1/m_filter2/d_reg[9]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.000ns  (logic 0.484ns (48.414%)  route 0.516ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 17.073 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.484    13.769 r  adc2/adc/d1_out_reg[2]/Q
                         net (fo=1, routed)           0.516    14.285    adc2/m_filter2/d_reg[13]_0[2]
    SLICE_X12Y38         FDRE                                         r  adc2/m_filter2/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.447    17.073    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X12Y38         FDRE                                         r  adc2/m_filter2/d_reg[2]/C
                         clock pessimism             -0.084    16.988    
                         clock uncertainty           -0.281    16.707    
    SLICE_X12Y38         FDRE (Setup_fdre_C_D)       -0.202    16.505    adc2/m_filter2/d_reg[2]
  -------------------------------------------------------------------
                         required time                         16.505    
                         arrival time                         -14.285    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 adc1/adc/d1_out_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter2/d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        0.952ns  (logic 0.484ns (50.823%)  route 0.468ns (49.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 17.065 - 15.625 ) 
    Source Clock Delay      (SCD):    1.557ns = ( 13.276 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.557    13.276    adc1/adc/clk_64MHz_90
    SLICE_X12Y54         FDRE                                         r  adc1/adc/d1_out_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.484    13.760 r  adc1/adc/d1_out_reg[6]/Q
                         net (fo=1, routed)           0.468    14.228    adc1/m_filter2/d_reg[13]_0[6]
    SLICE_X14Y53         FDRE                                         r  adc1/m_filter2/d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.440    17.065    adc1/m_filter2/ifclk_out_OBUF
    SLICE_X14Y53         FDRE                                         r  adc1/m_filter2/d_reg[6]/C
                         clock pessimism             -0.084    16.981    
                         clock uncertainty           -0.281    16.700    
    SLICE_X14Y53         FDRE (Setup_fdre_C_D)       -0.217    16.483    adc1/m_filter2/d_reg[6]
  -------------------------------------------------------------------
                         required time                         16.483    
                         arrival time                         -14.228    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.086ns  (logic 0.524ns (48.269%)  route 0.562ns (51.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 17.073 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.524    13.809 r  adc2/adc/d1_out_reg[1]/Q
                         net (fo=1, routed)           0.562    14.371    adc2/m_filter2/d_reg[13]_0[1]
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.447    17.073    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[1]/C
                         clock pessimism             -0.084    16.988    
                         clock uncertainty           -0.281    16.707    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.081    16.626    adc2/m_filter2/d_reg[1]
  -------------------------------------------------------------------
                         required time                         16.626    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.269ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.092ns  (logic 0.524ns (47.966%)  route 0.568ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 17.073 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.524    13.809 r  adc2/adc/d1_out_reg[3]/Q
                         net (fo=1, routed)           0.568    14.378    adc2/m_filter2/d_reg[13]_0[3]
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.447    17.073    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[3]/C
                         clock pessimism             -0.084    16.988    
                         clock uncertainty           -0.281    16.707    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.061    16.646    adc2/m_filter2/d_reg[3]
  -------------------------------------------------------------------
                         required time                         16.646    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  2.269    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.092ns  (logic 0.524ns (47.966%)  route 0.568ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 17.073 - 15.625 ) 
    Source Clock Delay      (SCD):    1.566ns = ( 13.285 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.566    13.285    adc2/adc/clk_64MHz_90
    SLICE_X14Y38         FDRE                                         r  adc2/adc/d1_out_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.524    13.809 r  adc2/adc/d1_out_reg[5]/Q
                         net (fo=1, routed)           0.568    14.378    adc2/m_filter2/d_reg[13]_0[5]
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.447    17.073    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X15Y38         FDRE                                         r  adc2/m_filter2/d_reg[5]/C
                         clock pessimism             -0.084    16.988    
                         clock uncertainty           -0.281    16.707    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.058    16.649    adc2/m_filter2/d_reg[5]
  -------------------------------------------------------------------
                         required time                         16.649    
                         arrival time                         -14.378    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        0.891ns  (logic 0.422ns (47.382%)  route 0.469ns (52.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 13.286 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.567    13.286    adc2/adc/clk_64MHz_90
    SLICE_X15Y40         FDRE                                         r  adc2/adc/d1_out_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.422    13.708 r  adc2/adc/d1_out_reg[12]/Q
                         net (fo=1, routed)           0.469    14.177    adc2/m_filter2/d_reg[13]_0[12]
    SLICE_X13Y41         FDRE                                         r  adc2/m_filter2/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.449    17.075    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X13Y41         FDRE                                         r  adc2/m_filter2/d_reg[12]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.253    16.456    adc2/m_filter2/d_reg[12]
  -------------------------------------------------------------------
                         required time                         16.456    
                         arrival time                         -14.177    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 adc2/adc/d1_out_reg[13]/C
                            (falling edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter2/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.906ns  (clk_64mhz_clk_pll rise@15.625ns - clk_64mhz_90_clk_pll fall@11.719ns)
  Data Path Delay:        1.076ns  (logic 0.459ns (42.657%)  route 0.617ns (57.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 17.075 - 15.625 ) 
    Source Clock Delay      (SCD):    1.567ns = ( 13.286 - 11.719 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll fall edge)
                                                     11.719    11.719 f  
    BUFGCTRL_X0Y4        BUFG                         0.000    11.719 f  sysclk_buf/O
                         net (fo=1, routed)           1.598    13.317    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.350     9.967 f  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    11.623    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    11.719 f  clk_64MHz_90_buf/O
                         net (fo=56, routed)          1.567    13.286    adc2/adc/clk_64MHz_90
    SLICE_X15Y40         FDSE                                         r  adc2/adc/d1_out_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDSE (Prop_fdse_C_Q)         0.459    13.745 r  adc2/adc/d1_out_reg[13]/Q
                         net (fo=1, routed)           0.617    14.362    adc2/m_filter2/d_reg[13]_0[13]
    SLICE_X13Y41         FDRE                                         r  adc2/m_filter2/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                     15.625    15.625 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    15.625 r  sysclk_buf/O
                         net (fo=1, routed)           1.479    17.105    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146    13.958 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    15.534    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.625 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        1.449    17.075    adc2/m_filter2/ifclk_out_OBUF
    SLICE_X13Y41         FDRE                                         r  adc2/m_filter2/d_reg[13]/C
                         clock pessimism             -0.084    16.990    
                         clock uncertainty           -0.281    16.709    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.061    16.648    adc2/m_filter2/d_reg[13]
  -------------------------------------------------------------------
                         required time                         16.648    
                         arrival time                         -14.362    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.490ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns = ( 4.497 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.591     4.497    adc1/adc/clk_64MHz_90
    SLICE_X7Y53          FDSE                                         r  adc1/adc/d0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDSE (Prop_fdse_C_Q)         0.141     4.638 r  adc1/adc/d0_out_reg[12]/Q
                         net (fo=1, routed)           0.112     4.750    adc1/m_filter1/D[12]
    SLICE_X7Y54          FDRE                                         r  adc1/m_filter1/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.861     0.861    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X7Y54          FDRE                                         r  adc1/m_filter1/d_reg[12]/C
                         clock pessimism              0.048     0.909    
                         clock uncertainty            0.281     1.190    
    SLICE_X7Y54          FDRE (Hold_fdre_C_D)         0.070     1.260    adc1/m_filter1/d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.492ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc1/adc/clk_64MHz_90
    SLICE_X9Y52          FDSE                                         r  adc1/adc/d0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDSE (Prop_fdse_C_Q)         0.141     4.612 r  adc1/adc/d0_out_reg[3]/Q
                         net (fo=1, routed)           0.112     4.724    adc1/m_filter1/D[3]
    SLICE_X9Y53          FDRE                                         r  adc1/m_filter1/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.833     0.833    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y53          FDRE                                         r  adc1/m_filter1/d_reg[3]/C
                         clock pessimism              0.048     0.881    
                         clock uncertainty            0.281     1.162    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.070     1.232    adc1/m_filter1/d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  3.492    

Slack (MET) :             3.496ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc1/adc/clk_64MHz_90
    SLICE_X9Y52          FDSE                                         r  adc1/adc/d0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDSE (Prop_fdse_C_Q)         0.141     4.612 r  adc1/adc/d0_out_reg[4]/Q
                         net (fo=1, routed)           0.112     4.724    adc1/m_filter1/D[4]
    SLICE_X9Y53          FDRE                                         r  adc1/m_filter1/d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.833     0.833    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X9Y53          FDRE                                         r  adc1/m_filter1/d_reg[4]/C
                         clock pessimism              0.048     0.881    
                         clock uncertainty            0.281     1.162    
    SLICE_X9Y53          FDRE (Hold_fdre_C_D)         0.066     1.228    adc1/m_filter1/d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.502ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns = ( 4.470 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.564     4.470    adc1/adc/clk_64MHz_90
    SLICE_X11Y54         FDSE                                         r  adc1/adc/d0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDSE (Prop_fdse_C_Q)         0.141     4.611 r  adc1/adc/d0_out_reg[0]/Q
                         net (fo=1, routed)           0.112     4.723    adc1/m_filter1/D[0]
    SLICE_X10Y55         FDRE                                         r  adc1/m_filter1/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.833     0.833    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X10Y55         FDRE                                         r  adc1/m_filter1/d_reg[0]/C
                         clock pessimism              0.048     0.881    
                         clock uncertainty            0.281     1.162    
    SLICE_X10Y55         FDRE (Hold_fdre_C_D)         0.059     1.221    adc1/m_filter1/d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           4.723    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.514ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc1/adc/clk_64MHz_90
    SLICE_X10Y51         FDRE                                         r  adc1/adc/d0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     4.635 r  adc1/adc/d0_out_reg[13]/Q
                         net (fo=1, routed)           0.112     4.747    adc1/m_filter1/D[13]
    SLICE_X11Y52         FDRE                                         r  adc1/m_filter1/d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.834     0.834    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X11Y52         FDRE                                         r  adc1/m_filter1/d_reg[13]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X11Y52         FDRE (Hold_fdre_C_D)         0.070     1.233    adc1/m_filter1/d_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.523ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X14Y42         FDSE                                         r  adc2/adc/d0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDSE (Prop_fdse_C_Q)         0.164     4.635 r  adc2/adc/d0_out_reg[7]/Q
                         net (fo=1, routed)           0.112     4.747    adc2/m_filter1/D[7]
    SLICE_X14Y43         FDRE                                         r  adc2/m_filter1/d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.836     0.836    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X14Y43         FDRE                                         r  adc2/m_filter1/d_reg[7]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.281     1.164    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.060     1.224    adc2/m_filter1/d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.528ns  (arrival time - required time)
  Source:                 adc1/adc/d0_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc1/m_filter1/d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.740%)  route 0.141ns (46.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns = ( 4.469 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.563     4.469    adc1/adc/clk_64MHz_90
    SLICE_X10Y58         FDSE                                         r  adc1/adc/d0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         FDSE (Prop_fdse_C_Q)         0.164     4.633 r  adc1/adc/d0_out_reg[10]/Q
                         net (fo=1, routed)           0.141     4.774    adc1/m_filter1/D[10]
    SLICE_X10Y59         FDRE                                         r  adc1/m_filter1/d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.832     0.832    adc1/m_filter1/ifclk_out_OBUF
    SLICE_X10Y59         FDRE                                         r  adc1/m_filter1/d_reg[10]/C
                         clock pessimism              0.048     0.880    
                         clock uncertainty            0.281     1.161    
    SLICE_X10Y59         FDRE (Hold_fdre_C_D)         0.085     1.246    adc1/m_filter1/d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           4.774    
  -------------------------------------------------------------------
                         slack                                  3.528    

Slack (MET) :             3.531ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns = ( 4.472 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.566     4.472    adc2/adc/clk_64MHz_90
    SLICE_X14Y44         FDSE                                         r  adc2/adc/d0_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y44         FDSE (Prop_fdse_C_Q)         0.164     4.636 r  adc2/adc/d0_out_reg[2]/Q
                         net (fo=1, routed)           0.105     4.741    adc2/m_filter1/D[2]
    SLICE_X15Y44         FDRE                                         r  adc2/m_filter1/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.836     0.836    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X15Y44         FDRE                                         r  adc2/m_filter1/d_reg[2]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.281     1.164    
    SLICE_X15Y44         FDRE (Hold_fdre_C_D)         0.046     1.210    adc2/m_filter1/d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  3.531    

Slack (MET) :             3.535ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns = ( 4.471 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.565     4.471    adc2/adc/clk_64MHz_90
    SLICE_X14Y41         FDSE                                         r  adc2/adc/d0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDSE (Prop_fdse_C_Q)         0.164     4.635 r  adc2/adc/d0_out_reg[12]/Q
                         net (fo=1, routed)           0.116     4.751    adc2/m_filter1/D[12]
    SLICE_X14Y43         FDRE                                         r  adc2/m_filter1/d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.836     0.836    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X14Y43         FDRE                                         r  adc2/m_filter1/d_reg[12]/C
                         clock pessimism              0.048     0.883    
                         clock uncertainty            0.281     1.164    
    SLICE_X14Y43         FDRE (Hold_fdre_C_D)         0.052     1.216    adc2/m_filter1/d_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.537ns  (arrival time - required time)
  Source:                 adc2/adc/d0_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_64mhz_90_clk_pll  {rise@3.906ns fall@11.719ns period=15.625ns})
  Destination:            adc2/m_filter1/d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_64mhz_clk_pll  {rise@0.000ns fall@7.813ns period=15.625ns})
  Path Group:             clk_64mhz_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.906ns  (clk_64mhz_clk_pll rise@0.000ns - clk_64mhz_90_clk_pll rise@3.906ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.222%)  route 0.164ns (53.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.564ns = ( 4.470 - 3.906 ) 
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_64mhz_90_clk_pll rise edge)
                                                      3.906     3.906 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.906 r  sysclk_buf/O
                         net (fo=1, routed)           0.554     4.460    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.081     3.379 r  clk_gen/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501     3.880    clk_64MHz_90_raw
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.906 r  clk_64MHz_90_buf/O
                         net (fo=56, routed)          0.564     4.470    adc2/adc/clk_64MHz_90
    SLICE_X15Y39         FDSE                                         r  adc2/adc/d0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDSE (Prop_fdse_C_Q)         0.141     4.611 r  adc2/adc/d0_out_reg[11]/Q
                         net (fo=1, routed)           0.164     4.775    adc2/m_filter1/D[11]
    SLICE_X14Y40         FDRE                                         r  adc2/m_filter1/d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_64mhz_clk_pll rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  sysclk_buf/O
                         net (fo=1, routed)           0.822     0.822    clk_gen/inst/clk_in
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  clk_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    clk_64MHz_raw
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_64MHz_buf/O
                         net (fo=1102, routed)        0.835     0.835    adc2/m_filter1/ifclk_out_OBUF
    SLICE_X14Y40         FDRE                                         r  adc2/m_filter1/d_reg[11]/C
                         clock pessimism              0.048     0.882    
                         clock uncertainty            0.281     1.163    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.075     1.238    adc2/m_filter1/d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           4.775    
  -------------------------------------------------------------------
                         slack                                  3.537    





