{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569854428372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569854428372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 16:40:28 2019 " "Processing started: Mon Sep 30 16:40:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569854428372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569854428372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Perudo -c Perudo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569854428373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1569854428990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_DE1-RTL " "Found design unit 1: Perudo_DE1-RTL" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_DE1 " "Found entity 1: Perudo_DE1" {  } { { "Perudo_DE1.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_DE1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569854429564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file perudo_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 perudo_package " "Found design unit 1: perudo_package" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 perudo_package-body " "Found design unit 2: perudo_package-body" {  } { { "perudo_package.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/perudo_package.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569854429564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Datapath-RTL " "Found design unit 1: Perudo_Datapath-RTL" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Datapath " "Found entity 1: Perudo_Datapath" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569854429564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569854429564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "perudo_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file perudo_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Perudo_Controller-RTL " "Found design unit 1: Perudo_Controller-RTL" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569854429582 ""} { "Info" "ISGN_ENTITY_NAME" "1 Perudo_Controller " "Found entity 1: Perudo_Controller" {  } { { "Perudo_Controller.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569854429582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569854429582 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "MIN_ATTESA_CASUALE Perudo_Datapath.vhd(52) " "VHDL error at Perudo_Datapath.vhd(52): object \"MIN_ATTESA_CASUALE\" is used but not declared" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 52 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1569854429582 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "MAX_ATTESA_CASUALE Perudo_Datapath.vhd(52) " "VHDL error at Perudo_Datapath.vhd(52): object \"MAX_ATTESA_CASUALE\" is used but not declared" {  } { { "Perudo_Datapath.vhd" "" { Text "C:/Users/Simone/Desktop/Io/Università/magistrale/1 Anno/Sistemi Digitali/progettoGitHub/Perudo_FPGA/Perudo_Datapath.vhd" 52 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1 1569854429582 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569854429913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 30 16:40:29 2019 " "Processing ended: Mon Sep 30 16:40:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569854429913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569854429913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569854429913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569854429913 ""}
