# compile verilog/system verilog design source files
verilog generic_baseblocks_v2_1_0  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" \
"../../../../pyrpl.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" \

verilog axi_data_fifo_v2_1_6  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" \

verilog axi_infrastructure_v1_1_0  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" \

verilog axi_register_slice_v2_1_7  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" \

verilog axi_protocol_converter_v2_1_7  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" \
"../../../../pyrpl.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" \

verilog xil_defaultlib  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.ip_user_files/bd/system/ip/system_axi_protocol_converter_0_0/sim/system_axi_protocol_converter_0_0.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" \
"../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" \
"../../../../pyrpl.ip_user_files/bd/system/ip/system_processing_system7_0/sim/system_processing_system7_0.v" \
"../../../../pyrpl.ip_user_files/bd/system/ip/system_xadc_0/system_xadc_0.v" \
"../../../../pyrpl.ip_user_files/bd/system/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" \
"../../../../pyrpl.ip_user_files/bd/system/ip/system_xlconstant_0/sim/system_xlconstant_0.v" \
"../../../../pyrpl.ip_user_files/bd/system/hdl/system.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/axi_master.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/axi_slave.v" \
"../../../../../../../../redPitayaFpga/prj/v0.94/project/redpitaya.srcs/sources_1/new/fastSwitcher.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_adv_trigger.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ams.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_dsp.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_filter_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_hk.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iir_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_demodulator_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_fgen_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_iq_modulator_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_lpf_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pfd_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_prng.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_product_sat.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_ps.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_saturate.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_scope.v" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_trigger_block.v" \
"../../../../pyrpl.srcs/sources_1/bd/system/hdl/system_wrapper.v" \

sv xil_defaultlib  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pll.sv" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_pwm.sv" \

verilog xil_defaultlib  --include "../../../../pyrpl.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog" --include "../../../../pyrpl.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl" \
"../../../../pyrpl.srcs/sources_1/imports/rtl/red_pitaya_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
