/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : Q-2019.12-SP5-1
// Date      : Sun Nov  5 08:02:31 2023
/////////////////////////////////////////////////////////////


module firebird7_in_ctech_lib_clk_buf_0 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_0 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_0 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_0 ( 
        sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb, 
        tck_out, update_out, next_update_out, shift_out, capture_out, sel_out, 
        trstb_out, si, so, reg_si, reg_so, reg_sel, next_si, next_so );
  input sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb,
         si, reg_so, next_so;
  output tck_out, update_out, next_update_out, shift_out, capture_out, sel_out,
         trstb_out, so, reg_si, reg_sel, next_si;
  wire   update, shift, capture, sel, trstb, next_so, si, to_enable_int,
         update_L, sib_latch, n1, n4, n5, n6, n9, n10, n2, n7, n8;
  assign next_update_out = update;
  assign shift_out = shift;
  assign capture_out = capture;
  assign sel_out = sel;
  assign trstb_out = trstb;
  assign so = next_so;
  assign reg_si = si;

  i0sand002ab1n03x5 U3 ( .a(to_enable_int), .b(sel), .o(reg_sel) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_0 i_upm_dftb_clk_buf_tck_out ( .clkout(
        tck_out), .clk(tck) );
  i0sfvn003ab1d03x5 sib_reg ( .d(n10), .clk(tck), .rb(trstb), .o(next_si) );
  i0sfvn08bab1d02x5 to_enable_int_reg ( .d(sib_latch), .clkb(tck), .rb(trstb), 
        .s(n2), .o(to_enable_int) );
  i0sfvn08bab1d02x5 update_L_reg ( .d(update), .clkb(tck), .rb(trstb), .s(n2), 
        .o(update_L) );
  i0sfvn08bab1d02x5 sib_latch_reg ( .d(n9), .clkb(tck), .rb(trstb), .s(n2), 
        .o(sib_latch) );
  i0stilo00ab1n02x5 U4 ( .o(n2) );
  i0sobai22ab1n02x5 U5 ( .a(n1), .b(n8), .c(n1), .d(n7), .out0(n9) );
  i0snanp02ab1n03x5 U6 ( .a(update), .b(sel), .o1(n1) );
  i0sinv000tb1n03x5 U7 ( .a(n6), .o1(update_out) );
  i0saboi22ab1n02x7 U8 ( .c(update_L), .d(sib_reg_intel_design_select), .a(
        sib_reg_intel_design_select), .b(update), .out0(n6) );
  i0sobai22ab1n02x5 U9 ( .a(n4), .b(n7), .c(n5), .d(n4), .out0(n10) );
  i0snanp02ab1n03x5 U10 ( .a(shift), .b(sel), .o1(n4) );
  i0saoi022ab1n03x5 U11 ( .a(si), .b(n8), .c(reg_so), .d(sib_latch), .o1(n5)
         );
  i0sinv000tb1n03x5 U12 ( .a(sib_latch), .o1(n8) );
  i0sinv000tb1n03x5 U13 ( .a(next_si), .o1(n7) );
endmodule


module firebird7_in_ctech_lib_clk_buf_15 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_15 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_15 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_3 ( 
        sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb, 
        tck_out, update_out, next_update_out, shift_out, capture_out, sel_out, 
        trstb_out, si, so, reg_si, reg_so, reg_sel, next_si, next_so );
  input sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb,
         si, reg_so, next_so;
  output tck_out, update_out, next_update_out, shift_out, capture_out, sel_out,
         trstb_out, so, reg_si, reg_sel, next_si;
  wire   update, shift, capture, sel, trstb, next_so, si, to_enable_int,
         update_L, sib_latch, n2, n7, n8, n11, n12, n13, n14, n15, n16;
  assign next_update_out = update;
  assign shift_out = shift;
  assign capture_out = capture;
  assign sel_out = sel;
  assign trstb_out = trstb;
  assign so = next_so;
  assign reg_si = si;

  i0sand002ab1n03x5 U3 ( .a(to_enable_int), .b(sel), .o(reg_sel) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_15 i_upm_dftb_clk_buf_tck_out ( 
        .clkout(tck_out), .clk(tck) );
  i0sfvn003ab1d03x5 sib_reg ( .d(n11), .clk(tck), .rb(trstb), .o(next_si) );
  i0sfvn08bab1d02x5 to_enable_int_reg ( .d(sib_latch), .clkb(tck), .rb(trstb), 
        .s(n2), .o(to_enable_int) );
  i0sfvn08bab1d02x5 update_L_reg ( .d(update), .clkb(tck), .rb(trstb), .s(n2), 
        .o(update_L) );
  i0sfvn08bab1d02x5 sib_latch_reg ( .d(n12), .clkb(tck), .rb(trstb), .s(n2), 
        .o(sib_latch) );
  i0stilo00ab1n02x5 U4 ( .o(n2) );
  i0sobai22ab1n02x5 U5 ( .a(n16), .b(n8), .c(n16), .d(n7), .out0(n12) );
  i0snanp02ab1n03x5 U6 ( .a(update), .b(sel), .o1(n16) );
  i0sinv000tb1n03x5 U7 ( .a(n13), .o1(update_out) );
  i0saboi22ab1n02x7 U8 ( .c(update_L), .d(sib_reg_intel_design_select), .a(
        sib_reg_intel_design_select), .b(update), .out0(n13) );
  i0sobai22ab1n02x5 U9 ( .a(n15), .b(n7), .c(n14), .d(n15), .out0(n11) );
  i0snanp02ab1n03x5 U10 ( .a(shift), .b(sel), .o1(n15) );
  i0saoi022ab1n03x5 U11 ( .a(si), .b(n8), .c(reg_so), .d(sib_latch), .o1(n14)
         );
  i0sinv000tb1n03x5 U12 ( .a(sib_latch), .o1(n8) );
  i0sinv000tb1n03x5 U13 ( .a(next_si), .o1(n7) );
endmodule


module firebird7_in_ctech_lib_clk_buf_14 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_14 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_14 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_2 ( 
        sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb, 
        tck_out, update_out, next_update_out, shift_out, capture_out, sel_out, 
        trstb_out, si, so, reg_si, reg_so, reg_sel, next_si, next_so );
  input sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb,
         si, reg_so, next_so;
  output tck_out, update_out, next_update_out, shift_out, capture_out, sel_out,
         trstb_out, so, reg_si, reg_sel, next_si;
  wire   update, shift, capture, sel, trstb, next_so, si, to_enable_int,
         update_L, sib_latch, n2, n7, n8, n11, n12, n13, n14, n15, n16;
  assign next_update_out = update;
  assign shift_out = shift;
  assign capture_out = capture;
  assign sel_out = sel;
  assign trstb_out = trstb;
  assign so = next_so;
  assign reg_si = si;

  i0sand002ab1n03x5 U3 ( .a(to_enable_int), .b(sel), .o(reg_sel) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_14 i_upm_dftb_clk_buf_tck_out ( 
        .clkout(tck_out), .clk(tck) );
  i0sfvn003ab1d03x5 sib_reg ( .d(n11), .clk(tck), .rb(trstb), .o(next_si) );
  i0sfvn08bab1d02x5 to_enable_int_reg ( .d(sib_latch), .clkb(tck), .rb(trstb), 
        .s(n2), .o(to_enable_int) );
  i0sfvn08bab1d02x5 update_L_reg ( .d(update), .clkb(tck), .rb(trstb), .s(n2), 
        .o(update_L) );
  i0sfvn08bab1d02x5 sib_latch_reg ( .d(n12), .clkb(tck), .rb(trstb), .s(n2), 
        .o(sib_latch) );
  i0stilo00ab1n02x5 U4 ( .o(n2) );
  i0sinv000tb1n03x5 U5 ( .a(n13), .o1(update_out) );
  i0sobai22ab1n02x5 U6 ( .a(n16), .b(n8), .c(n16), .d(n7), .out0(n12) );
  i0snanp02ab1n03x5 U7 ( .a(update), .b(sel), .o1(n16) );
  i0sobai22ab1n02x5 U8 ( .a(n15), .b(n7), .c(n14), .d(n15), .out0(n11) );
  i0snanp02ab1n03x5 U9 ( .a(shift), .b(sel), .o1(n15) );
  i0saoi022ab1n03x5 U10 ( .a(si), .b(n8), .c(reg_so), .d(sib_latch), .o1(n14)
         );
  i0sinv000tb1n03x5 U11 ( .a(sib_latch), .o1(n8) );
  i0sinv000tb1n03x5 U12 ( .a(next_si), .o1(n7) );
  i0saboi22ab1n02x7 U13 ( .c(update_L), .d(sib_reg_intel_design_select), .a(
        sib_reg_intel_design_select), .b(update), .out0(n13) );
endmodule


module firebird7_in_ctech_lib_clk_buf_13 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_13 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_13 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_1 ( 
        sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb, 
        tck_out, update_out, next_update_out, shift_out, capture_out, sel_out, 
        trstb_out, si, so, reg_si, reg_so, reg_sel, next_si, next_so );
  input sib_reg_intel_design_select, tck, capture, shift, update, sel, trstb,
         si, reg_so, next_so;
  output tck_out, update_out, next_update_out, shift_out, capture_out, sel_out,
         trstb_out, so, reg_si, reg_sel, next_si;
  wire   update, shift, capture, sel, trstb, next_so, si, to_enable_int,
         update_L, sib_latch, n2, n7, n8, n11, n12, n13, n14, n15, n16;
  assign next_update_out = update;
  assign shift_out = shift;
  assign capture_out = capture;
  assign sel_out = sel;
  assign trstb_out = trstb;
  assign so = next_so;
  assign reg_si = si;

  i0sand002ab1n03x5 U3 ( .a(to_enable_int), .b(sel), .o(reg_sel) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_13 i_upm_dftb_clk_buf_tck_out ( 
        .clkout(tck_out), .clk(tck) );
  i0sfvn003ab1d03x5 sib_reg ( .d(n11), .clk(tck), .rb(trstb), .o(next_si) );
  i0sfvn08bab1d02x5 to_enable_int_reg ( .d(sib_latch), .clkb(tck), .rb(trstb), 
        .s(n2), .o(to_enable_int) );
  i0sfvn08bab1d02x5 update_L_reg ( .d(update), .clkb(tck), .rb(trstb), .s(n2), 
        .o(update_L) );
  i0sfvn08bab1d02x5 sib_latch_reg ( .d(n12), .clkb(tck), .rb(trstb), .s(n2), 
        .o(sib_latch) );
  i0stilo00ab1n02x5 U4 ( .o(n2) );
  i0sinv000tb1n03x5 U5 ( .a(n13), .o1(update_out) );
  i0sobai22ab1n02x5 U6 ( .a(n16), .b(n8), .c(n16), .d(n7), .out0(n12) );
  i0snanp02ab1n03x5 U7 ( .a(update), .b(sel), .o1(n16) );
  i0sobai22ab1n02x5 U8 ( .a(n15), .b(n7), .c(n14), .d(n15), .out0(n11) );
  i0snanp02ab1n03x5 U9 ( .a(shift), .b(sel), .o1(n15) );
  i0saoi022ab1n03x5 U10 ( .a(si), .b(n8), .c(reg_so), .d(sib_latch), .o1(n14)
         );
  i0sinv000tb1n03x5 U11 ( .a(sib_latch), .o1(n8) );
  i0sinv000tb1n03x5 U12 ( .a(next_si), .o1(n7) );
  i0saboi22ab1n02x7 U13 ( .c(update_L), .d(sib_reg_intel_design_select), .a(
        sib_reg_intel_design_select), .b(update), .out0(n13) );
endmodule


module firebird7_in_ctech_lib_clk_buf_12 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_12 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_12 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_ctech_lib_clk_buf_11 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_11 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_11 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_ctech_lib_mux_2to1_0 ( d1, d2, s, o );
  input d1, d2, s;
  output o;
  wire   n2;

  i0sinv000tb1n03x5 U1 ( .a(n2), .o1(o) );
  i0saboi22ab1n02x7 U2 ( .c(s), .d(d1), .a(s), .b(d2), .out0(n2) );
endmodule


module firebird7_in_upm_dftb_mux_2to1_WIDTH1_0 ( d1, d2, s, o );
  input [0:0] d1;
  input [0:0] d2;
  output [0:0] o;
  input s;


  firebird7_in_ctech_lib_mux_2to1_0 loop_0_mux_2to1 ( .d1(d1[0]), .d2(d2[0]), 
        .s(s), .o(o[0]) );
endmodule


module firebird7_in_ctech_lib_mux_2to1_1 ( d1, d2, s, o );
  input d1, d2, s;
  output o;
  wire   n3;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(d1), .a(s), .b(d2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(o) );
endmodule


module firebird7_in_upm_dftb_mux_2to1_WIDTH1_1 ( d1, d2, s, o );
  input [0:0] d1;
  input [0:0] d2;
  output [0:0] o;
  input s;


  firebird7_in_ctech_lib_mux_2to1_1 loop_0_mux_2to1 ( .d1(d1[0]), .d2(d2[0]), 
        .s(s), .o(o[0]) );
endmodule


module firebird7_in_upm_controller_NUMBER_OF_BITS_IN_FSM16_DW01_dec_0_0 ( A, 
        SUM );
  input [15:0] A;
  output [15:0] SUM;
  wire   n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16;

  i0sinv000tb1n03x5 U1 ( .a(A[0]), .o1(SUM[0]) );
  i0sinv000tb1n03x5 U2 ( .a(A[10]), .o1(n2) );
  i0sinv000tb1n03x5 U3 ( .a(A[14]), .o1(n3) );
  i0sao0012ab1n02x5 U4 ( .b(n4), .c(A[9]), .a(n5), .o(SUM[9]) );
  i0saob012ab1n02x5 U5 ( .b(n6), .c(A[8]), .a(n4), .out0(SUM[8]) );
  i0saob012ab1n02x5 U6 ( .b(n7), .c(A[7]), .a(n6), .out0(SUM[7]) );
  i0saob012ab1n02x5 U7 ( .b(n8), .c(A[6]), .a(n7), .out0(SUM[6]) );
  i0saob012ab1n02x5 U8 ( .b(n9), .c(A[5]), .a(n8), .out0(SUM[5]) );
  i0saob012ab1n02x5 U9 ( .b(n10), .c(A[4]), .a(n9), .out0(SUM[4]) );
  i0saob012ab1n02x5 U10 ( .b(n11), .c(A[3]), .a(n10), .out0(SUM[3]) );
  i0saob012ab1n02x5 U11 ( .b(n12), .c(A[2]), .a(n11), .out0(SUM[2]) );
  i0saob012ab1n02x5 U12 ( .b(A[0]), .c(A[1]), .a(n12), .out0(SUM[1]) );
  i0sxorna2ab1n02x5 U13 ( .a(A[15]), .c(n13), .b(n3), .out0(SUM[15]) );
  i0sxnr002ab1n02x5 U14 ( .a(n3), .b(n13), .out0(SUM[14]) );
  i0sao0012ab1n02x5 U15 ( .b(n14), .c(A[13]), .a(n13), .o(SUM[13]) );
  i0snor002ab1n02x5 U16 ( .a(n14), .b(A[13]), .o1(n13) );
  i0saob012ab1n02x5 U17 ( .b(n15), .c(A[12]), .a(n14), .out0(SUM[12]) );
  i0sorn002ab1n02x5 U18 ( .a(n15), .b(A[12]), .o(n14) );
  i0saob012ab1n02x5 U19 ( .b(n16), .c(A[11]), .a(n15), .out0(SUM[11]) );
  i0sorn002ab1n02x5 U20 ( .a(n16), .b(A[11]), .o(n15) );
  i0soai012ab1n02x5 U21 ( .b(n5), .c(n2), .a(n16), .o1(SUM[10]) );
  i0snand02ab1n02x5 U22 ( .a(n5), .b(n2), .o1(n16) );
  i0snor002ab1n02x5 U23 ( .a(n4), .b(A[9]), .o1(n5) );
  i0sorn002ab1n02x5 U24 ( .a(n6), .b(A[8]), .o(n4) );
  i0sorn002ab1n02x5 U25 ( .a(n7), .b(A[7]), .o(n6) );
  i0sorn002ab1n02x5 U26 ( .a(n8), .b(A[6]), .o(n7) );
  i0sorn002ab1n02x5 U27 ( .a(n9), .b(A[5]), .o(n8) );
  i0sorn002ab1n02x5 U28 ( .a(n10), .b(A[4]), .o(n9) );
  i0sorn002ab1n02x5 U29 ( .a(n11), .b(A[3]), .o(n10) );
  i0sorn002ab1n02x5 U30 ( .a(n12), .b(A[2]), .o(n11) );
  i0sorn002ab1n02x5 U31 ( .a(A[1]), .b(A[0]), .o(n12) );
endmodule


module firebird7_in_upm_controller_NUMBER_OF_BITS_IN_FSM16_0 ( tck_i, trstn_i, 
        counter_manual_i, counter_start_i, counter_stop_i, fsm_start_i, 
        counter_init_i, fsm_enable_o, cntr_start_o, cntr_stop_o, 
        fsm_counter_active_o, fsm_counter_current_value_o, fsm_state_o );
  input [15:0] counter_init_i;
  output [15:0] fsm_counter_current_value_o;
  output [4:0] fsm_state_o;
  input tck_i, trstn_i, counter_manual_i, counter_start_i, counter_stop_i,
         fsm_start_i;
  output fsm_enable_o, cntr_start_o, cntr_stop_o, fsm_counter_active_o;
  wire   fsm_enable_reg, fsm_state_reg_4_, fsm_state_reg_3_, fsm_state_reg_2_,
         fsm_state_reg_1_, fsm_state_reg_0_, N46, N47, N48, N49, N50, N51, N52,
         N53, N54, N55, N56, N57, N58, N59, N60, N61, N67, N68, N69, N70,
         fsm_state_reg_r_4_, fsm_state_reg_r_3_, fsm_state_reg_r_2_,
         fsm_state_reg_r_1_, fsm_state_reg_r_0_, fsm_enable_o_r, n7, n8, n9,
         n10, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23,
         n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37,
         n38, n1, n2, n3, n4, n5, n6, n39, n40, n41;

  i0sao0013ab1n03x5 U4 ( .b(n7), .c(n8), .d(fsm_counter_active_o), .a(n6), .o(
        n21) );
  firebird7_in_upm_dftb_mux_2to1_WIDTH1_0 i_upm_dftb_mux_2to1_cntr_start_o ( 
        .d1(counter_start_i), .d2(fsm_enable_o), .s(counter_manual_i), .o(
        cntr_start_o) );
  firebird7_in_upm_dftb_mux_2to1_WIDTH1_1 i_upm_dftb_mux_2to1_cntr_stop_o ( 
        .d1(counter_stop_i), .d2(n40), .s(counter_manual_i), .o(cntr_stop_o)
         );
  firebird7_in_upm_controller_NUMBER_OF_BITS_IN_FSM16_DW01_dec_0_0 sub_117 ( 
        .A(fsm_counter_current_value_o), .SUM({N61, N60, N59, N58, N57, N56, 
        N55, N54, N53, N52, N51, N50, N49, N48, N47, N46}) );
  i0sfvn003ab1d03x5 fsm_state_o_reg_4 ( .d(fsm_state_reg_r_4_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_o[4]) );
  i0sfvn003ab1d03x5 fsm_state_o_reg_3 ( .d(fsm_state_reg_r_3_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_o[3]) );
  i0sfvn003ab1d03x5 fsm_state_o_reg_2 ( .d(fsm_state_reg_r_2_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_o[2]) );
  i0sfvn003ab1d03x5 fsm_state_o_reg_1 ( .d(fsm_state_reg_r_1_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_o[1]) );
  i0sfvn003ab1d03x5 fsm_state_o_reg_0 ( .d(fsm_state_reg_r_0_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_o[0]) );
  i0sfvn003ab1d03x5 fsm_counter_active_o_reg ( .d(n21), .clk(tck_i), .rb(n3), 
        .o(fsm_counter_active_o) );
  i0sfvn003ab1d03x5 fsm_enable_reg_reg ( .d(n22), .clk(tck_i), .rb(n3), .o(
        fsm_enable_reg) );
  i0sfvn003ab1d03x5 fsm_enable_o_reg ( .d(fsm_enable_o_r), .clk(tck_i), .rb(n4), .o(fsm_enable_o) );
  i0sfvn003ab1d03x5 load_counter_reg_12 ( .d(n25), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[12]) );
  i0sfvn003ab1d03x5 load_counter_reg_11 ( .d(n26), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[11]) );
  i0sfvn003ab1d03x5 load_counter_reg_15 ( .d(n38), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[15]) );
  i0sfvn003ab1d03x5 load_counter_reg_10 ( .d(n27), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[10]) );
  i0sfvn003ab1d03x5 load_counter_reg_14 ( .d(n23), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[14]) );
  i0sfvn003ab1d03x5 load_counter_reg_13 ( .d(n24), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[13]) );
  i0sfvn003ab1d03x5 load_counter_reg_9 ( .d(n28), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[9]) );
  i0sfvn003ab1d03x5 load_counter_reg_8 ( .d(n29), .clk(tck_i), .rb(n3), .o(
        fsm_counter_current_value_o[8]) );
  i0sfvn003ab1d03x5 fsm_state_reg_reg_1 ( .d(N67), .clk(tck_i), .rb(n2), .o(
        fsm_state_reg_1_) );
  i0sfvn003ab1d03x5 fsm_state_reg_reg_4 ( .d(N70), .clk(tck_i), .rb(n3), .o(
        fsm_state_reg_4_) );
  i0sfvn003ab1d03x5 fsm_state_reg_reg_3 ( .d(N69), .clk(tck_i), .rb(n2), .o(
        fsm_state_reg_3_) );
  i0sfvn003ab1d03x5 fsm_state_reg_reg_2 ( .d(N68), .clk(tck_i), .rb(n2), .o(
        fsm_state_reg_2_) );
  i0sfvn003ab1d03x5 load_counter_reg_7 ( .d(n30), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[7]) );
  i0sfvn003ab1d03x5 load_counter_reg_6 ( .d(n31), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[6]) );
  i0sfvn003ab1d03x5 load_counter_reg_5 ( .d(n32), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[5]) );
  i0sfvn003ab1d03x5 load_counter_reg_4 ( .d(n33), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[4]) );
  i0sfan018ab1d03x5 fsm_state_reg_reg_0 ( .d(n1), .clk(tck_i), .s(n5), .ob(
        fsm_state_reg_0_) );
  i0sfvn003ab1d03x5 load_counter_reg_3 ( .d(n34), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[3]) );
  i0sfvn003ab1d03x5 load_counter_reg_2 ( .d(n35), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[2]) );
  i0sfvn003ab1d03x5 load_counter_reg_1 ( .d(n36), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[1]) );
  i0sfvn003ab1d03x5 load_counter_reg_0 ( .d(n37), .clk(tck_i), .rb(n2), .o(
        fsm_counter_current_value_o[0]) );
  i0sfvn003ab1d03x5 fsm_state_reg_r_reg_4 ( .d(fsm_state_reg_4_), .clk(tck_i), 
        .rb(n3), .o(fsm_state_reg_r_4_) );
  i0sfvn003ab1d03x5 fsm_state_reg_r_reg_3 ( .d(fsm_state_reg_3_), .clk(tck_i), 
        .rb(n3), .o(fsm_state_reg_r_3_) );
  i0sfvn003ab1d03x5 fsm_state_reg_r_reg_2 ( .d(fsm_state_reg_2_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_reg_r_2_) );
  i0sfvn003ab1d03x5 fsm_state_reg_r_reg_1 ( .d(fsm_state_reg_1_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_reg_r_1_) );
  i0sfvn003ab1d03x5 fsm_state_reg_r_reg_0 ( .d(fsm_state_reg_0_), .clk(tck_i), 
        .rb(n4), .o(fsm_state_reg_r_0_) );
  i0sfvn003ab1d03x5 fsm_enable_o_r_reg ( .d(fsm_enable_reg), .clk(tck_i), .rb(
        n4), .o(fsm_enable_o_r) );
  i0saoa112ab1n03x5 U3 ( .c(fsm_start_i), .d(n41), .b(n7), .a(n8), .o(n1) );
  i0sinv000tb1n03x5 U5 ( .a(n5), .o1(n4) );
  i0sinv000tb1n03x5 U6 ( .a(n5), .o1(n3) );
  i0sinv000tb1n03x5 U7 ( .a(trstn_i), .o1(n5) );
  i0sinv000tb1n03x5 U8 ( .a(n5), .o1(n2) );
  i0snona23ab1n03x5 U9 ( .c(N68), .d(n6), .a(n9), .b(n7), .out0(n8) );
  i0saoi012ab1n03x5 U10 ( .b(n14), .c(n6), .a(N68), .o1(n12) );
  i0sinv000tb1n03x5 U11 ( .a(n13), .o1(n6) );
  i0snorp02ab1n03x5 U12 ( .a(n13), .b(n12), .o1(n11) );
  i0sinv000tb1n03x5 U13 ( .a(n14), .o1(n39) );
  i0soai012ab1n03x5 U14 ( .b(n39), .c(n13), .a(n9), .o1(N69) );
  i0snorp02ab1n03x5 U15 ( .a(n13), .b(n14), .o1(N70) );
  i0sinv000tb1n03x5 U16 ( .a(counter_manual_i), .o1(n41) );
  i0snorb03ab1n03x4 U17 ( .a(fsm_start_i), .b(counter_manual_i), .c(n7), 
        .out0(N67) );
  i0sao0222ab1n03x5 U18 ( .a(counter_init_i[15]), .b(N68), .c(N61), .d(n11), 
        .e(fsm_counter_current_value_o[15]), .f(n12), .o(n38) );
  i0sao0222ab1n03x5 U19 ( .a(counter_init_i[14]), .b(N68), .c(N60), .d(n11), 
        .e(fsm_counter_current_value_o[14]), .f(n12), .o(n23) );
  i0sao0222ab1n03x5 U20 ( .a(counter_init_i[13]), .b(N68), .c(N59), .d(n11), 
        .e(fsm_counter_current_value_o[13]), .f(n12), .o(n24) );
  i0sao0222ab1n03x5 U21 ( .a(counter_init_i[12]), .b(N68), .c(N58), .d(n11), 
        .e(fsm_counter_current_value_o[12]), .f(n12), .o(n25) );
  i0sao0222ab1n03x5 U22 ( .a(counter_init_i[11]), .b(N68), .c(N57), .d(n11), 
        .e(fsm_counter_current_value_o[11]), .f(n12), .o(n26) );
  i0snanp03ab1n03x5 U23 ( .a(n19), .b(n20), .c(fsm_state_reg_0_), .o1(n7) );
  i0sao0222ab1n03x5 U24 ( .a(counter_init_i[10]), .b(N68), .c(N56), .d(n11), 
        .e(fsm_counter_current_value_o[10]), .f(n12), .o(n27) );
  i0sao0222ab1n03x5 U25 ( .a(counter_init_i[9]), .b(N68), .c(N55), .d(n11), 
        .e(fsm_counter_current_value_o[9]), .f(n12), .o(n28) );
  i0snona23ab1n03x5 U26 ( .c(fsm_state_reg_0_), .d(fsm_state_reg_4_), .a(
        fsm_state_reg_3_), .b(n20), .out0(n13) );
  i0sao0222ab1n03x5 U27 ( .a(counter_init_i[8]), .b(N68), .c(N54), .d(n11), 
        .e(fsm_counter_current_value_o[8]), .f(n12), .o(n29) );
  i0sao0222ab1n03x5 U28 ( .a(counter_init_i[7]), .b(N68), .c(N53), .d(n11), 
        .e(fsm_counter_current_value_o[7]), .f(n12), .o(n30) );
  i0sao0222ab1n03x5 U29 ( .a(counter_init_i[6]), .b(N68), .c(N52), .d(n11), 
        .e(fsm_counter_current_value_o[6]), .f(n12), .o(n31) );
  i0sao0222ab1n03x5 U30 ( .a(counter_init_i[5]), .b(N68), .c(N51), .d(n11), 
        .e(fsm_counter_current_value_o[5]), .f(n12), .o(n32) );
  i0sao0222ab1n03x5 U31 ( .a(counter_init_i[4]), .b(N68), .c(N50), .d(n11), 
        .e(fsm_counter_current_value_o[4]), .f(n12), .o(n33) );
  i0sao0222ab1n03x5 U32 ( .a(counter_init_i[3]), .b(N68), .c(N49), .d(n11), 
        .e(fsm_counter_current_value_o[3]), .f(n12), .o(n34) );
  i0sao0222ab1n03x5 U33 ( .a(counter_init_i[2]), .b(N68), .c(N48), .d(n11), 
        .e(fsm_counter_current_value_o[2]), .f(n12), .o(n35) );
  i0sao0222ab1n03x5 U34 ( .a(counter_init_i[1]), .b(N68), .c(N47), .d(n11), 
        .e(fsm_counter_current_value_o[1]), .f(n12), .o(n36) );
  i0sao0222ab1n03x5 U35 ( .a(counter_init_i[0]), .b(N68), .c(N46), .d(n11), 
        .e(fsm_counter_current_value_o[0]), .f(n12), .o(n37) );
  i0snorp02ab1n03x5 U36 ( .a(fsm_state_reg_2_), .b(fsm_state_reg_1_), .o1(n20)
         );
  i0snano23ab1n03x5 U37 ( .c(fsm_state_reg_1_), .d(n19), .a(fsm_state_reg_0_), 
        .b(fsm_state_reg_2_), .out0(N68) );
  i0soai012ab1n03x5 U38 ( .b(n39), .c(n9), .a(n10), .o1(n22) );
  i0snanp04ab1n03x5 U39 ( .a(fsm_enable_reg), .b(n9), .c(n7), .d(n8), .o1(n10)
         );
  i0snorp02ab1n03x5 U40 ( .a(fsm_state_reg_4_), .b(fsm_state_reg_3_), .o1(n19)
         );
  i0snona23ab1n03x5 U41 ( .c(fsm_state_reg_1_), .d(fsm_state_reg_0_), .a(
        fsm_state_reg_2_), .b(n19), .out0(n9) );
  i0snanp04ab1n03x5 U42 ( .a(n15), .b(n16), .c(n17), .d(n18), .o1(n14) );
  i0snorp04ab1n03x5 U43 ( .a(fsm_counter_current_value_o[12]), .b(
        fsm_counter_current_value_o[11]), .c(fsm_counter_current_value_o[10]), 
        .d(fsm_counter_current_value_o[0]), .o1(n15) );
  i0snorp04ab1n03x5 U44 ( .a(fsm_counter_current_value_o[1]), .b(
        fsm_counter_current_value_o[15]), .c(fsm_counter_current_value_o[14]), 
        .d(fsm_counter_current_value_o[13]), .o1(n16) );
  i0snorp04ab1n03x5 U45 ( .a(fsm_counter_current_value_o[5]), .b(
        fsm_counter_current_value_o[4]), .c(fsm_counter_current_value_o[3]), 
        .d(fsm_counter_current_value_o[2]), .o1(n17) );
  i0snorp04ab1n03x5 U46 ( .a(fsm_counter_current_value_o[9]), .b(
        fsm_counter_current_value_o[8]), .c(fsm_counter_current_value_o[7]), 
        .d(fsm_counter_current_value_o[6]), .o1(n18) );
  i0sinv000tb1n03x5 U47 ( .a(fsm_enable_o), .o1(n40) );
endmodule


module firebird7_in_ctech_lib_doublesync_rst_0 ( clk, d, rst, o );
  input [0:0] d;
  output [0:0] o;
  input clk, rst;
  wire   n1;

  i0sfmn203ab1d03x5 ctech_lib_doublesync_rst_dcszo_0 ( .clk(clk), .d(d[0]), 
        .rb(n1), .o(o[0]) );
  i0sinv000tb1n03x5 U1 ( .a(rst), .o1(n1) );
endmodule


module firebird7_in_upm_dftb_doublesync_rst_0 ( o, d, clk, rst );
  input d, clk, rst;
  output o;


  firebird7_in_ctech_lib_doublesync_rst_0 i_ctech_lib_doublesync_rst ( .clk(
        clk), .d(d), .rst(rst), .o(o) );
endmodule


module firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_0 ( q, 
        d, clock, rst );
  input d, clock, rst;
  output q;


  firebird7_in_upm_dftb_doublesync_rst_0 double_sync2 ( .o(q), .d(d), .clk(
        clock), .rst(rst) );
endmodule


module firebird7_in_ctech_lib_doublesync_rst_2 ( clk, d, rst, o );
  input [0:0] d;
  output [0:0] o;
  input clk, rst;
  wire   n1;

  i0sfmn203ab1d03x5 ctech_lib_doublesync_rst_dcszo_0 ( .clk(clk), .d(d[0]), 
        .rb(n1), .o(o[0]) );
  i0sinv000tb1n03x5 U1 ( .a(rst), .o1(n1) );
endmodule


module firebird7_in_upm_dftb_doublesync_rst_2 ( o, d, clk, rst );
  input d, clk, rst;
  output o;


  firebird7_in_ctech_lib_doublesync_rst_2 i_ctech_lib_doublesync_rst ( .clk(
        clk), .d(d), .rst(rst), .o(o) );
endmodule


module firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_2 ( q, 
        d, clock, rst );
  input d, clock, rst;
  output q;


  firebird7_in_upm_dftb_doublesync_rst_2 double_sync2 ( .o(q), .d(d), .clk(
        clock), .rst(rst) );
endmodule


module firebird7_in_ctech_lib_doublesync_rst_1 ( clk, d, rst, o );
  input [0:0] d;
  output [0:0] o;
  input clk, rst;
  wire   n1;

  i0sfmn203ab1d03x5 ctech_lib_doublesync_rst_dcszo_0 ( .clk(clk), .d(d[0]), 
        .rb(n1), .o(o[0]) );
  i0sinv000tb1n03x5 U1 ( .a(rst), .o1(n1) );
endmodule


module firebird7_in_upm_dftb_doublesync_rst_1 ( o, d, clk, rst );
  input d, clk, rst;
  output o;
  wire   n1;

  firebird7_in_ctech_lib_doublesync_rst_1 i_ctech_lib_doublesync_rst ( .clk(
        clk), .d(d), .rst(n1), .o(o) );
  i0sbff000ab1n02x5 U1 ( .a(rst), .o(n1) );
endmodule


module firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_1 ( q, 
        d, clock, rst );
  input d, clock, rst;
  output q;


  firebird7_in_upm_dftb_doublesync_rst_1 double_sync2 ( .o(q), .d(d), .clk(
        clock), .rst(rst) );
endmodule


module firebird7_in_ctech_lib_clk_gate_and_0 ( clk, en, clkout );
  input clk, en;
  output clkout;
  wire   n1;

  i0scilb01ab1n02x5 ctech_lib_clk_gate_and_dcszo ( .clk(clk), .en(en), .te(n1), 
        .clkout(clkout) );
  i0stilo00ab1n02x5 U2 ( .o(n1) );
endmodule


module firebird7_in_upm_dftb_clk_gate_and_0 ( clk, en, clkout );
  input clk, en;
  output clkout;


  firebird7_in_ctech_lib_clk_gate_and_0 i_ctech_lib_clk_gate_and ( .clk(clk), 
        .en(en), .clkout(clkout) );
endmodule


module firebird7_in_upm_counter_NUMBER_OF_BITS_IN_COUNTER20_DW01_inc_0_0 ( A, 
        SUM );
  input [19:0] A;
  output [19:0] SUM;
  wire   carry_19_, carry_18_, carry_17_, carry_16_, carry_15_, carry_14_,
         carry_13_, carry_12_, carry_11_, carry_10_, carry_9_, carry_8_,
         carry_7_, carry_6_, carry_5_, carry_4_, carry_3_, carry_2_;

  i0src0022ab1n03x5 U1_1_18 ( .a(A[18]), .b(carry_18_), .carry(carry_19_), 
        .sum(SUM[18]) );
  i0src0022ab1n03x5 U1_1_17 ( .a(A[17]), .b(carry_17_), .carry(carry_18_), 
        .sum(SUM[17]) );
  i0src0022ab1n03x5 U1_1_16 ( .a(A[16]), .b(carry_16_), .carry(carry_17_), 
        .sum(SUM[16]) );
  i0src0022ab1n03x5 U1_1_15 ( .a(A[15]), .b(carry_15_), .carry(carry_16_), 
        .sum(SUM[15]) );
  i0src0022ab1n03x5 U1_1_14 ( .a(A[14]), .b(carry_14_), .carry(carry_15_), 
        .sum(SUM[14]) );
  i0src0022ab1n03x5 U1_1_13 ( .a(A[13]), .b(carry_13_), .carry(carry_14_), 
        .sum(SUM[13]) );
  i0src0022ab1n03x5 U1_1_12 ( .a(A[12]), .b(carry_12_), .carry(carry_13_), 
        .sum(SUM[12]) );
  i0src0022ab1n03x5 U1_1_11 ( .a(A[11]), .b(carry_11_), .carry(carry_12_), 
        .sum(SUM[11]) );
  i0src0022ab1n03x5 U1_1_10 ( .a(A[10]), .b(carry_10_), .carry(carry_11_), 
        .sum(SUM[10]) );
  i0src0022ab1n03x5 U1_1_9 ( .a(A[9]), .b(carry_9_), .carry(carry_10_), .sum(
        SUM[9]) );
  i0src0022ab1n03x5 U1_1_8 ( .a(A[8]), .b(carry_8_), .carry(carry_9_), .sum(
        SUM[8]) );
  i0src0022ab1n03x5 U1_1_7 ( .a(A[7]), .b(carry_7_), .carry(carry_8_), .sum(
        SUM[7]) );
  i0src0022ab1n03x5 U1_1_6 ( .a(A[6]), .b(carry_6_), .carry(carry_7_), .sum(
        SUM[6]) );
  i0src0022ab1n03x5 U1_1_5 ( .a(A[5]), .b(carry_5_), .carry(carry_6_), .sum(
        SUM[5]) );
  i0src0022ab1n03x5 U1_1_4 ( .a(A[4]), .b(carry_4_), .carry(carry_5_), .sum(
        SUM[4]) );
  i0src0022ab1n03x5 U1_1_3 ( .a(A[3]), .b(carry_3_), .carry(carry_4_), .sum(
        SUM[3]) );
  i0src0022ab1n03x5 U1_1_2 ( .a(A[2]), .b(carry_2_), .carry(carry_3_), .sum(
        SUM[2]) );
  i0src0022ab1n03x5 U1_1_1 ( .a(A[1]), .b(A[0]), .carry(carry_2_), .sum(SUM[1]) );
  i0sinv000tb1n03x5 U1 ( .a(A[0]), .o1(SUM[0]) );
  i0sxor002ab1n02x5 U2 ( .a(carry_19_), .b(A[19]), .out0(SUM[19]) );
endmodule


module firebird7_in_upm_counter_NUMBER_OF_BITS_IN_COUNTER20_0 ( tck_i, trstn_i, 
        clock_i, cntr_start_i, cntr_stop_i, capture_i, upm_counter_o, 
        overflow_o, counter_status );
  output [19:0] upm_counter_o;
  input tck_i, trstn_i, clock_i, cntr_start_i, cntr_stop_i, capture_i;
  output overflow_o, counter_status;
  wire   n_Logic1_0, n11, upm_reset, upm_start, N3, sync_reset_cntr,
         upm_start_sync, clk_cntr, nxt_count_19_, nxt_count_18_, nxt_count_17_,
         nxt_count_16_, nxt_count_15_, nxt_count_14_, nxt_count_13_,
         nxt_count_12_, nxt_count_11_, nxt_count_10_, nxt_count_9_,
         nxt_count_8_, nxt_count_7_, nxt_count_6_, nxt_count_5_, nxt_count_4_,
         nxt_count_3_, nxt_count_2_, nxt_count_1_, nxt_count_0_, N6, N7, N8,
         N9, N10, N110, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22,
         N23, N24, N25, n1, n2, n30, n4, n5, n60, n80, n90, n100;

  i0sfan013ab1d03x5 upm_reset_reg ( .d(capture_i), .clk(tck_i), .rb(trstn_i), 
        .ob(upm_reset) );
  i0sao0012ab1n03x7 U3 ( .b(n1), .c(n2), .a(overflow_o), .o(n5) );
  i0sand003ab1n03x7 U5 ( .a(upm_counter_o[10]), .b(upm_counter_o[0]), .c(
        upm_counter_o[11]), .o(n30) );
  i0sand003ab1n03x7 U7 ( .a(upm_counter_o[1]), .b(upm_counter_o[19]), .c(
        upm_counter_o[2]), .o(n4) );
  firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_0 async_rst_metaflop_2_dfx_db_sync_reset_cntr ( 
        .q(sync_reset_cntr), .d(n_Logic1_0), .clock(clock_i), .rst(n100) );
  firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_2 async_rst_metaflop_2_dfx_db_upm_start_sync ( 
        .q(upm_start_sync), .d(upm_start), .clock(clock_i), .rst(n90) );
  firebird7_in_upm_async_rst_metaflop_2_dfx_db_SVA_ENABLE_INSTANCE0_1 async_rst_metaflop_2_dfx_db_counter_status ( 
        .q(counter_status), .d(upm_start_sync), .clock(tck_i), .rst(n80) );
  firebird7_in_upm_dftb_clk_gate_and_0 u_start_counter_cg ( .clk(clock_i), 
        .en(upm_start_sync), .clkout(clk_cntr) );
  firebird7_in_upm_counter_NUMBER_OF_BITS_IN_COUNTER20_DW01_inc_0_0 add_98 ( 
        .A(upm_counter_o), .SUM({nxt_count_19_, nxt_count_18_, nxt_count_17_, 
        nxt_count_16_, nxt_count_15_, nxt_count_14_, nxt_count_13_, 
        nxt_count_12_, nxt_count_11_, nxt_count_10_, nxt_count_9_, 
        nxt_count_8_, nxt_count_7_, nxt_count_6_, nxt_count_5_, nxt_count_4_, 
        nxt_count_3_, nxt_count_2_, nxt_count_1_, nxt_count_0_}) );
  i0sfvn003ab1d03x5 overflow_i_reg ( .d(n5), .clk(clk_cntr), .rb(n60), .o(n11)
         );
  i0sfvn003ab1d03x5 count_reg_18 ( .d(N24), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[18]) );
  i0sfvn003ab1d03x5 count_reg_19 ( .d(N25), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[19]) );
  i0sfvn003ab1d03x5 count_reg_17 ( .d(N23), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[17]) );
  i0sfvn003ab1d03x5 count_reg_16 ( .d(N22), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[16]) );
  i0sfvn003ab1d03x5 count_reg_15 ( .d(N21), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[15]) );
  i0sfvn003ab1d03x5 count_reg_14 ( .d(N20), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[14]) );
  i0sfvn003ab1d03x5 count_reg_13 ( .d(N19), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[13]) );
  i0sfvn003ab1d03x5 count_reg_12 ( .d(N18), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[12]) );
  i0sfvn003ab1d03x5 count_reg_11 ( .d(N17), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[11]) );
  i0sfvn003ab1d03x5 count_reg_10 ( .d(N16), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[10]) );
  i0sfvn003ab1d03x5 count_reg_9 ( .d(N15), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[9]) );
  i0sfvn003ab1d03x5 count_reg_8 ( .d(N14), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[8]) );
  i0sfvn003ab1d03x5 count_reg_7 ( .d(N13), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[7]) );
  i0sfvn003ab1d03x5 count_reg_6 ( .d(N12), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[6]) );
  i0sfvn003ab1d03x5 count_reg_5 ( .d(N110), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[5]) );
  i0sfvn003ab1d03x5 count_reg_4 ( .d(N10), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[4]) );
  i0sfvn003ab1d03x5 count_reg_3 ( .d(N9), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[3]) );
  i0sfvn003ab1d03x5 count_reg_2 ( .d(N8), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[2]) );
  i0sfvn003ab1d03x5 count_reg_1 ( .d(N7), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[1]) );
  i0sfvn003ab1d03x5 count_reg_0 ( .d(N6), .clk(clk_cntr), .rb(n60), .o(
        upm_counter_o[0]) );
  i0sfvn003ab1d03x5 upm_start_reg ( .d(N3), .clk(tck_i), .rb(trstn_i), .o(
        upm_start) );
  i0sinv000tb1n03x5 U4 ( .a(trstn_i), .o1(n80) );
  i0snorb02ab1n03x4 U6 ( .a(nxt_count_18_), .b(overflow_o), .out0(N24) );
  i0snorb02ab1n03x4 U8 ( .a(nxt_count_17_), .b(overflow_o), .out0(N23) );
  i0snorb02ab1n03x4 U9 ( .a(nxt_count_16_), .b(overflow_o), .out0(N22) );
  i0snorb02ab1n03x4 U10 ( .a(nxt_count_15_), .b(overflow_o), .out0(N21) );
  i0snorb02ab1n03x4 U11 ( .a(nxt_count_14_), .b(overflow_o), .out0(N20) );
  i0snorb02ab1n03x4 U12 ( .a(nxt_count_13_), .b(overflow_o), .out0(N19) );
  i0snorb02ab1n03x4 U13 ( .a(nxt_count_12_), .b(overflow_o), .out0(N18) );
  i0snorb02ab1n03x4 U14 ( .a(nxt_count_11_), .b(overflow_o), .out0(N17) );
  i0snorb02ab1n03x4 U15 ( .a(nxt_count_10_), .b(overflow_o), .out0(N16) );
  i0snorb02ab1n03x4 U16 ( .a(nxt_count_9_), .b(overflow_o), .out0(N15) );
  i0snorb02ab1n03x4 U17 ( .a(nxt_count_8_), .b(overflow_o), .out0(N14) );
  i0snorb02ab1n03x4 U18 ( .a(nxt_count_7_), .b(overflow_o), .out0(N13) );
  i0snorb02ab1n03x4 U19 ( .a(nxt_count_6_), .b(overflow_o), .out0(N12) );
  i0snorb02ab1n03x4 U20 ( .a(nxt_count_5_), .b(overflow_o), .out0(N110) );
  i0snorb02ab1n03x4 U21 ( .a(nxt_count_4_), .b(overflow_o), .out0(N10) );
  i0snorb02ab1n03x4 U22 ( .a(nxt_count_3_), .b(overflow_o), .out0(N9) );
  i0snorb02ab1n03x4 U23 ( .a(nxt_count_2_), .b(overflow_o), .out0(N8) );
  i0snorb02ab1n03x4 U24 ( .a(nxt_count_1_), .b(overflow_o), .out0(N7) );
  i0sinv000tb1n03x5 U25 ( .a(n60), .o1(n90) );
  i0snorb02ab1n03x4 U26 ( .a(nxt_count_19_), .b(overflow_o), .out0(N25) );
  i0sand008ab1n03x5 U27 ( .a(upm_counter_o[6]), .b(upm_counter_o[5]), .c(
        upm_counter_o[7]), .d(upm_counter_o[9]), .e(upm_counter_o[8]), .f(
        upm_counter_o[4]), .g(upm_counter_o[3]), .h(n4), .o(n1) );
  i0sand008ab1n03x5 U28 ( .a(upm_counter_o[15]), .b(upm_counter_o[14]), .c(
        upm_counter_o[16]), .d(upm_counter_o[18]), .e(upm_counter_o[17]), .f(
        upm_counter_o[13]), .g(upm_counter_o[12]), .h(n30), .o(n2) );
  i0sbff000ab1n02x5 U29 ( .a(n11), .o(overflow_o) );
  i0snorb02ab1n03x4 U30 ( .a(nxt_count_0_), .b(overflow_o), .out0(N6) );
  i0snorb02ab1n03x4 U31 ( .a(cntr_start_i), .b(cntr_stop_i), .out0(N3) );
  i0sinv000tb1n03x5 U32 ( .a(upm_reset), .o1(n100) );
  i0sbff000ab1n02x5 U33 ( .a(sync_reset_cntr), .o(n60) );
  i0stihi00ab1n02x5 U34 ( .o(n_Logic1_0) );
endmodule


module firebird7_in_ctech_lib_clk_divider2_rstb_0 ( clkout, clk, rstb );
  input clk, rstb;
  output clkout;
  wire   n1, n2;

  i0sfan018ab1d03x5 ctech_lib_clk_divider2_rstb_dcszo ( .d(n1), .clk(clk), .s(
        n2), .ob(n1) );
  i0sinv000tb1n03x5 U1 ( .a(rstb), .o1(n2) );
  i0sinv000tb1n03x5 U2 ( .a(n1), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_divider_by_2_0 ( clk, rstb, clkout );
  input clk, rstb;
  output clkout;


  firebird7_in_ctech_lib_clk_divider2_rstb_0 i_ctech_lib_clk_divider2_rstb ( 
        .clkout(clkout), .clk(clk), .rstb(rstb) );
endmodule


module firebird7_in_ctech_lib_clk_divider2_rstb_3 ( clkout, clk, rstb );
  input clk, rstb;
  output clkout;
  wire   n2, n4;

  i0sfan018ab1d03x5 ctech_lib_clk_divider2_rstb_dcszo ( .d(n4), .clk(clk), .s(
        n2), .ob(n4) );
  i0sinv000tb1n03x5 U1 ( .a(rstb), .o1(n2) );
  i0sinv000tb1n03x5 U2 ( .a(n4), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_divider_by_2_3 ( clk, rstb, clkout );
  input clk, rstb;
  output clkout;


  firebird7_in_ctech_lib_clk_divider2_rstb_3 i_ctech_lib_clk_divider2_rstb ( 
        .clkout(clkout), .clk(clk), .rstb(rstb) );
endmodule


module firebird7_in_ctech_lib_clk_divider2_rstb_2 ( clkout, clk, rstb );
  input clk, rstb;
  output clkout;
  wire   n2, n4;

  i0sfan018ab1d03x5 ctech_lib_clk_divider2_rstb_dcszo ( .d(n4), .clk(clk), .s(
        n2), .ob(n4) );
  i0sinv000tb1n03x5 U1 ( .a(rstb), .o1(n2) );
  i0sinv000tb1n03x5 U2 ( .a(n4), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_divider_by_2_2 ( clk, rstb, clkout );
  input clk, rstb;
  output clkout;


  firebird7_in_ctech_lib_clk_divider2_rstb_2 i_ctech_lib_clk_divider2_rstb ( 
        .clkout(clkout), .clk(clk), .rstb(rstb) );
endmodule


module firebird7_in_ctech_lib_clk_divider2_rstb_1 ( clkout, clk, rstb );
  input clk, rstb;
  output clkout;
  wire   n2, n4;

  i0sfan018ab1d03x5 ctech_lib_clk_divider2_rstb_dcszo ( .d(n4), .clk(clk), .s(
        n2), .ob(n4) );
  i0sinv000tb1n03x5 U1 ( .a(rstb), .o1(n2) );
  i0sinv000tb1n03x5 U2 ( .a(n4), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_divider_by_2_1 ( clk, rstb, clkout );
  input clk, rstb;
  output clkout;


  firebird7_in_ctech_lib_clk_divider2_rstb_1 i_ctech_lib_clk_divider2_rstb ( 
        .clkout(clkout), .clk(clk), .rstb(rstb) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_0 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n2;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n2) );
  i0sinv000tb1n03x5 U2 ( .a(n2), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_0 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_0 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_9 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_9 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_9 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_8 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_8 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_8 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_7 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_7 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_7 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_6 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0sinv000tb1n03x5 U1 ( .a(n3), .o1(clkout) );
  i0saboi22ab1n02x7 U2 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_6 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_6 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_and_en_0 ( clkout, clk, en );
  input clk, en;
  output clkout;


  i0sclb0a2ab1n02x5 ctech_lib_clk_and_en_dcszo ( .clk(clk), .en(en), .clkout(
        clkout) );
endmodule


module firebird7_in_upm_dftb_clk_and_en_0 ( clk, en, clkout );
  input clk, en;
  output clkout;


  firebird7_in_ctech_lib_clk_and_en_0 i_ctech_lib_clk_and_en ( .clkout(clkout), 
        .clk(clk), .en(en) );
endmodule


module firebird7_in_upm_clk_divider_0 ( fin, trstn_i, en_div_i, fout );
  input [4:0] en_div_i;
  input fin, trstn_i;
  output fout;
  wire   n_Logic0_0, div_2_clk, div_4_clk, div_8_clk, div_16_clk, clk16, clk8,
         clk4, clk2, clk1, n_1_net_0, n1;

  firebird7_in_upm_dftb_clk_divider_by_2_0 u_upm_dftb_clk_divider_by_2 ( .clk(
        fin), .rstb(trstn_i), .clkout(div_2_clk) );
  firebird7_in_upm_dftb_clk_divider_by_2_3 u_upm_dftb_clk_divider_by_4 ( .clk(
        div_2_clk), .rstb(trstn_i), .clkout(div_4_clk) );
  firebird7_in_upm_dftb_clk_divider_by_2_2 u_upm_dftb_clk_divider_by_8 ( .clk(
        div_4_clk), .rstb(trstn_i), .clkout(div_8_clk) );
  firebird7_in_upm_dftb_clk_divider_by_2_1 u_upm_dftb_clk_divider_by_16 ( 
        .clk(div_8_clk), .rstb(trstn_i), .clkout(div_16_clk) );
  firebird7_in_upm_dftb_clk_mux_2to1_0 upm_dftb_clk_mux_2to1_clk16 ( .clk1(
        div_16_clk), .clk2(n_Logic0_0), .s(en_div_i[4]), .clkout(clk16) );
  firebird7_in_upm_dftb_clk_mux_2to1_9 upm_dftb_clk_mux_2to1_clk8 ( .clk1(
        div_8_clk), .clk2(clk16), .s(en_div_i[3]), .clkout(clk8) );
  firebird7_in_upm_dftb_clk_mux_2to1_8 upm_dftb_clk_mux_2to1_clk4 ( .clk1(
        div_4_clk), .clk2(clk8), .s(en_div_i[2]), .clkout(clk4) );
  firebird7_in_upm_dftb_clk_mux_2to1_7 upm_dftb_clk_mux_2to1_clk2 ( .clk1(
        div_2_clk), .clk2(clk4), .s(en_div_i[1]), .clkout(clk2) );
  firebird7_in_upm_dftb_clk_mux_2to1_6 upm_dftb_clk_mux_2to1_clk1 ( .clk1(fin), 
        .clk2(clk2), .s(en_div_i[0]), .clkout(clk1) );
  firebird7_in_upm_dftb_clk_and_en_0 upm_dftb_clk_and_en_fout ( .clk(clk1), 
        .en(n_1_net_0), .clkout(fout) );
  i0snona32ab1n02x5 U2 ( .b(en_div_i[1]), .c(en_div_i[0]), .d(en_div_i[2]), 
        .a(n1), .out0(n_1_net_0) );
  i0snorp02ab1n03x5 U3 ( .a(en_div_i[4]), .b(en_div_i[3]), .o1(n1) );
  i0stilo00ab1n02x5 U4 ( .o(n_Logic0_0) );
endmodule


module firebird7_in_ctech_lib_clk_buf_10 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_10 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_10 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_reg_486242_0 ( dfx_upm_dcm_out, s2, update, shift, 
        capture, tck, cntr_ctrl_si, cntr_res_si, upm_status_si, s3, 
        cntr_ctrl_so, cntr_res_so, upm_status_so, s1, fdfx_powergood, 
        cbb_clk_in, cbb_power_en_error, trstb, tap_master_mode, debug_clk_en
 );
  output [1:0] dfx_upm_dcm_out;
  input [1:0] cbb_clk_in;
  input s2, update, shift, capture, tck, cntr_ctrl_si, cntr_res_si,
         upm_status_si, s3, s1, fdfx_powergood, cbb_power_en_error, trstb;
  output cntr_ctrl_so, cntr_res_so, upm_status_so, tap_master_mode,
         debug_clk_en;
  wire   ClkTapTH, CNTR_RES_ComShiftRegT731H_21_, CNTR_RES_ComShiftRegT731H_1,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_20_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_19_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_18_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_17_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_16_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_15_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_14_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_13_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_12_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_11_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_10_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_9_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_8_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_7_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_6_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_5_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_4_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_3_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_2_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_1_,
         captureIJTAG_COUNTER_RESULT_RegTnnnH_0_,
         CNTR_CTRL_ComShiftRegT731H_1_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__15_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__14_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__13_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__12_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__11_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__10_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__9_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__8_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__7_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__6_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__5_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__4_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__3_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__2_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__1_,
         IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__0_,
         IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__4_,
         IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__3_,
         IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__2_,
         IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__1_,
         IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__0_,
         IJTAG_COUNTER_CTRL_RegTnnnH_STOP_MODE_,
         IJTAG_COUNTER_CTRL_RegTnnnH_START_MODE_,
         IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_,
         UPM_STATUS_ComShiftRegT731H_25_, UPM_STATUS_ComShiftRegT731H_1,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_STATUS_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__15_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__14_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__13_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__12_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__11_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__10_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__9_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__8_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__7_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__6_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__5_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__4_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__3_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__2_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__1_,
         captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__0_,
         captureIJTAG_UPM_STATUS_RegTnnnH_WINDOW_COUNTER_ACTIVE_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_ENABLE_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__4_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__3_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__2_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__1_,
         captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__0_,
         CNTR_RES_ComShiftRegTdiT731H_24_, CNTR_RES_ComShiftRegTdiT731H_23_,
         CNTR_RES_ComShiftRegTdiT731H_22_, CNTR_RES_ComShiftRegTdiT731H_21_,
         CNTR_RES_ComShiftRegTdiT731H_19_, CNTR_RES_ComShiftRegTdiT731H_18_,
         CNTR_RES_ComShiftRegTdiT731H_17_, CNTR_RES_ComShiftRegTdiT731H_16_,
         CNTR_RES_ComShiftRegTdiT731H_15_, CNTR_RES_ComShiftRegTdiT731H_14_,
         CNTR_RES_ComShiftRegTdiT731H_13_, CNTR_RES_ComShiftRegTdiT731H_12_,
         CNTR_RES_ComShiftRegTdiT731H_11_, CNTR_RES_ComShiftRegTdiT731H_10_,
         CNTR_RES_ComShiftRegTdiT731H_9_, CNTR_RES_ComShiftRegTdiT731H_8_,
         CNTR_RES_ComShiftRegTdiT731H_7_, CNTR_RES_ComShiftRegTdiT731H_6_,
         CNTR_RES_ComShiftRegTdiT731H_5_, CNTR_RES_ComShiftRegTdiT731H_4_,
         CNTR_RES_ComShiftRegTdiT731H_3_, CNTR_RES_ComShiftRegTdiT731H_2_,
         CNTR_RES_ComShiftRegTdiT731H_1_, CNTR_CTRL_ComShiftRegTdiT731H_24_,
         CNTR_CTRL_ComShiftRegTdiT731H_23_, CNTR_CTRL_ComShiftRegTdiT731H_22_,
         CNTR_CTRL_ComShiftRegTdiT731H_21_, CNTR_CTRL_ComShiftRegTdiT731H_20_,
         CNTR_CTRL_ComShiftRegTdiT731H_19_, CNTR_CTRL_ComShiftRegTdiT731H_18_,
         CNTR_CTRL_ComShiftRegTdiT731H_17_, CNTR_CTRL_ComShiftRegTdiT731H_16_,
         CNTR_CTRL_ComShiftRegTdiT731H_15_, CNTR_CTRL_ComShiftRegTdiT731H_14_,
         CNTR_CTRL_ComShiftRegTdiT731H_13_, CNTR_CTRL_ComShiftRegTdiT731H_12_,
         CNTR_CTRL_ComShiftRegTdiT731H_11_, CNTR_CTRL_ComShiftRegTdiT731H_10_,
         CNTR_CTRL_ComShiftRegTdiT731H_9_, CNTR_CTRL_ComShiftRegTdiT731H_8_,
         CNTR_CTRL_ComShiftRegTdiT731H_7_, CNTR_CTRL_ComShiftRegTdiT731H_6_,
         CNTR_CTRL_ComShiftRegTdiT731H_5_, CNTR_CTRL_ComShiftRegTdiT731H_4_,
         CNTR_CTRL_ComShiftRegTdiT731H_3_, CNTR_CTRL_ComShiftRegTdiT731H_2_,
         CNTR_CTRL_ComShiftRegTdiT731H_1_, UPM_STATUS_ComShiftRegTdiT731H_23_,
         UPM_STATUS_ComShiftRegTdiT731H_22_,
         UPM_STATUS_ComShiftRegTdiT731H_21_,
         UPM_STATUS_ComShiftRegTdiT731H_20_,
         UPM_STATUS_ComShiftRegTdiT731H_19_,
         UPM_STATUS_ComShiftRegTdiT731H_18_,
         UPM_STATUS_ComShiftRegTdiT731H_17_,
         UPM_STATUS_ComShiftRegTdiT731H_16_,
         UPM_STATUS_ComShiftRegTdiT731H_15_,
         UPM_STATUS_ComShiftRegTdiT731H_14_,
         UPM_STATUS_ComShiftRegTdiT731H_13_,
         UPM_STATUS_ComShiftRegTdiT731H_12_,
         UPM_STATUS_ComShiftRegTdiT731H_11_,
         UPM_STATUS_ComShiftRegTdiT731H_10_, UPM_STATUS_ComShiftRegTdiT731H_9_,
         UPM_STATUS_ComShiftRegTdiT731H_8_, UPM_STATUS_ComShiftRegTdiT731H_7_,
         UPM_STATUS_ComShiftRegTdiT731H_6_, UPM_STATUS_ComShiftRegTdiT731H_5_,
         UPM_STATUS_ComShiftRegTdiT731H_4_, UPM_STATUS_ComShiftRegTdiT731H_3_,
         UPM_STATUS_ComShiftRegTdiT731H_2_, UPM_STATUS_ComShiftRegTdiT731H_1_,
         mux_clk, ctrl_cntr_start_o, ctrl_cntr_stop_o, counter_capture_i,
         upm_div_clk_0, n_2_net_0, n1, n52, n53, n54, n59, n66, n67, n68, n71,
         n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85,
         n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99,
         n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
         n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121,
         n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,
         n133, n134, n135, n136, n137, n138, n139, n140, n141, n142, n143,
         n144, n145, n146, n147, n148, n149, n150, n151, n152, n153, n154,
         n155, n156, n157, n158, n159, n160, n161, n162, n163, n164, n165,
         n166, n167, n168, n169, n170, n171, n172, n173, n174, n175, n2, n3,
         n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18,
         n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32,
         n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46,
         n47, n48, n49, n50, n51, n55, n56, n57, n58, n60, n61, n62, n63, n64,
         n65, n69, n70, n176, n177, n178, n179, n180, n181, n182, n183, n184,
         n185, n186, n187, n188, n189, n190, n191, n192, n193, n194, n195,
         n196, n197;

  i0saob012ab1n03x5 U28 ( .b(upm_status_so), .c(n6), .a(n53), .out0(n98) );
  i0sand002ab1n03x5 U58 ( .a(capture), .b(s3), .o(n54) );
  i0saob012ab1n03x5 U91 ( .b(cntr_res_so), .c(n6), .a(n68), .out0(n149) );
  i0sand002ab1n03x5 U179 ( .a(trstb), .b(n27), .o(n_2_net_0) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_12 i_upm_dftb_clk_buf_ClkTapTH ( 
        .clkout(ClkTapTH), .clk(tck) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_11 i_upm_dftb_clk_buf_mux_clk ( 
        .clkout(mux_clk), .clk(tck) );
  firebird7_in_upm_controller_NUMBER_OF_BITS_IN_FSM16_0 upm_controller_upm_fabric ( 
        .tck_i(mux_clk), .trstn_i(n13), .counter_manual_i(
        IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_), .counter_start_i(
        IJTAG_COUNTER_CTRL_RegTnnnH_START_MODE_), .counter_stop_i(
        IJTAG_COUNTER_CTRL_RegTnnnH_STOP_MODE_), .fsm_start_i(n12), 
        .counter_init_i({IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__15_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__14_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__13_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__12_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__11_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__10_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__9_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__8_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__7_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__6_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__5_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__4_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__3_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__2_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__1_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__0_}), .fsm_enable_o(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_ENABLE_), .cntr_start_o(
        ctrl_cntr_start_o), .cntr_stop_o(ctrl_cntr_stop_o), 
        .fsm_counter_active_o(
        captureIJTAG_UPM_STATUS_RegTnnnH_WINDOW_COUNTER_ACTIVE_), 
        .fsm_counter_current_value_o({
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__15_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__14_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__13_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__12_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__11_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__10_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__9_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__8_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__7_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__6_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__5_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__4_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__3_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__2_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__1_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__0_}), 
        .fsm_state_o({captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__4_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__3_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__2_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__1_, 
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__0_}) );
  firebird7_in_upm_counter_NUMBER_OF_BITS_IN_COUNTER20_0 upm_counter_upm_fabric ( 
        .tck_i(mux_clk), .trstn_i(n13), .clock_i(upm_div_clk_0), 
        .cntr_start_i(ctrl_cntr_start_o), .cntr_stop_i(ctrl_cntr_stop_o), 
        .capture_i(counter_capture_i), .upm_counter_o({
        captureIJTAG_COUNTER_RESULT_RegTnnnH_20_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_19_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_18_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_17_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_16_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_15_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_14_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_13_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_12_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_11_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_10_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_9_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_8_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_7_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_6_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_5_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_4_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_3_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_2_, 
        captureIJTAG_COUNTER_RESULT_RegTnnnH_1_}), .overflow_o(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_0_), .counter_status(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_STATUS_) );
  firebird7_in_upm_clk_divider_0 upm_clk_divider_upm_fabric ( .fin(
        cbb_clk_in[0]), .trstn_i(n13), .en_div_i({
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__4_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__3_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__2_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__1_, 
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__0_}), .fout(
        upm_div_clk_0) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_10 i_upm_dftb_clk_buf_dfx_upm_dcm_out_0 ( 
        .clkout(dfx_upm_dcm_out[0]), .clk(upm_div_clk_0) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_20 ( .d(n129), .clk(ClkTapTH), .rb(n23), .o(CNTR_RES_ComShiftRegTdiT731H_19_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_24 ( .d(n100), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegTdiT731H_23_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_19 ( .d(n130), .clk(ClkTapTH), .rb(n23), .o(CNTR_RES_ComShiftRegTdiT731H_18_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_18 ( .d(n131), .clk(ClkTapTH), .rb(n23), .o(CNTR_RES_ComShiftRegTdiT731H_17_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_17 ( .d(n132), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_16_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_16 ( .d(n133), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_15_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_15 ( .d(n134), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_14_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_14 ( .d(n135), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_13_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_13 ( .d(n136), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_12_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_12 ( .d(n137), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_11_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_11 ( .d(n138), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_10_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_10 ( .d(n139), .clk(ClkTapTH), .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_9_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_9 ( .d(n140), .clk(ClkTapTH), 
        .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_8_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_8 ( .d(n141), .clk(ClkTapTH), 
        .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_7_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_7 ( .d(n142), .clk(ClkTapTH), 
        .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_6_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_6 ( .d(n143), .clk(ClkTapTH), 
        .rb(n24), .o(CNTR_RES_ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_5 ( .d(n144), .clk(ClkTapTH), 
        .rb(n25), .o(CNTR_RES_ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_4 ( .d(n145), .clk(ClkTapTH), 
        .rb(n25), .o(CNTR_RES_ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_3 ( .d(n146), .clk(ClkTapTH), 
        .rb(n25), .o(CNTR_RES_ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_2 ( .d(n147), .clk(ClkTapTH), 
        .rb(n25), .o(CNTR_RES_ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_23 ( .d(n101), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegTdiT731H_22_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_22 ( .d(n102), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegTdiT731H_21_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_21 ( .d(n103), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegTdiT731H_20_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_20 ( .d(n104), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegTdiT731H_19_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_19 ( .d(n105), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_18_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_18 ( .d(n106), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_17_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_17 ( .d(n107), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_16_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_16 ( .d(n108), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_15_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_15 ( .d(n109), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_14_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_14 ( .d(n110), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_13_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_13 ( .d(n111), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_12_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_12 ( .d(n112), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_11_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_11 ( .d(n113), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_10_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_10 ( .d(n114), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_9_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_9 ( .d(n115), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_8_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_8 ( .d(n116), .clk(
        ClkTapTH), .rb(n26), .o(UPM_STATUS_ComShiftRegTdiT731H_7_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_7 ( .d(n117), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_6_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_6 ( .d(n118), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_5 ( .d(n119), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_4 ( .d(n120), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_3 ( .d(n121), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_2 ( .d(n122), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_25 ( .d(n124), .clk(ClkTapTH), .rb(n19), .o(CNTR_RES_ComShiftRegTdiT731H_24_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_24 ( .d(n125), .clk(ClkTapTH), .rb(n19), .o(CNTR_RES_ComShiftRegTdiT731H_23_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_23 ( .d(n126), .clk(ClkTapTH), .rb(n19), .o(CNTR_RES_ComShiftRegTdiT731H_22_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_22 ( .d(n127), .clk(ClkTapTH), .rb(n19), .o(CNTR_RES_ComShiftRegTdiT731H_21_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_TAP_MASTER_MODE ( .d(n97), 
        .clk(ClkTapTH), .rb(n19), .o(tap_master_mode) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_1 ( .d(n123), .clk(
        ClkTapTH), .rb(n27), .o(UPM_STATUS_ComShiftRegT731H_1) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_15 ( .d(
        n95), .clk(ClkTapTH), .rb(n19), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__15_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_14 ( .d(
        n94), .clk(ClkTapTH), .rb(n20), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__14_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_13 ( .d(
        n93), .clk(ClkTapTH), .rb(n20), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__13_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_12 ( .d(
        n92), .clk(ClkTapTH), .rb(n20), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__12_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_11 ( .d(
        n91), .clk(ClkTapTH), .rb(n20), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__11_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_10 ( .d(
        n90), .clk(ClkTapTH), .rb(n20), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__10_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_9 ( .d(n89), .clk(ClkTapTH), .rb(n20), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__9_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_8 ( .d(n88), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__8_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_7 ( .d(n87), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__7_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_6 ( .d(n86), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__6_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_5 ( .d(n85), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__5_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_4 ( .d(n84), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__4_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_3 ( .d(n83), .clk(ClkTapTH), .rb(n21), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__3_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_2 ( .d(n82), .clk(ClkTapTH), .rb(n22), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__2_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_1 ( .d(n81), .clk(ClkTapTH), .rb(n22), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__1_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_WINDOW_SIZE_0 ( .d(n80), .clk(ClkTapTH), .rb(n22), .o(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__0_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_1 ( .d(n148), .clk(ClkTapTH), 
        .rb(n25), .o(CNTR_RES_ComShiftRegT731H_1) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_25 ( .d(n150), .clk(
        ClkTapTH), .rb(n19), .o(CNTR_CTRL_ComShiftRegTdiT731H_24_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_1 ( .d(n174), .clk(ClkTapTH), .rb(n23), .o(CNTR_CTRL_ComShiftRegT731H_1_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_24 ( .d(n151), .clk(
        ClkTapTH), .rb(n19), .o(CNTR_CTRL_ComShiftRegTdiT731H_23_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_23 ( .d(n152), .clk(
        ClkTapTH), .rb(n19), .o(CNTR_CTRL_ComShiftRegTdiT731H_22_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_22 ( .d(n153), .clk(
        ClkTapTH), .rb(n19), .o(CNTR_CTRL_ComShiftRegTdiT731H_21_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_21 ( .d(n154), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_20_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_20 ( .d(n155), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_19_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_19 ( .d(n156), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_18_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_18 ( .d(n157), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_17_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_17 ( .d(n158), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_16_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_16 ( .d(n159), .clk(
        ClkTapTH), .rb(n20), .o(CNTR_CTRL_ComShiftRegTdiT731H_15_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_15 ( .d(n160), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_14_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_14 ( .d(n161), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_13_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_13 ( .d(n162), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_12_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_12 ( .d(n163), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_11_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_11 ( .d(n164), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_10_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_10 ( .d(n165), .clk(
        ClkTapTH), .rb(n21), .o(CNTR_CTRL_ComShiftRegTdiT731H_9_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_9 ( .d(n166), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_8_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_8 ( .d(n167), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_7_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_7 ( .d(n168), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_6_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_6 ( .d(n169), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_5 ( .d(n170), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_4 ( .d(n171), .clk(ClkTapTH), .rb(n22), .o(CNTR_CTRL_ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_3 ( .d(n172), .clk(ClkTapTH), .rb(n23), .o(CNTR_CTRL_ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_2 ( .d(n173), .clk(ClkTapTH), .rb(n23), .o(CNTR_CTRL_ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_0 ( .d(n149), .clk(ClkTapTH), 
        .rb(n25), .o(cntr_res_so) );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_0 ( .d(n98), .clk(ClkTapTH), .rb(n27), .o(upm_status_so) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_STOP_MODE ( .d(n74), .clk(
        ClkTapTH), .rb(n23), .o(IJTAG_COUNTER_CTRL_RegTnnnH_STOP_MODE_) );
  i0sfvn003ab1d03x5 CNTR_CTRL_ComShiftRegT731H_reg_0 ( .d(n175), .clk(ClkTapTH), .rb(n23), .o(cntr_ctrl_so) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_CLOCK_DIVDER_SELECT_1 ( 
        .d(n76), .clk(ClkTapTH), .rb(n23), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__1_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_CLOCK_DIVDER_SELECT_2 ( 
        .d(n77), .clk(ClkTapTH), .rb(n22), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__2_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_CLOCK_DIVDER_SELECT_0 ( 
        .d(n75), .clk(ClkTapTH), .rb(n23), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__0_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_UPM_DEBUG_CLK_EN ( .d(n96), 
        .clk(ClkTapTH), .rb(n19), .o(debug_clk_en) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_CLOCK_DIVDER_SELECT_4 ( 
        .d(n79), .clk(ClkTapTH), .rb(n22), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__4_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_CLOCK_DIVDER_SELECT_3 ( 
        .d(n78), .clk(ClkTapTH), .rb(n22), .o(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__3_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_START_MODE ( .d(n73), 
        .clk(ClkTapTH), .rb(n23), .o(IJTAG_COUNTER_CTRL_RegTnnnH_START_MODE_)
         );
  i0sfvn003ab1d03x5 UPM_STATUS_ComShiftRegT731H_reg_25 ( .d(n99), .clk(
        ClkTapTH), .rb(n25), .o(UPM_STATUS_ComShiftRegT731H_25_) );
  i0sfvn003ab1d03x5 CNTR_RES_ComShiftRegT731H_reg_21 ( .d(n128), .clk(ClkTapTH), .rb(n19), .o(CNTR_RES_ComShiftRegT731H_21_) );
  i0sfvn003ab1d03x5 IJTAG_COUNTER_CTRL_RegTnnnH_reg_WINDOW_MODE ( .d(n72), 
        .clk(ClkTapTH), .rb(n23), .o(IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_)
         );
  i0sinv000tb1n03x5 U2 ( .a(n10), .o1(n12) );
  i0sinv000tb1n03x5 U3 ( .a(n6), .o1(n9) );
  i0sinv000tb1n03x5 U4 ( .a(n16), .o1(n18) );
  i0sbff000ab1n02x5 U5 ( .a(n1), .o(n10) );
  i0sinv000tb1n03x5 U6 ( .a(n2), .o1(n5) );
  i0soai022ab1n03x5 U7 ( .a(n10), .b(n36), .c(n12), .d(n37), .o1(n96) );
  i0soai022ab1n03x5 U8 ( .a(n10), .b(n194), .c(n12), .d(n195), .o1(n73) );
  i0soai022ab1n03x5 U9 ( .a(n11), .b(n176), .c(n12), .d(n177), .o1(n82) );
  i0soai022ab1n03x5 U10 ( .a(n11), .b(n69), .c(n12), .d(n70), .o1(n83) );
  i0soai022ab1n03x5 U11 ( .a(n11), .b(n64), .c(n12), .d(n65), .o1(n84) );
  i0soai022ab1n03x5 U12 ( .a(n11), .b(n62), .c(n12), .d(n63), .o1(n85) );
  i0soai022ab1n03x5 U13 ( .a(n11), .b(n60), .c(n12), .d(n61), .o1(n86) );
  i0soai022ab1n03x5 U14 ( .a(n11), .b(n57), .c(n12), .d(n58), .o1(n87) );
  i0soai022ab1n03x5 U15 ( .a(n11), .b(n55), .c(n12), .d(n56), .o1(n88) );
  i0soai022ab1n03x5 U16 ( .a(n11), .b(n50), .c(n12), .d(n51), .o1(n89) );
  i0soai022ab1n03x5 U17 ( .a(n11), .b(n48), .c(n12), .d(n49), .o1(n90) );
  i0soai022ab1n03x5 U18 ( .a(n11), .b(n46), .c(n12), .d(n47), .o1(n91) );
  i0soai022ab1n03x5 U19 ( .a(n11), .b(n44), .c(n12), .d(n45), .o1(n92) );
  i0soai022ab1n03x5 U20 ( .a(n11), .b(n42), .c(n12), .d(n43), .o1(n93) );
  i0soai022ab1n03x5 U21 ( .a(n11), .b(n40), .c(n12), .d(n41), .o1(n94) );
  i0soai022ab1n03x5 U22 ( .a(n11), .b(n38), .c(n12), .d(n39), .o1(n95) );
  i0soai022ab1n03x5 U23 ( .a(n11), .b(n184), .c(n12), .d(n185), .o1(n78) );
  i0soai022ab1n03x5 U24 ( .a(n11), .b(n182), .c(n12), .d(n183), .o1(n79) );
  i0soai022ab1n03x5 U25 ( .a(n10), .b(n190), .c(n12), .d(n191), .o1(n75) );
  i0soai022ab1n03x5 U26 ( .a(n11), .b(n188), .c(n12), .d(n189), .o1(n76) );
  i0soai022ab1n03x5 U27 ( .a(n10), .b(n186), .c(n12), .d(n187), .o1(n77) );
  i0soai022ab1n03x5 U29 ( .a(n10), .b(n192), .c(n12), .d(n193), .o1(n74) );
  i0soai022ab1n03x5 U30 ( .a(n11), .b(n180), .c(n12), .d(n181), .o1(n80) );
  i0soai022ab1n03x5 U31 ( .a(n11), .b(n178), .c(n12), .d(n179), .o1(n81) );
  i0soai222ab1n03x5 U32 ( .a(n60), .b(n9), .c(n61), .d(n5), .e(n57), .f(n18), 
        .o1(n161) );
  i0soai222ab1n03x5 U33 ( .a(n57), .b(n9), .c(n58), .d(n5), .e(n55), .f(n18), 
        .o1(n160) );
  i0soai222ab1n03x5 U34 ( .a(n55), .b(n9), .c(n56), .d(n5), .e(n50), .f(n18), 
        .o1(n159) );
  i0soai222ab1n03x5 U35 ( .a(n50), .b(n9), .c(n51), .d(n5), .e(n48), .f(n18), 
        .o1(n158) );
  i0soai222ab1n03x5 U36 ( .a(n48), .b(n9), .c(n49), .d(n5), .e(n46), .f(n18), 
        .o1(n157) );
  i0soai222ab1n03x5 U37 ( .a(n46), .b(n9), .c(n47), .d(n5), .e(n44), .f(n18), 
        .o1(n156) );
  i0soai222ab1n03x5 U38 ( .a(n44), .b(n9), .c(n45), .d(n5), .e(n42), .f(n18), 
        .o1(n155) );
  i0soai222ab1n03x5 U39 ( .a(n42), .b(n9), .c(n43), .d(n5), .e(n40), .f(n18), 
        .o1(n154) );
  i0soai222ab1n03x5 U40 ( .a(n40), .b(n9), .c(n41), .d(n5), .e(n38), .f(n18), 
        .o1(n153) );
  i0soai222ab1n03x5 U41 ( .a(n38), .b(n9), .c(n39), .d(n5), .e(n36), .f(n18), 
        .o1(n152) );
  i0soai222ab1n03x5 U42 ( .a(n36), .b(n9), .c(n37), .d(n5), .e(n35), .f(n18), 
        .o1(n151) );
  i0soai222ab1n03x5 U43 ( .a(n64), .b(n9), .c(n65), .d(n5), .e(n62), .f(n18), 
        .o1(n163) );
  i0soai222ab1n03x5 U44 ( .a(n62), .b(n9), .c(n63), .d(n5), .e(n60), .f(n18), 
        .o1(n162) );
  i0soai222ab1n03x5 U45 ( .a(n194), .b(n9), .c(n195), .d(n5), .e(n192), .f(n18), .o1(n174) );
  i0soai222ab1n03x5 U46 ( .a(n192), .b(n9), .c(n193), .d(n5), .e(n190), .f(n18), .o1(n173) );
  i0soai222ab1n03x5 U47 ( .a(n190), .b(n9), .c(n191), .d(n5), .e(n188), .f(n18), .o1(n172) );
  i0soai222ab1n03x5 U48 ( .a(n188), .b(n9), .c(n189), .d(n5), .e(n186), .f(n18), .o1(n171) );
  i0soai222ab1n03x5 U49 ( .a(n186), .b(n9), .c(n187), .d(n5), .e(n184), .f(n18), .o1(n170) );
  i0soai222ab1n03x5 U50 ( .a(n184), .b(n9), .c(n185), .d(n5), .e(n182), .f(n18), .o1(n169) );
  i0soai222ab1n03x5 U51 ( .a(n182), .b(n9), .c(n183), .d(n5), .e(n180), .f(n18), .o1(n168) );
  i0soai222ab1n03x5 U52 ( .a(n180), .b(n9), .c(n181), .d(n5), .e(n178), .f(n18), .o1(n167) );
  i0soai222ab1n03x5 U53 ( .a(n178), .b(n9), .c(n179), .d(n5), .e(n176), .f(n18), .o1(n166) );
  i0soai222ab1n03x5 U54 ( .a(n176), .b(n9), .c(n177), .d(n5), .e(n69), .f(n18), 
        .o1(n165) );
  i0soai222ab1n03x5 U55 ( .a(n69), .b(n9), .c(n70), .d(n5), .e(n64), .f(n18), 
        .o1(n164) );
  i0sbff000ab1n02x5 U56 ( .a(n1), .o(n11) );
  i0sbff000ab1n02x5 U57 ( .a(n52), .o(n7) );
  i0sbff000ab1n02x5 U59 ( .a(shift), .o(n16) );
  i0soai022ab1n03x5 U60 ( .a(n18), .b(n32), .c(n9), .d(n33), .o1(n127) );
  i0soai022ab1n03x5 U61 ( .a(n18), .b(n31), .c(n9), .d(n32), .o1(n126) );
  i0soai022ab1n03x5 U62 ( .a(n18), .b(n30), .c(n9), .d(n31), .o1(n125) );
  i0soai022ab1n03x5 U63 ( .a(n18), .b(n28), .c(n9), .d(n30), .o1(n124) );
  i0soai022ab1n03x5 U64 ( .a(n18), .b(n29), .c(n9), .d(n197), .o1(n99) );
  i0sbff000ab1n02x5 U65 ( .a(n52), .o(n6) );
  i0soai022ab1n03x5 U66 ( .a(n18), .b(n33), .c(n9), .d(n34), .o1(n128) );
  i0sbff000ab1n02x5 U67 ( .a(n52), .o(n8) );
  i0sbff000ab1n02x5 U68 ( .a(shift), .o(n15) );
  i0sbff000ab1n02x5 U69 ( .a(shift), .o(n17) );
  i0sbff000ab1n02x5 U70 ( .a(fdfx_powergood), .o(n26) );
  i0sbff000ab1n02x5 U71 ( .a(fdfx_powergood), .o(n25) );
  i0sbff000ab1n02x5 U72 ( .a(fdfx_powergood), .o(n24) );
  i0sbff000ab1n02x5 U73 ( .a(fdfx_powergood), .o(n23) );
  i0sbff000ab1n02x5 U74 ( .a(fdfx_powergood), .o(n22) );
  i0sbff000ab1n02x5 U75 ( .a(fdfx_powergood), .o(n21) );
  i0sbff000ab1n02x5 U76 ( .a(fdfx_powergood), .o(n20) );
  i0sbff000ab1n02x5 U77 ( .a(fdfx_powergood), .o(n19) );
  i0sbff000ab1n02x5 U78 ( .a(fdfx_powergood), .o(n27) );
  i0snanp02ab1n03x5 U79 ( .a(update), .b(s1), .o1(n1) );
  i0sand002ab1n03x5 U80 ( .a(capture), .b(s1), .o(n2) );
  i0snorp02ab1n03x5 U81 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_), .b(n5), 
        .o1(counter_capture_i) );
  i0sobai22ab1n02x5 U82 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_), .b(n12), .c(n10), .d(n196), .out0(n72) );
  i0sobai22ab1n02x5 U83 ( .a(tap_master_mode), .b(n12), .c(n10), .d(n35), 
        .out0(n97) );
  i0sao0222ab1n03x5 U84 ( .a(n8), .b(UPM_STATUS_ComShiftRegT731H_1), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__1_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_1_), .f(n17), .o(n123) );
  i0sao0222ab1n03x5 U85 ( .a(UPM_STATUS_ComShiftRegTdiT731H_1_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__2_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_2_), .f(n17), .o(n122) );
  i0sao0222ab1n03x5 U86 ( .a(UPM_STATUS_ComShiftRegTdiT731H_2_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__3_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_3_), .f(n17), .o(n121) );
  i0sao0222ab1n03x5 U87 ( .a(UPM_STATUS_ComShiftRegTdiT731H_3_), .b(n8), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__4_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_4_), .f(n17), .o(n120) );
  i0sao0222ab1n03x5 U88 ( .a(UPM_STATUS_ComShiftRegTdiT731H_4_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_FSM_ENABLE_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_5_), .f(n17), .o(n119) );
  i0sao0222ab1n03x5 U89 ( .a(UPM_STATUS_ComShiftRegTdiT731H_5_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_WINDOW_COUNTER_ACTIVE_), .d(n54), .e(
        UPM_STATUS_ComShiftRegTdiT731H_6_), .f(n16), .o(n118) );
  i0sao0222ab1n03x5 U90 ( .a(UPM_STATUS_ComShiftRegTdiT731H_6_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__0_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_7_), .f(n16), .o(n117) );
  i0sao0222ab1n03x5 U92 ( .a(UPM_STATUS_ComShiftRegTdiT731H_7_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__1_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_8_), .f(n16), .o(n116) );
  i0sao0222ab1n03x5 U93 ( .a(UPM_STATUS_ComShiftRegTdiT731H_8_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__2_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_9_), .f(n16), .o(n115) );
  i0sao0222ab1n03x5 U94 ( .a(UPM_STATUS_ComShiftRegTdiT731H_9_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__3_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_10_), .f(n16), .o(n114) );
  i0sao0222ab1n03x5 U95 ( .a(UPM_STATUS_ComShiftRegTdiT731H_10_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__4_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_11_), .f(n16), .o(n113) );
  i0sao0222ab1n03x5 U96 ( .a(UPM_STATUS_ComShiftRegTdiT731H_11_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__5_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_12_), .f(n16), .o(n112) );
  i0sao0222ab1n03x5 U97 ( .a(UPM_STATUS_ComShiftRegTdiT731H_12_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__6_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_13_), .f(n16), .o(n111) );
  i0sao0222ab1n03x5 U98 ( .a(UPM_STATUS_ComShiftRegTdiT731H_13_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__7_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_14_), .f(n16), .o(n110) );
  i0sao0222ab1n03x5 U99 ( .a(UPM_STATUS_ComShiftRegTdiT731H_14_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__8_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_15_), .f(n16), .o(n109) );
  i0sao0222ab1n03x5 U100 ( .a(UPM_STATUS_ComShiftRegTdiT731H_15_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__9_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_16_), .f(n17), .o(n108) );
  i0sao0222ab1n03x5 U101 ( .a(UPM_STATUS_ComShiftRegTdiT731H_16_), .b(n8), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__10_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_17_), .f(n16), .o(n107) );
  i0sao0222ab1n03x5 U102 ( .a(UPM_STATUS_ComShiftRegTdiT731H_17_), .b(n8), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__11_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_18_), .f(n16), .o(n106) );
  i0sao0222ab1n03x5 U103 ( .a(UPM_STATUS_ComShiftRegTdiT731H_18_), .b(n6), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__12_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_19_), .f(n16), .o(n105) );
  i0sao0222ab1n03x5 U104 ( .a(UPM_STATUS_ComShiftRegTdiT731H_19_), .b(n7), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__13_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_20_), .f(n16), .o(n104) );
  i0sao0222ab1n03x5 U105 ( .a(UPM_STATUS_ComShiftRegTdiT731H_20_), .b(n6), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__14_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_21_), .f(n16), .o(n103) );
  i0sao0222ab1n03x5 U106 ( .a(UPM_STATUS_ComShiftRegTdiT731H_21_), .b(n6), .c(
        captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_CURRENT_VALUE__15_), .d(n54), 
        .e(UPM_STATUS_ComShiftRegTdiT731H_22_), .f(n16), .o(n102) );
  i0sao0222ab1n03x5 U107 ( .a(UPM_STATUS_ComShiftRegTdiT731H_22_), .b(n6), .c(
        cbb_power_en_error), .d(n54), .e(UPM_STATUS_ComShiftRegTdiT731H_23_), 
        .f(n16), .o(n101) );
  i0saoi023ab1n03x5 U108 ( .c(s3), .d(UPM_STATUS_ComShiftRegT731H_1), .e(n15), 
        .a(captureIJTAG_UPM_STATUS_RegTnnnH_FSM_STATE__0_), .b(n54), .o1(n53)
         );
  i0sao0222ab1n03x5 U109 ( .a(captureIJTAG_UPM_STATUS_RegTnnnH_COUNTER_STATUS_), .b(n54), .c(n17), .d(n59), .e(UPM_STATUS_ComShiftRegTdiT731H_23_), .f(n6), 
        .o(n100) );
  i0sobai22ab1n02x5 U110 ( .a(s3), .b(n29), .c(s3), .d(n197), .out0(n59) );
  i0soai012ab1n03x5 U111 ( .b(n196), .c(n9), .a(n71), .o1(n175) );
  i0saoi023ab1n03x5 U112 ( .c(CNTR_CTRL_ComShiftRegT731H_1_), .d(s1), .e(n15), 
        .a(n2), .b(IJTAG_COUNTER_CTRL_RegTnnnH_WINDOW_MODE_), .o1(n71) );
  i0sao0222ab1n03x5 U113 ( .a(captureIJTAG_COUNTER_RESULT_RegTnnnH_20_), .b(n4), .c(n17), .d(n67), .e(CNTR_RES_ComShiftRegTdiT731H_19_), .f(n6), .o(n129) );
  i0sobai22ab1n02x5 U114 ( .a(s2), .b(n28), .c(s2), .d(n34), .out0(n67) );
  i0sao0222ab1n03x5 U115 ( .a(n8), .b(CNTR_CTRL_ComShiftRegTdiT731H_24_), .c(
        n2), .d(tap_master_mode), .e(cntr_ctrl_si), .f(n16), .o(n150) );
  i0sand002ab1n02x7 U116 ( .a(s2), .b(capture), .o(n3) );
  i0sao0222ab1n03x5 U117 ( .a(CNTR_RES_ComShiftRegT731H_1), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_1_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_1_), .f(n17), .o(n148) );
  i0sao0222ab1n03x5 U118 ( .a(CNTR_RES_ComShiftRegTdiT731H_3_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_4_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_4_), .f(n17), .o(n145) );
  i0sao0222ab1n03x5 U119 ( .a(CNTR_RES_ComShiftRegTdiT731H_6_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_7_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_7_), .f(n17), .o(n142) );
  i0sao0222ab1n03x5 U120 ( .a(CNTR_RES_ComShiftRegTdiT731H_9_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_10_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_10_), .f(n17), .o(n139) );
  i0sao0222ab1n03x5 U121 ( .a(CNTR_RES_ComShiftRegTdiT731H_12_), .b(n7), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_13_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_13_), .f(n17), .o(n136) );
  i0sao0222ab1n03x5 U122 ( .a(CNTR_RES_ComShiftRegTdiT731H_15_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_16_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_16_), .f(n17), .o(n133) );
  i0sao0222ab1n03x5 U123 ( .a(CNTR_RES_ComShiftRegTdiT731H_16_), .b(n7), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_17_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_17_), .f(n17), .o(n132) );
  i0sao0222ab1n03x5 U124 ( .a(CNTR_RES_ComShiftRegTdiT731H_18_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_19_), .d(n3), .e(
        CNTR_RES_ComShiftRegTdiT731H_19_), .f(n17), .o(n130) );
  i0sand002ab1n02x7 U125 ( .a(s2), .b(capture), .o(n66) );
  i0sao0222ab1n03x5 U126 ( .a(CNTR_RES_ComShiftRegTdiT731H_1_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_2_), .d(n66), .e(
        CNTR_RES_ComShiftRegTdiT731H_2_), .f(n17), .o(n147) );
  i0sao0222ab1n03x5 U127 ( .a(CNTR_RES_ComShiftRegTdiT731H_4_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_5_), .d(n66), .e(
        CNTR_RES_ComShiftRegTdiT731H_5_), .f(n17), .o(n144) );
  i0sao0222ab1n03x5 U128 ( .a(CNTR_RES_ComShiftRegTdiT731H_7_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_8_), .d(n66), .e(
        CNTR_RES_ComShiftRegTdiT731H_8_), .f(n17), .o(n141) );
  i0sao0222ab1n03x5 U129 ( .a(CNTR_RES_ComShiftRegTdiT731H_10_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_11_), .d(n66), .e(
        CNTR_RES_ComShiftRegTdiT731H_11_), .f(n17), .o(n138) );
  i0sao0222ab1n03x5 U130 ( .a(CNTR_RES_ComShiftRegTdiT731H_13_), .b(n7), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_14_), .d(n66), .e(
        CNTR_RES_ComShiftRegTdiT731H_14_), .f(n17), .o(n135) );
  i0sand002ab1n02x7 U131 ( .a(s2), .b(capture), .o(n4) );
  i0sao0222ab1n03x5 U132 ( .a(CNTR_RES_ComShiftRegTdiT731H_2_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_3_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_3_), .f(n17), .o(n146) );
  i0sao0222ab1n03x5 U133 ( .a(CNTR_RES_ComShiftRegTdiT731H_5_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_6_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_6_), .f(n17), .o(n143) );
  i0sao0222ab1n03x5 U134 ( .a(CNTR_RES_ComShiftRegTdiT731H_8_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_9_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_9_), .f(n17), .o(n140) );
  i0sao0222ab1n03x5 U135 ( .a(CNTR_RES_ComShiftRegTdiT731H_11_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_12_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_12_), .f(n17), .o(n137) );
  i0sao0222ab1n03x5 U136 ( .a(CNTR_RES_ComShiftRegTdiT731H_14_), .b(n8), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_15_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_15_), .f(n17), .o(n134) );
  i0sao0222ab1n03x5 U137 ( .a(CNTR_RES_ComShiftRegTdiT731H_17_), .b(n7), .c(
        captureIJTAG_COUNTER_RESULT_RegTnnnH_18_), .d(n4), .e(
        CNTR_RES_ComShiftRegTdiT731H_18_), .f(n17), .o(n131) );
  i0saoi023ab1n03x5 U138 ( .c(s2), .d(n16), .e(CNTR_RES_ComShiftRegT731H_1), 
        .a(captureIJTAG_COUNTER_RESULT_RegTnnnH_0_), .b(n66), .o1(n68) );
  i0snorp02ab1n03x5 U139 ( .a(capture), .b(n16), .o1(n52) );
  i0sinv000tb1n03x5 U140 ( .a(cntr_res_si), .o1(n28) );
  i0sinv000tb1n03x5 U141 ( .a(upm_status_si), .o1(n29) );
  i0sinv000tb1n03x5 U142 ( .a(CNTR_RES_ComShiftRegT731H_21_), .o1(n34) );
  i0sinv000tb1n03x5 U143 ( .a(UPM_STATUS_ComShiftRegT731H_25_), .o1(n197) );
  i0sinv000tb1n03x5 U144 ( .a(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__3_), .o1(n185) );
  i0sinv000tb1n03x5 U145 ( .a(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__4_), .o1(n183) );
  i0sinv000tb1n03x5 U146 ( .a(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__0_), .o1(n191) );
  i0sinv000tb1n03x5 U147 ( .a(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__1_), .o1(n189) );
  i0sinv000tb1n03x5 U148 ( .a(
        IJTAG_COUNTER_CTRL_RegTnnnH_CLOCK_DIVDER_SELECT__2_), .o1(n187) );
  i0sinv000tb1n03x5 U149 ( .a(debug_clk_en), .o1(n37) );
  i0sinv000tb1n03x5 U150 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_START_MODE_), .o1(
        n195) );
  i0sinv000tb1n03x5 U151 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_STOP_MODE_), .o1(
        n193) );
  i0sinv000tb1n03x5 U152 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_1_), .o1(n192) );
  i0sinv000tb1n03x5 U153 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_2_), .o1(n190) );
  i0sinv000tb1n03x5 U154 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_3_), .o1(n188) );
  i0sinv000tb1n03x5 U155 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_4_), .o1(n186) );
  i0sinv000tb1n03x5 U156 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_5_), .o1(n184) );
  i0sinv000tb1n03x5 U157 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_6_), .o1(n182) );
  i0sinv000tb1n03x5 U158 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_7_), .o1(n180) );
  i0sinv000tb1n03x5 U159 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_8_), .o1(n178) );
  i0sinv000tb1n03x5 U160 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_9_), .o1(n176) );
  i0sinv000tb1n03x5 U161 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_10_), .o1(n69) );
  i0sinv000tb1n03x5 U162 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_11_), .o1(n64) );
  i0sinv000tb1n03x5 U163 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_12_), .o1(n62) );
  i0sinv000tb1n03x5 U164 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_13_), .o1(n60) );
  i0sinv000tb1n03x5 U165 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_14_), .o1(n57) );
  i0sinv000tb1n03x5 U166 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_15_), .o1(n55) );
  i0sinv000tb1n03x5 U167 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_16_), .o1(n50) );
  i0sinv000tb1n03x5 U168 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_17_), .o1(n48) );
  i0sinv000tb1n03x5 U169 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_18_), .o1(n46) );
  i0sinv000tb1n03x5 U170 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_19_), .o1(n44) );
  i0sinv000tb1n03x5 U171 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_20_), .o1(n42) );
  i0sinv000tb1n03x5 U172 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_21_), .o1(n40) );
  i0sinv000tb1n03x5 U173 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_22_), .o1(n38) );
  i0sinv000tb1n03x5 U174 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_23_), .o1(n36) );
  i0sinv000tb1n03x5 U175 ( .a(CNTR_CTRL_ComShiftRegTdiT731H_24_), .o1(n35) );
  i0sinv000tb1n03x5 U176 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__0_), 
        .o1(n181) );
  i0sinv000tb1n03x5 U177 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__1_), 
        .o1(n179) );
  i0sinv000tb1n03x5 U178 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__2_), 
        .o1(n177) );
  i0sinv000tb1n03x5 U180 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__3_), 
        .o1(n70) );
  i0sinv000tb1n03x5 U181 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__4_), 
        .o1(n65) );
  i0sinv000tb1n03x5 U182 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__5_), 
        .o1(n63) );
  i0sinv000tb1n03x5 U183 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__6_), 
        .o1(n61) );
  i0sinv000tb1n03x5 U184 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__7_), 
        .o1(n58) );
  i0sinv000tb1n03x5 U185 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__8_), 
        .o1(n56) );
  i0sinv000tb1n03x5 U186 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__9_), 
        .o1(n51) );
  i0sinv000tb1n03x5 U187 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__10_), .o1(n49) );
  i0sinv000tb1n03x5 U188 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__11_), .o1(n47) );
  i0sinv000tb1n03x5 U189 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__12_), .o1(n45) );
  i0sinv000tb1n03x5 U190 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__13_), .o1(n43) );
  i0sinv000tb1n03x5 U191 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__14_), .o1(n41) );
  i0sinv000tb1n03x5 U192 ( .a(IJTAG_COUNTER_CTRL_RegTnnnH_UPM_WINDOW_SIZE__15_), .o1(n39) );
  i0sinv000tb1n03x5 U193 ( .a(CNTR_CTRL_ComShiftRegT731H_1_), .o1(n194) );
  i0sinv000tb1n03x5 U194 ( .a(cntr_ctrl_so), .o1(n196) );
  i0sinv000tb1n03x5 U195 ( .a(CNTR_RES_ComShiftRegTdiT731H_21_), .o1(n33) );
  i0sinv000tb1n03x5 U196 ( .a(CNTR_RES_ComShiftRegTdiT731H_22_), .o1(n32) );
  i0sinv000tb1n03x5 U197 ( .a(CNTR_RES_ComShiftRegTdiT731H_23_), .o1(n31) );
  i0sinv000tb1n03x5 U198 ( .a(CNTR_RES_ComShiftRegTdiT731H_24_), .o1(n30) );
  i0sinv000tb1n03x5 U199 ( .a(n14), .o1(n13) );
  i0sinv000tb1n03x5 U200 ( .a(n_2_net_0), .o1(n14) );
  i0stilo00ab1n02x5 U201 ( .o(dfx_upm_dcm_out[1]) );
endmodule


module firebird7_in_upm_fabric_622242_0 ( dfx_upm_dcm_out, cbb_clk_in, trstb, 
        cbb_power_en_error, shift, update, tck, capture, si, sel, 
        fdfx_powergood, reg_so, debug_clk_en, tap_master_mode, so, update_out, 
        shift_out, capture_out, tck_out, reg_si, reg_sel );
  output [1:0] dfx_upm_dcm_out;
  input [1:0] cbb_clk_in;
  input trstb, cbb_power_en_error, shift, update, tck, capture, si, sel,
         fdfx_powergood, reg_so;
  output debug_clk_en, tap_master_mode, so, update_out, shift_out, capture_out,
         tck_out, reg_si, reg_sel;
  wire   n_Logic1_0, tck, capture, sib_resetb,
         SIB_COUNTER_CTRL_to_SIB_CBB_next_so,
         SIB_CBB_to_SIB_COUNTER_CTRL_next_si,
         SIB_COUNTER_RESULT_to_SIB_COUNTER_CTRL_next_so,
         COUNTER_CTRL_to_SIB_COUNTER_CTRL_reg_so,
         SIB_COUNTER_CTRL_to_SIB_COUNTER_RESULT_next_si,
         SIB_COUNTER_CTRL_to_COUNTER_CTRL_update_out,
         SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_si,
         SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_sel,
         SIB_UPM_STATUS_to_SIB_COUNTER_RESULT_next_so,
         COUNTER_RESULT_to_SIB_COUNTER_RESULT_reg_so,
         SIB_COUNTER_RESULT_to_SIB_UPM_STATUS_next_si,
         SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_si,
         SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_sel,
         UPM_STATUS_to_SIB_UPM_STATUS_reg_so,
         SIB_UPM_STATUS_to_UPM_STATUS_reg_si,
         SIB_UPM_STATUS_to_UPM_STATUS_reg_sel,
         sib_upm_status_to_sib_upm_status_next_so, n3, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
         SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5,
         SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7,
         SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
         SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
         SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
         SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
         SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17,
         SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19,
         SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21,
         SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23,
         SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25,
         SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27;
  assign tck_out = tck;
  assign capture_out = capture;

  i0sand002ab1n03x5 U2 ( .a(trstb), .b(fdfx_powergood), .o(sib_resetb) );
  firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_0 sib_cbb ( 
        .sib_reg_intel_design_select(n_Logic1_0), .tck(tck), .capture(capture), 
        .shift(shift_out), .update(update), .sel(sel), .trstb(sib_resetb), 
        .tck_out(SYNOPSYS_UNCONNECTED_1), .update_out(update_out), 
        .next_update_out(SYNOPSYS_UNCONNECTED_2), .shift_out(
        SYNOPSYS_UNCONNECTED_3), .capture_out(SYNOPSYS_UNCONNECTED_4), 
        .sel_out(SYNOPSYS_UNCONNECTED_5), .trstb_out(SYNOPSYS_UNCONNECTED_6), 
        .si(si), .so(so), .reg_si(reg_si), .reg_so(reg_so), .reg_sel(reg_sel), 
        .next_si(SIB_CBB_to_SIB_COUNTER_CTRL_next_si), .next_so(
        SIB_COUNTER_CTRL_to_SIB_CBB_next_so) );
  firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_3 sib_counter_ctrl ( 
        .sib_reg_intel_design_select(n_Logic1_0), .tck(tck), .capture(capture), 
        .shift(shift_out), .update(update), .sel(sel), .trstb(sib_resetb), 
        .tck_out(SYNOPSYS_UNCONNECTED_7), .update_out(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_update_out), .next_update_out(
        SYNOPSYS_UNCONNECTED_8), .shift_out(SYNOPSYS_UNCONNECTED_9), 
        .capture_out(SYNOPSYS_UNCONNECTED_10), .sel_out(
        SYNOPSYS_UNCONNECTED_11), .trstb_out(SYNOPSYS_UNCONNECTED_12), .si(
        SIB_CBB_to_SIB_COUNTER_CTRL_next_si), .so(
        SIB_COUNTER_CTRL_to_SIB_CBB_next_so), .reg_si(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_si), .reg_so(
        COUNTER_CTRL_to_SIB_COUNTER_CTRL_reg_so), .reg_sel(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_sel), .next_si(
        SIB_COUNTER_CTRL_to_SIB_COUNTER_RESULT_next_si), .next_so(
        SIB_COUNTER_RESULT_to_SIB_COUNTER_CTRL_next_so) );
  firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_2 sib_counter_result ( 
        .sib_reg_intel_design_select(n_Logic1_0), .tck(tck), .capture(capture), 
        .shift(shift_out), .update(update), .sel(sel), .trstb(sib_resetb), 
        .tck_out(SYNOPSYS_UNCONNECTED_13), .update_out(SYNOPSYS_UNCONNECTED_14), .next_update_out(SYNOPSYS_UNCONNECTED_15), .shift_out(
        SYNOPSYS_UNCONNECTED_16), .capture_out(SYNOPSYS_UNCONNECTED_17), 
        .sel_out(SYNOPSYS_UNCONNECTED_18), .trstb_out(SYNOPSYS_UNCONNECTED_19), 
        .si(SIB_COUNTER_CTRL_to_SIB_COUNTER_RESULT_next_si), .so(
        SIB_COUNTER_RESULT_to_SIB_COUNTER_CTRL_next_so), .reg_si(
        SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_si), .reg_so(
        COUNTER_RESULT_to_SIB_COUNTER_RESULT_reg_so), .reg_sel(
        SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_sel), .next_si(
        SIB_COUNTER_RESULT_to_SIB_UPM_STATUS_next_si), .next_so(
        SIB_UPM_STATUS_to_SIB_COUNTER_RESULT_next_so) );
  firebird7_in_upm_ijtag_sib_SO_FLOP_ENABLE0_SIB_REG_ENABLE1_1 sib_upm_status ( 
        .sib_reg_intel_design_select(n_Logic1_0), .tck(tck), .capture(capture), 
        .shift(shift_out), .update(update), .sel(sel), .trstb(sib_resetb), 
        .tck_out(SYNOPSYS_UNCONNECTED_20), .update_out(SYNOPSYS_UNCONNECTED_21), .next_update_out(SYNOPSYS_UNCONNECTED_22), .shift_out(
        SYNOPSYS_UNCONNECTED_23), .capture_out(SYNOPSYS_UNCONNECTED_24), 
        .sel_out(SYNOPSYS_UNCONNECTED_25), .trstb_out(SYNOPSYS_UNCONNECTED_26), 
        .si(SIB_COUNTER_RESULT_to_SIB_UPM_STATUS_next_si), .so(
        SIB_UPM_STATUS_to_SIB_COUNTER_RESULT_next_so), .reg_si(
        SIB_UPM_STATUS_to_UPM_STATUS_reg_si), .reg_so(
        UPM_STATUS_to_SIB_UPM_STATUS_reg_so), .reg_sel(
        SIB_UPM_STATUS_to_UPM_STATUS_reg_sel), .next_si(
        sib_upm_status_to_sib_upm_status_next_so), .next_so(
        sib_upm_status_to_sib_upm_status_next_so) );
  firebird7_in_upm_reg_486242_0 UPM_REGS_UPM_NON_THERMAL_u_upm_reg ( 
        .dfx_upm_dcm_out({SYNOPSYS_UNCONNECTED_27, dfx_upm_dcm_out[0]}), .s2(
        SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_sel), .update(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_update_out), .shift(shift_out), 
        .capture(capture), .tck(tck), .cntr_ctrl_si(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_si), .cntr_res_si(
        SIB_COUNTER_RESULT_to_COUNTER_RESULT_reg_si), .upm_status_si(
        SIB_UPM_STATUS_to_UPM_STATUS_reg_si), .s3(
        SIB_UPM_STATUS_to_UPM_STATUS_reg_sel), .cntr_ctrl_so(
        COUNTER_CTRL_to_SIB_COUNTER_CTRL_reg_so), .cntr_res_so(
        COUNTER_RESULT_to_SIB_COUNTER_RESULT_reg_so), .upm_status_so(
        UPM_STATUS_to_SIB_UPM_STATUS_reg_so), .s1(
        SIB_COUNTER_CTRL_to_COUNTER_CTRL_reg_sel), .fdfx_powergood(
        fdfx_powergood), .cbb_clk_in(cbb_clk_in), .cbb_power_en_error(
        cbb_power_en_error), .trstb(trstb), .tap_master_mode(tap_master_mode), 
        .debug_clk_en(debug_clk_en) );
  i0stilo00ab1n02x5 U3 ( .o(dfx_upm_dcm_out[1]) );
  i0sinv000tb1n03x5 U4 ( .a(n3), .o1(shift_out) );
  i0sinv000tb1n03x5 U5 ( .a(shift), .o1(n3) );
  i0stihi00ab1n02x5 U6 ( .o(n_Logic1_0) );
endmodule


module firebird7_in_ctech_lib_clk_buf_4 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_4 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_4 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_address_decoder_WIDTH6_0 ( address, dec_address );
  input [5:0] address;
  output [63:0] dec_address;
  wire   N0, N1, N2, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15,
         N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29,
         N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43,
         N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57,
         N58, N59, N60, N61, N62, N63, n310, n410, n110, n210, n510, n64, n70,
         n80, n90, n100, n111, n120, n130, n140, n150, n160, n170, n180, n190,
         n200, n211, n220, n230, n240, n250, n260, n270, n280, n290, n300,
         n311, n320, n330, n340;

  i0sand002ab1n03x5 U5 ( .a(N9), .b(n110), .o(dec_address[9]) );
  i0sand002ab1n03x5 U6 ( .a(N8), .b(n110), .o(dec_address[8]) );
  i0sand002ab1n03x5 U7 ( .a(N7), .b(n110), .o(dec_address[7]) );
  i0sand002ab1n03x5 U8 ( .a(N6), .b(n110), .o(dec_address[6]) );
  i0sand002ab1n03x5 U9 ( .a(N63), .b(n110), .o(dec_address[63]) );
  i0sand002ab1n03x5 U10 ( .a(N62), .b(n110), .o(dec_address[62]) );
  i0sand002ab1n03x5 U11 ( .a(N61), .b(n110), .o(dec_address[61]) );
  i0sand002ab1n03x5 U12 ( .a(N60), .b(n110), .o(dec_address[60]) );
  i0sand002ab1n03x5 U13 ( .a(N5), .b(n110), .o(dec_address[5]) );
  i0sand002ab1n03x5 U14 ( .a(N59), .b(n110), .o(dec_address[59]) );
  i0sand002ab1n03x5 U15 ( .a(N58), .b(n110), .o(dec_address[58]) );
  i0sand002ab1n03x5 U16 ( .a(N57), .b(n110), .o(dec_address[57]) );
  i0sand002ab1n03x5 U17 ( .a(N56), .b(n110), .o(dec_address[56]) );
  i0sand002ab1n03x5 U18 ( .a(N55), .b(n210), .o(dec_address[55]) );
  i0sand002ab1n03x5 U19 ( .a(N54), .b(n210), .o(dec_address[54]) );
  i0sand002ab1n03x5 U20 ( .a(N53), .b(n210), .o(dec_address[53]) );
  i0sand002ab1n03x5 U21 ( .a(N52), .b(n210), .o(dec_address[52]) );
  i0sand002ab1n03x5 U22 ( .a(N51), .b(n210), .o(dec_address[51]) );
  i0sand002ab1n03x5 U23 ( .a(N50), .b(n210), .o(dec_address[50]) );
  i0sand002ab1n03x5 U24 ( .a(N4), .b(n210), .o(dec_address[4]) );
  i0sand002ab1n03x5 U25 ( .a(N49), .b(n210), .o(dec_address[49]) );
  i0sand002ab1n03x5 U26 ( .a(N48), .b(n210), .o(dec_address[48]) );
  i0sand002ab1n03x5 U27 ( .a(N47), .b(n210), .o(dec_address[47]) );
  i0sand002ab1n03x5 U28 ( .a(N46), .b(n210), .o(dec_address[46]) );
  i0sand002ab1n03x5 U29 ( .a(N45), .b(n210), .o(dec_address[45]) );
  i0sand002ab1n03x5 U30 ( .a(N44), .b(n210), .o(dec_address[44]) );
  i0sand002ab1n03x5 U31 ( .a(N43), .b(n510), .o(dec_address[43]) );
  i0sand002ab1n03x5 U32 ( .a(N42), .b(n510), .o(dec_address[42]) );
  i0sand002ab1n03x5 U33 ( .a(N41), .b(n510), .o(dec_address[41]) );
  i0sand002ab1n03x5 U34 ( .a(N40), .b(n510), .o(dec_address[40]) );
  i0sand002ab1n03x5 U35 ( .a(N3), .b(n510), .o(dec_address[3]) );
  i0sand002ab1n03x5 U36 ( .a(N39), .b(n510), .o(dec_address[39]) );
  i0sand002ab1n03x5 U37 ( .a(N38), .b(n510), .o(dec_address[38]) );
  i0sand002ab1n03x5 U38 ( .a(N37), .b(n510), .o(dec_address[37]) );
  i0sand002ab1n03x5 U39 ( .a(N36), .b(n510), .o(dec_address[36]) );
  i0sand002ab1n03x5 U40 ( .a(N35), .b(n510), .o(dec_address[35]) );
  i0sand002ab1n03x5 U41 ( .a(N34), .b(n510), .o(dec_address[34]) );
  i0sand002ab1n03x5 U42 ( .a(N33), .b(n510), .o(dec_address[33]) );
  i0sand002ab1n03x5 U43 ( .a(N32), .b(n510), .o(dec_address[32]) );
  i0sand002ab1n03x5 U44 ( .a(N31), .b(n64), .o(dec_address[31]) );
  i0sand002ab1n03x5 U45 ( .a(N30), .b(n64), .o(dec_address[30]) );
  i0sand002ab1n03x5 U46 ( .a(N2), .b(n64), .o(dec_address[2]) );
  i0sand002ab1n03x5 U47 ( .a(N29), .b(n64), .o(dec_address[29]) );
  i0sand002ab1n03x5 U48 ( .a(N28), .b(n64), .o(dec_address[28]) );
  i0sand002ab1n03x5 U49 ( .a(N27), .b(n64), .o(dec_address[27]) );
  i0sand002ab1n03x5 U50 ( .a(N26), .b(n64), .o(dec_address[26]) );
  i0sand002ab1n03x5 U51 ( .a(N25), .b(n64), .o(dec_address[25]) );
  i0sand002ab1n03x5 U52 ( .a(N24), .b(n64), .o(dec_address[24]) );
  i0sand002ab1n03x5 U53 ( .a(N23), .b(n64), .o(dec_address[23]) );
  i0sand002ab1n03x5 U54 ( .a(N22), .b(n64), .o(dec_address[22]) );
  i0sand002ab1n03x5 U55 ( .a(N21), .b(n64), .o(dec_address[21]) );
  i0sand002ab1n03x5 U56 ( .a(N20), .b(n64), .o(dec_address[20]) );
  i0sand002ab1n03x5 U57 ( .a(N1), .b(n70), .o(dec_address[1]) );
  i0sand002ab1n03x5 U58 ( .a(N19), .b(n70), .o(dec_address[19]) );
  i0sand002ab1n03x5 U59 ( .a(N18), .b(n70), .o(dec_address[18]) );
  i0sand002ab1n03x5 U60 ( .a(N17), .b(n70), .o(dec_address[17]) );
  i0sand002ab1n03x5 U61 ( .a(N16), .b(n70), .o(dec_address[16]) );
  i0sand002ab1n03x5 U62 ( .a(N15), .b(n70), .o(dec_address[15]) );
  i0sand002ab1n03x5 U63 ( .a(N14), .b(n70), .o(dec_address[14]) );
  i0sand002ab1n03x5 U64 ( .a(N13), .b(n70), .o(dec_address[13]) );
  i0sand002ab1n03x5 U65 ( .a(N12), .b(n70), .o(dec_address[12]) );
  i0sand002ab1n03x5 U66 ( .a(N11), .b(n70), .o(dec_address[11]) );
  i0sand002ab1n03x5 U67 ( .a(N10), .b(n70), .o(dec_address[10]) );
  i0sand002ab1n03x5 U68 ( .a(N0), .b(n70), .o(dec_address[0]) );
  i0snorp02ab1n03x5 U3 ( .a(n320), .b(n300), .o1(N0) );
  i0sbff000ab1n02x5 U4 ( .a(n90), .o(n210) );
  i0sbff000ab1n02x5 U69 ( .a(n90), .o(n510) );
  i0sbff000ab1n02x5 U70 ( .a(n80), .o(n64) );
  i0sbff000ab1n02x5 U71 ( .a(n80), .o(n70) );
  i0snorp02ab1n03x5 U72 ( .a(n300), .b(n250), .o1(N3) );
  i0snorp02ab1n03x5 U73 ( .a(n250), .b(n190), .o1(N27) );
  i0snorp02ab1n03x5 U74 ( .a(n320), .b(n190), .o1(N24) );
  i0snanp03ab1n03x5 U75 ( .a(n120), .b(n111), .c(n130), .o1(n300) );
  i0snanp03ab1n03x5 U76 ( .a(n150), .b(n140), .c(n160), .o1(n320) );
  i0snanp02ab1n03x5 U77 ( .a(n230), .b(n111), .o1(n190) );
  i0snanp02ab1n03x5 U78 ( .a(n170), .b(n140), .o1(n250) );
  i0snorp02ab1n03x5 U79 ( .a(n120), .b(n130), .o1(n230) );
  i0snorp02ab1n03x5 U80 ( .a(n150), .b(n160), .o1(n170) );
  i0sbff000ab1n02x5 U81 ( .a(n310), .o(n90) );
  i0sbff000ab1n02x5 U82 ( .a(n310), .o(n80) );
  i0snorp02ab1n03x5 U83 ( .a(n311), .b(n280), .o1(N63) );
  i0sbff000ab1n02x5 U84 ( .a(n100), .o(n110) );
  i0sbff000ab1n02x5 U85 ( .a(n310), .o(n100) );
  i0snorp02ab1n03x5 U86 ( .a(n340), .b(n330), .o1(N9) );
  i0snorp02ab1n03x5 U87 ( .a(n330), .b(n320), .o1(N8) );
  i0snorp02ab1n03x5 U88 ( .a(n311), .b(n300), .o1(N7) );
  i0snorp02ab1n03x5 U89 ( .a(n300), .b(n290), .o1(N6) );
  i0snorp02ab1n03x5 U90 ( .a(n290), .b(n280), .o1(N62) );
  i0snorp02ab1n03x5 U91 ( .a(n280), .b(n270), .o1(N61) );
  i0snorp02ab1n03x5 U92 ( .a(n280), .b(n260), .o1(N60) );
  i0snorp02ab1n03x5 U93 ( .a(n300), .b(n270), .o1(N5) );
  i0snorp02ab1n03x5 U94 ( .a(n280), .b(n250), .o1(N59) );
  i0snorp02ab1n03x5 U95 ( .a(n280), .b(n240), .o1(N58) );
  i0snorp02ab1n03x5 U96 ( .a(n340), .b(n280), .o1(N57) );
  i0snorp02ab1n03x5 U97 ( .a(n320), .b(n280), .o1(N56) );
  i0snorp02ab1n03x5 U98 ( .a(n311), .b(n220), .o1(N55) );
  i0snorp02ab1n03x5 U99 ( .a(n290), .b(n220), .o1(N54) );
  i0snorp02ab1n03x5 U100 ( .a(n270), .b(n220), .o1(N53) );
  i0snorp02ab1n03x5 U101 ( .a(n260), .b(n220), .o1(N52) );
  i0snorp02ab1n03x5 U102 ( .a(n250), .b(n220), .o1(N51) );
  i0snorp02ab1n03x5 U103 ( .a(n240), .b(n220), .o1(N50) );
  i0snorp02ab1n03x5 U104 ( .a(n300), .b(n260), .o1(N4) );
  i0snorp02ab1n03x5 U105 ( .a(n340), .b(n220), .o1(N49) );
  i0snorp02ab1n03x5 U106 ( .a(n320), .b(n220), .o1(N48) );
  i0snorp02ab1n03x5 U107 ( .a(n311), .b(n211), .o1(N47) );
  i0snorp02ab1n03x5 U108 ( .a(n290), .b(n211), .o1(N46) );
  i0snorp02ab1n03x5 U109 ( .a(n270), .b(n211), .o1(N45) );
  i0snorp02ab1n03x5 U110 ( .a(n260), .b(n211), .o1(N44) );
  i0snorp02ab1n03x5 U111 ( .a(n250), .b(n211), .o1(N43) );
  i0snorp02ab1n03x5 U112 ( .a(n240), .b(n211), .o1(N42) );
  i0snorp02ab1n03x5 U113 ( .a(n340), .b(n211), .o1(N41) );
  i0snorp02ab1n03x5 U114 ( .a(n320), .b(n211), .o1(N40) );
  i0snorp02ab1n03x5 U115 ( .a(n311), .b(n200), .o1(N39) );
  i0snorp02ab1n03x5 U116 ( .a(n290), .b(n200), .o1(N38) );
  i0snorp02ab1n03x5 U117 ( .a(n270), .b(n200), .o1(N37) );
  i0snorp02ab1n03x5 U118 ( .a(n260), .b(n200), .o1(N36) );
  i0snorp02ab1n03x5 U119 ( .a(n250), .b(n200), .o1(N35) );
  i0snorp02ab1n03x5 U120 ( .a(n240), .b(n200), .o1(N34) );
  i0snorp02ab1n03x5 U121 ( .a(n340), .b(n200), .o1(N33) );
  i0snorp02ab1n03x5 U122 ( .a(n320), .b(n200), .o1(N32) );
  i0snorp02ab1n03x5 U123 ( .a(n311), .b(n190), .o1(N31) );
  i0snorp02ab1n03x5 U124 ( .a(n290), .b(n190), .o1(N30) );
  i0snorp02ab1n03x5 U125 ( .a(n300), .b(n240), .o1(N2) );
  i0snorp02ab1n03x5 U126 ( .a(n270), .b(n190), .o1(N29) );
  i0snorp02ab1n03x5 U127 ( .a(n260), .b(n190), .o1(N28) );
  i0snorp02ab1n03x5 U128 ( .a(n240), .b(n190), .o1(N26) );
  i0snorp02ab1n03x5 U129 ( .a(n340), .b(n190), .o1(N25) );
  i0snorp02ab1n03x5 U130 ( .a(n311), .b(n180), .o1(N23) );
  i0snorp02ab1n03x5 U131 ( .a(n290), .b(n180), .o1(N22) );
  i0snorp02ab1n03x5 U132 ( .a(n270), .b(n180), .o1(N21) );
  i0snorp02ab1n03x5 U133 ( .a(n260), .b(n180), .o1(N20) );
  i0snorp02ab1n03x5 U134 ( .a(n340), .b(n300), .o1(N1) );
  i0snorp02ab1n03x5 U135 ( .a(n250), .b(n180), .o1(N19) );
  i0snorp02ab1n03x5 U136 ( .a(n240), .b(n180), .o1(N18) );
  i0snorp02ab1n03x5 U137 ( .a(n340), .b(n180), .o1(N17) );
  i0snorp02ab1n03x5 U138 ( .a(n320), .b(n180), .o1(N16) );
  i0snorp02ab1n03x5 U139 ( .a(n330), .b(n311), .o1(N15) );
  i0snorp02ab1n03x5 U140 ( .a(n330), .b(n290), .o1(N14) );
  i0snorp02ab1n03x5 U141 ( .a(n330), .b(n270), .o1(N13) );
  i0snorp02ab1n03x5 U142 ( .a(n330), .b(n260), .o1(N12) );
  i0snorp02ab1n03x5 U143 ( .a(n330), .b(n250), .o1(N11) );
  i0snorp02ab1n03x5 U144 ( .a(n330), .b(n240), .o1(N10) );
  i0snona32ab1n02x5 U145 ( .b(address[2]), .c(address[1]), .d(address[0]), .a(
        n410), .out0(n310) );
  i0snorp03ab1n03x5 U146 ( .a(address[3]), .b(address[5]), .c(address[4]), 
        .o1(n410) );
  i0snanp03ab1n03x5 U147 ( .a(address[4]), .b(n130), .c(address[5]), .o1(n220)
         );
  i0snanp03ab1n03x5 U148 ( .a(address[3]), .b(n120), .c(address[5]), .o1(n211)
         );
  i0snanp03ab1n03x5 U149 ( .a(n130), .b(n120), .c(address[5]), .o1(n200) );
  i0snanp03ab1n03x5 U150 ( .a(n130), .b(n111), .c(address[4]), .o1(n180) );
  i0snanp03ab1n03x5 U151 ( .a(address[0]), .b(n150), .c(address[2]), .o1(n270)
         );
  i0snanp03ab1n03x5 U152 ( .a(n160), .b(n150), .c(address[2]), .o1(n260) );
  i0snanp03ab1n03x5 U153 ( .a(address[1]), .b(n160), .c(address[2]), .o1(n290)
         );
  i0snanp03ab1n03x5 U154 ( .a(n160), .b(n140), .c(address[1]), .o1(n240) );
  i0snanp03ab1n03x5 U155 ( .a(n120), .b(n111), .c(address[3]), .o1(n330) );
  i0snanp03ab1n03x5 U156 ( .a(n150), .b(n140), .c(address[0]), .o1(n340) );
  i0snanp02ab1n03x5 U157 ( .a(address[5]), .b(n230), .o1(n280) );
  i0snanp02ab1n03x5 U158 ( .a(address[2]), .b(n170), .o1(n311) );
  i0sinv000tb1n03x5 U159 ( .a(address[3]), .o1(n130) );
  i0sinv000tb1n03x5 U160 ( .a(address[4]), .o1(n120) );
  i0sinv000tb1n03x5 U161 ( .a(address[0]), .o1(n160) );
  i0sinv000tb1n03x5 U162 ( .a(address[1]), .o1(n150) );
  i0sinv000tb1n03x5 U163 ( .a(address[5]), .o1(n111) );
  i0sinv000tb1n03x5 U164 ( .a(address[2]), .o1(n140) );
endmodule


module firebird7_in_upm_cbb_reg_BANK_SIZE6_0 ( so_out, fdfx_powergood, update, 
        shift, capture, tck, si, sel, shift_out, update_out, tck_out, 
        capture_out, si_out, sel_out, so, power_enable, upm_address );
  output [63:0] upm_address;
  input so_out, fdfx_powergood, update, shift, capture, tck, si, sel;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable;
  wire   tck, shift, update, capture, si, sel, ClkTapTH, ComShiftRegT731H_1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_, ComShiftRegTdiT731H_5_,
         ComShiftRegTdiT731H_4_, ComShiftRegTdiT731H_3_,
         ComShiftRegTdiT731H_2_, ComShiftRegTdiT731H_1_, n2, n15, n18, n20,
         n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n1, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n16, n17,
         n19;
  assign tck_out = tck;
  assign shift_out = shift;
  assign update_out = update;
  assign capture_out = capture;
  assign si_out = si;
  assign sel_out = sel;

  firebird7_in_upm_dftb_clk_buf_WIDTH1_4 i_upm_dftb_clk_buf_ClkTapTH ( 
        .clkout(ClkTapTH), .clk(tck) );
  firebird7_in_upm_address_decoder_WIDTH6_0 upm_address_decoder ( .address({
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_}), .dec_address(upm_address) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_6 ( .d(n28), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_5 ( .d(n29), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_4 ( .d(n30), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_3 ( .d(n31), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_2 ( .d(n32), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_1 ( .d(n33), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegT731H_1_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_0 ( .d(n34), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(so) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_0 ( .d(n22), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_1 ( .d(n23), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_3 ( .d(n25), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_4 ( .d(n26), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_5 ( .d(n27), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_2 ( .d(n24), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_POWER_ENABLE ( .d(n21), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(power_enable) );
  i0sinv000tb1n03x5 U2 ( .a(n2), .o1(n16) );
  i0snanp02ab1n03x5 U3 ( .a(update), .b(sel), .o1(n2) );
  i0soai022ab1n03x5 U4 ( .a(n16), .b(n13), .c(n2), .d(n12), .o1(n22) );
  i0soai022ab1n03x5 U5 ( .a(n16), .b(n11), .c(n2), .d(n10), .o1(n23) );
  i0soai022ab1n03x5 U6 ( .a(n16), .b(n9), .c(n2), .d(n8), .o1(n24) );
  i0soai022ab1n03x5 U7 ( .a(n16), .b(n7), .c(n2), .d(n6), .o1(n25) );
  i0soai022ab1n03x5 U8 ( .a(n16), .b(n5), .c(n2), .d(n4), .o1(n26) );
  i0sinv000tb1n03x5 U9 ( .a(n18), .o1(n17) );
  i0soai222ab1n03x5 U10 ( .a(n12), .b(n19), .c(n13), .d(n18), .e(n10), .f(n1), 
        .o1(n33) );
  i0soai222ab1n03x5 U11 ( .a(n10), .b(n19), .c(n11), .d(n18), .e(n8), .f(n1), 
        .o1(n32) );
  i0soai222ab1n03x5 U12 ( .a(n8), .b(n19), .c(n9), .d(n18), .e(n6), .f(n1), 
        .o1(n31) );
  i0soai222ab1n03x5 U13 ( .a(n6), .b(n19), .c(n7), .d(n18), .e(n4), .f(n1), 
        .o1(n30) );
  i0soai222ab1n03x5 U14 ( .a(n4), .b(n19), .c(n5), .d(n18), .e(n3), .f(n1), 
        .o1(n29) );
  i0sinv000tb1n03x5 U15 ( .a(shift), .o1(n1) );
  i0sinv000tb1n03x5 U16 ( .a(n15), .o1(n19) );
  i0sobai22ab1n02x5 U17 ( .a(power_enable), .b(n16), .c(n2), .d(n14), .out0(
        n21) );
  i0sobai22ab1n02x5 U18 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .b(n16), 
        .c(n2), .d(n3), .out0(n27) );
  i0snanp02ab1n03x5 U19 ( .a(capture), .b(sel), .o1(n18) );
  i0soai012ab1n03x5 U20 ( .b(n14), .c(n19), .a(n20), .o1(n34) );
  i0saoi023ab1n03x5 U21 ( .c(ComShiftRegT731H_1_), .d(sel), .e(shift), .a(n17), 
        .b(power_enable), .o1(n20) );
  i0sao0222ab1n03x5 U22 ( .a(n15), .b(ComShiftRegTdiT731H_5_), .c(n17), .d(
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .e(so_out), .f(shift), .o(n28)
         );
  i0snorp02ab1n03x5 U23 ( .a(capture), .b(shift), .o1(n15) );
  i0sinv000tb1n03x5 U24 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_), .o1(n9) );
  i0sinv000tb1n03x5 U25 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_), .o1(n5) );
  i0sinv000tb1n03x5 U26 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_), .o1(n7) );
  i0sinv000tb1n03x5 U27 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_), .o1(n11) );
  i0sinv000tb1n03x5 U28 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_), .o1(n13) );
  i0sinv000tb1n03x5 U29 ( .a(ComShiftRegTdiT731H_1_), .o1(n10) );
  i0sinv000tb1n03x5 U30 ( .a(ComShiftRegTdiT731H_2_), .o1(n8) );
  i0sinv000tb1n03x5 U31 ( .a(ComShiftRegTdiT731H_3_), .o1(n6) );
  i0sinv000tb1n03x5 U32 ( .a(ComShiftRegTdiT731H_4_), .o1(n4) );
  i0sinv000tb1n03x5 U33 ( .a(ComShiftRegTdiT731H_5_), .o1(n3) );
  i0sinv000tb1n03x5 U34 ( .a(so), .o1(n14) );
  i0sinv000tb1n03x5 U35 ( .a(ComShiftRegT731H_1_), .o1(n12) );
endmodule


module firebird7_in_ctech_lib_nor_0 ( a, b, o1 );
  input a, b;
  output o1;


  i0snorp02ab1n03x5 U1 ( .a(b), .b(a), .o1(o1) );
endmodule


module firebird7_in_upm_2nor1_gate_0 ( a, b, o1 );
  input a, b;
  output o1;


  firebird7_in_ctech_lib_nor_0 u_nor ( .a(a), .b(b), .o1(o1) );
endmodule


module firebird7_in_ctech_lib_and_0 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_0 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_0 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_255 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_255 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_255 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_254 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_254 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_254 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_253 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_253 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_253 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_252 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_252 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_252 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_251 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_251 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_251 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_250 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_250 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_250 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_249 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_249 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_249 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_248 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_248 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_248 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_247 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_247 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_247 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_246 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_246 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_246 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_245 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_245 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_245 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_244 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_244 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_244 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_243 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_243 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_243 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_242 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_242 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_242 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_241 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_241 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_241 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_240 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_240 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_240 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_239 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_239 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_239 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_238 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_238 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_238 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_237 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_237 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_237 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_236 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_236 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_236 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_235 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_235 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_235 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_234 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_234 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_234 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_233 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_233 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_233 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_232 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_232 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_232 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_231 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_231 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_231 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_230 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_230 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_230 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_229 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_229 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_229 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_228 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_228 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_228 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_227 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_227 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_227 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_226 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_226 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_226 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_225 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_225 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_225 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_224 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_224 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_224 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_223 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_223 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_223 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_222 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_222 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_222 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_221 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_221 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_221 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_220 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_220 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_220 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_219 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_219 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_219 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_218 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_218 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_218 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_217 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_217 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_217 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_216 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_216 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_216 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_215 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_215 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_215 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_214 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_214 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_214 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_213 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_213 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_213 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_212 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_212 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_212 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_211 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_211 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_211 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_210 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_210 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_210 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_209 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_209 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_209 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_208 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_208 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_208 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_207 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_207 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_207 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_206 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_206 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_206 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_205 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_205 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_205 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_204 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_204 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_204 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_203 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_203 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_203 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_202 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_202 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_202 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_201 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_201 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_201 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_200 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_200 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_200 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_199 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_199 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_199 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_198 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_198 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_198 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_197 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_197 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_197 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_196 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_196 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_196 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_195 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_195 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_195 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_194 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_194 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_194 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_193 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_193 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_193 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_4 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n09x5 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_4 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_4 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_buf_8 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_8 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_8 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_cbb_control_BANK_SIZE6_0 ( fdfx_powergood, update, 
        shift, capture, tck, si, sel, cbb_clk, clk_debug, power_enable_prev, 
        iso_n, power_enable_error_prev, clk_in, so_out, power_enable_hip, so, 
        power_enable_next, upm_address, power_enable, power_enable_error_next, 
        clk_out, shift_out, update_out, tck_out, capture_out, si_out, sel_out
 );
  input [1:0] clk_in;
  output [63:0] upm_address;
  output [1:0] clk_out;
  input fdfx_powergood, update, shift, capture, tck, si, sel, cbb_clk,
         clk_debug, power_enable_prev, iso_n, power_enable_error_prev, so_out,
         power_enable_hip;
  output so, power_enable_next, power_enable, power_enable_error_next,
         shift_out, update_out, tck_out, capture_out, si_out, sel_out;
  wire   upm_address_pre_mask_63_, upm_address_pre_mask_62_,
         upm_address_pre_mask_61_, upm_address_pre_mask_60_,
         upm_address_pre_mask_59_, upm_address_pre_mask_58_,
         upm_address_pre_mask_57_, upm_address_pre_mask_56_,
         upm_address_pre_mask_55_, upm_address_pre_mask_54_,
         upm_address_pre_mask_53_, upm_address_pre_mask_52_,
         upm_address_pre_mask_51_, upm_address_pre_mask_50_,
         upm_address_pre_mask_49_, upm_address_pre_mask_48_,
         upm_address_pre_mask_47_, upm_address_pre_mask_46_,
         upm_address_pre_mask_45_, upm_address_pre_mask_44_,
         upm_address_pre_mask_43_, upm_address_pre_mask_42_,
         upm_address_pre_mask_41_, upm_address_pre_mask_40_,
         upm_address_pre_mask_39_, upm_address_pre_mask_38_,
         upm_address_pre_mask_37_, upm_address_pre_mask_36_,
         upm_address_pre_mask_35_, upm_address_pre_mask_34_,
         upm_address_pre_mask_33_, upm_address_pre_mask_32_,
         upm_address_pre_mask_31_, upm_address_pre_mask_30_,
         upm_address_pre_mask_29_, upm_address_pre_mask_28_,
         upm_address_pre_mask_27_, upm_address_pre_mask_26_,
         upm_address_pre_mask_25_, upm_address_pre_mask_24_,
         upm_address_pre_mask_23_, upm_address_pre_mask_22_,
         upm_address_pre_mask_21_, upm_address_pre_mask_20_,
         upm_address_pre_mask_19_, upm_address_pre_mask_18_,
         upm_address_pre_mask_17_, upm_address_pre_mask_16_,
         upm_address_pre_mask_15_, upm_address_pre_mask_14_,
         upm_address_pre_mask_13_, upm_address_pre_mask_12_,
         upm_address_pre_mask_11_, upm_address_pre_mask_10_,
         upm_address_pre_mask_9_, upm_address_pre_mask_8_,
         upm_address_pre_mask_7_, upm_address_pre_mask_6_,
         upm_address_pre_mask_5_, upm_address_pre_mask_4_,
         upm_address_pre_mask_3_, upm_address_pre_mask_2_,
         upm_address_pre_mask_1_, upm_address_pre_mask_0_, update_ff,
         en_mask_vec_63_, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;

  i0sorn002ab1n03x5 U3 ( .a(power_enable_prev), .b(power_enable), .o(
        power_enable_next) );
  i0sao0012ab1n03x7 U4 ( .b(power_enable_prev), .c(power_enable), .a(
        power_enable_error_prev), .o(power_enable_error_next) );
  firebird7_in_upm_cbb_reg_BANK_SIZE6_0 upm_cbb_reg ( .so_out(so_out), 
        .fdfx_powergood(fdfx_powergood), .update(update), .shift(shift), 
        .capture(capture), .tck(tck), .si(si), .sel(sel), .shift_out(shift_out), .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out), .so(so), .power_enable(
        power_enable), .upm_address({upm_address_pre_mask_63_, 
        upm_address_pre_mask_62_, upm_address_pre_mask_61_, 
        upm_address_pre_mask_60_, upm_address_pre_mask_59_, 
        upm_address_pre_mask_58_, upm_address_pre_mask_57_, 
        upm_address_pre_mask_56_, upm_address_pre_mask_55_, 
        upm_address_pre_mask_54_, upm_address_pre_mask_53_, 
        upm_address_pre_mask_52_, upm_address_pre_mask_51_, 
        upm_address_pre_mask_50_, upm_address_pre_mask_49_, 
        upm_address_pre_mask_48_, upm_address_pre_mask_47_, 
        upm_address_pre_mask_46_, upm_address_pre_mask_45_, 
        upm_address_pre_mask_44_, upm_address_pre_mask_43_, 
        upm_address_pre_mask_42_, upm_address_pre_mask_41_, 
        upm_address_pre_mask_40_, upm_address_pre_mask_39_, 
        upm_address_pre_mask_38_, upm_address_pre_mask_37_, 
        upm_address_pre_mask_36_, upm_address_pre_mask_35_, 
        upm_address_pre_mask_34_, upm_address_pre_mask_33_, 
        upm_address_pre_mask_32_, upm_address_pre_mask_31_, 
        upm_address_pre_mask_30_, upm_address_pre_mask_29_, 
        upm_address_pre_mask_28_, upm_address_pre_mask_27_, 
        upm_address_pre_mask_26_, upm_address_pre_mask_25_, 
        upm_address_pre_mask_24_, upm_address_pre_mask_23_, 
        upm_address_pre_mask_22_, upm_address_pre_mask_21_, 
        upm_address_pre_mask_20_, upm_address_pre_mask_19_, 
        upm_address_pre_mask_18_, upm_address_pre_mask_17_, 
        upm_address_pre_mask_16_, upm_address_pre_mask_15_, 
        upm_address_pre_mask_14_, upm_address_pre_mask_13_, 
        upm_address_pre_mask_12_, upm_address_pre_mask_11_, 
        upm_address_pre_mask_10_, upm_address_pre_mask_9_, 
        upm_address_pre_mask_8_, upm_address_pre_mask_7_, 
        upm_address_pre_mask_6_, upm_address_pre_mask_5_, 
        upm_address_pre_mask_4_, upm_address_pre_mask_3_, 
        upm_address_pre_mask_2_, upm_address_pre_mask_1_, 
        upm_address_pre_mask_0_}) );
  firebird7_in_upm_2nor1_gate_0 update_nor ( .a(update), .b(update_ff), .o1(
        en_mask_vec_63_) );
  firebird7_in_upm_2and1_gate_0 UPM_DONT_TOUCH_AND_CELL_0_DONT_TOUCH_AND ( .a(
        upm_address_pre_mask_0_), .b(n1), .o(upm_address[0]) );
  firebird7_in_upm_2and1_gate_255 UPM_DONT_TOUCH_AND_CELL_1_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_1_), .b(n6), .o(upm_address[1]) );
  firebird7_in_upm_2and1_gate_254 UPM_DONT_TOUCH_AND_CELL_2_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_2_), .b(n6), .o(upm_address[2]) );
  firebird7_in_upm_2and1_gate_253 UPM_DONT_TOUCH_AND_CELL_3_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_3_), .b(n6), .o(upm_address[3]) );
  firebird7_in_upm_2and1_gate_252 UPM_DONT_TOUCH_AND_CELL_4_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_4_), .b(n6), .o(upm_address[4]) );
  firebird7_in_upm_2and1_gate_251 UPM_DONT_TOUCH_AND_CELL_5_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_5_), .b(n5), .o(upm_address[5]) );
  firebird7_in_upm_2and1_gate_250 UPM_DONT_TOUCH_AND_CELL_6_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_6_), .b(n5), .o(upm_address[6]) );
  firebird7_in_upm_2and1_gate_249 UPM_DONT_TOUCH_AND_CELL_7_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_7_), .b(n5), .o(upm_address[7]) );
  firebird7_in_upm_2and1_gate_248 UPM_DONT_TOUCH_AND_CELL_8_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_8_), .b(n5), .o(upm_address[8]) );
  firebird7_in_upm_2and1_gate_247 UPM_DONT_TOUCH_AND_CELL_9_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_9_), .b(n5), .o(upm_address[9]) );
  firebird7_in_upm_2and1_gate_246 UPM_DONT_TOUCH_AND_CELL_10_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_10_), .b(n5), .o(upm_address[10]) );
  firebird7_in_upm_2and1_gate_245 UPM_DONT_TOUCH_AND_CELL_11_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_11_), .b(n5), .o(upm_address[11]) );
  firebird7_in_upm_2and1_gate_244 UPM_DONT_TOUCH_AND_CELL_12_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_12_), .b(n5), .o(upm_address[12]) );
  firebird7_in_upm_2and1_gate_243 UPM_DONT_TOUCH_AND_CELL_13_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_13_), .b(n5), .o(upm_address[13]) );
  firebird7_in_upm_2and1_gate_242 UPM_DONT_TOUCH_AND_CELL_14_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_14_), .b(n5), .o(upm_address[14]) );
  firebird7_in_upm_2and1_gate_241 UPM_DONT_TOUCH_AND_CELL_15_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_15_), .b(n5), .o(upm_address[15]) );
  firebird7_in_upm_2and1_gate_240 UPM_DONT_TOUCH_AND_CELL_16_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_16_), .b(n5), .o(upm_address[16]) );
  firebird7_in_upm_2and1_gate_239 UPM_DONT_TOUCH_AND_CELL_17_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_17_), .b(n4), .o(upm_address[17]) );
  firebird7_in_upm_2and1_gate_238 UPM_DONT_TOUCH_AND_CELL_18_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_18_), .b(n4), .o(upm_address[18]) );
  firebird7_in_upm_2and1_gate_237 UPM_DONT_TOUCH_AND_CELL_19_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_19_), .b(n4), .o(upm_address[19]) );
  firebird7_in_upm_2and1_gate_236 UPM_DONT_TOUCH_AND_CELL_20_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_20_), .b(n4), .o(upm_address[20]) );
  firebird7_in_upm_2and1_gate_235 UPM_DONT_TOUCH_AND_CELL_21_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_21_), .b(n4), .o(upm_address[21]) );
  firebird7_in_upm_2and1_gate_234 UPM_DONT_TOUCH_AND_CELL_22_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_22_), .b(n4), .o(upm_address[22]) );
  firebird7_in_upm_2and1_gate_233 UPM_DONT_TOUCH_AND_CELL_23_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_23_), .b(n4), .o(upm_address[23]) );
  firebird7_in_upm_2and1_gate_232 UPM_DONT_TOUCH_AND_CELL_24_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_24_), .b(n4), .o(upm_address[24]) );
  firebird7_in_upm_2and1_gate_231 UPM_DONT_TOUCH_AND_CELL_25_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_25_), .b(n4), .o(upm_address[25]) );
  firebird7_in_upm_2and1_gate_230 UPM_DONT_TOUCH_AND_CELL_26_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_26_), .b(n4), .o(upm_address[26]) );
  firebird7_in_upm_2and1_gate_229 UPM_DONT_TOUCH_AND_CELL_27_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_27_), .b(n4), .o(upm_address[27]) );
  firebird7_in_upm_2and1_gate_228 UPM_DONT_TOUCH_AND_CELL_28_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_28_), .b(n4), .o(upm_address[28]) );
  firebird7_in_upm_2and1_gate_227 UPM_DONT_TOUCH_AND_CELL_29_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_29_), .b(n3), .o(upm_address[29]) );
  firebird7_in_upm_2and1_gate_226 UPM_DONT_TOUCH_AND_CELL_30_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_30_), .b(n3), .o(upm_address[30]) );
  firebird7_in_upm_2and1_gate_225 UPM_DONT_TOUCH_AND_CELL_31_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_31_), .b(n3), .o(upm_address[31]) );
  firebird7_in_upm_2and1_gate_224 UPM_DONT_TOUCH_AND_CELL_32_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_32_), .b(n3), .o(upm_address[32]) );
  firebird7_in_upm_2and1_gate_223 UPM_DONT_TOUCH_AND_CELL_33_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_33_), .b(n3), .o(upm_address[33]) );
  firebird7_in_upm_2and1_gate_222 UPM_DONT_TOUCH_AND_CELL_34_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_34_), .b(n3), .o(upm_address[34]) );
  firebird7_in_upm_2and1_gate_221 UPM_DONT_TOUCH_AND_CELL_35_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_35_), .b(n3), .o(upm_address[35]) );
  firebird7_in_upm_2and1_gate_220 UPM_DONT_TOUCH_AND_CELL_36_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_36_), .b(n3), .o(upm_address[36]) );
  firebird7_in_upm_2and1_gate_219 UPM_DONT_TOUCH_AND_CELL_37_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_37_), .b(n3), .o(upm_address[37]) );
  firebird7_in_upm_2and1_gate_218 UPM_DONT_TOUCH_AND_CELL_38_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_38_), .b(n3), .o(upm_address[38]) );
  firebird7_in_upm_2and1_gate_217 UPM_DONT_TOUCH_AND_CELL_39_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_39_), .b(n3), .o(upm_address[39]) );
  firebird7_in_upm_2and1_gate_216 UPM_DONT_TOUCH_AND_CELL_40_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_40_), .b(n3), .o(upm_address[40]) );
  firebird7_in_upm_2and1_gate_215 UPM_DONT_TOUCH_AND_CELL_41_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_41_), .b(n2), .o(upm_address[41]) );
  firebird7_in_upm_2and1_gate_214 UPM_DONT_TOUCH_AND_CELL_42_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_42_), .b(n2), .o(upm_address[42]) );
  firebird7_in_upm_2and1_gate_213 UPM_DONT_TOUCH_AND_CELL_43_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_43_), .b(n2), .o(upm_address[43]) );
  firebird7_in_upm_2and1_gate_212 UPM_DONT_TOUCH_AND_CELL_44_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_44_), .b(n2), .o(upm_address[44]) );
  firebird7_in_upm_2and1_gate_211 UPM_DONT_TOUCH_AND_CELL_45_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_45_), .b(n2), .o(upm_address[45]) );
  firebird7_in_upm_2and1_gate_210 UPM_DONT_TOUCH_AND_CELL_46_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_46_), .b(n2), .o(upm_address[46]) );
  firebird7_in_upm_2and1_gate_209 UPM_DONT_TOUCH_AND_CELL_47_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_47_), .b(n2), .o(upm_address[47]) );
  firebird7_in_upm_2and1_gate_208 UPM_DONT_TOUCH_AND_CELL_48_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_48_), .b(n2), .o(upm_address[48]) );
  firebird7_in_upm_2and1_gate_207 UPM_DONT_TOUCH_AND_CELL_49_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_49_), .b(n2), .o(upm_address[49]) );
  firebird7_in_upm_2and1_gate_206 UPM_DONT_TOUCH_AND_CELL_50_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_50_), .b(n2), .o(upm_address[50]) );
  firebird7_in_upm_2and1_gate_205 UPM_DONT_TOUCH_AND_CELL_51_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_51_), .b(n2), .o(upm_address[51]) );
  firebird7_in_upm_2and1_gate_204 UPM_DONT_TOUCH_AND_CELL_52_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_52_), .b(n2), .o(upm_address[52]) );
  firebird7_in_upm_2and1_gate_203 UPM_DONT_TOUCH_AND_CELL_53_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_53_), .b(n1), .o(upm_address[53]) );
  firebird7_in_upm_2and1_gate_202 UPM_DONT_TOUCH_AND_CELL_54_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_54_), .b(n1), .o(upm_address[54]) );
  firebird7_in_upm_2and1_gate_201 UPM_DONT_TOUCH_AND_CELL_55_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_55_), .b(n1), .o(upm_address[55]) );
  firebird7_in_upm_2and1_gate_200 UPM_DONT_TOUCH_AND_CELL_56_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_56_), .b(n1), .o(upm_address[56]) );
  firebird7_in_upm_2and1_gate_199 UPM_DONT_TOUCH_AND_CELL_57_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_57_), .b(n1), .o(upm_address[57]) );
  firebird7_in_upm_2and1_gate_198 UPM_DONT_TOUCH_AND_CELL_58_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_58_), .b(n1), .o(upm_address[58]) );
  firebird7_in_upm_2and1_gate_197 UPM_DONT_TOUCH_AND_CELL_59_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_59_), .b(n1), .o(upm_address[59]) );
  firebird7_in_upm_2and1_gate_196 UPM_DONT_TOUCH_AND_CELL_60_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_60_), .b(n1), .o(upm_address[60]) );
  firebird7_in_upm_2and1_gate_195 UPM_DONT_TOUCH_AND_CELL_61_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_61_), .b(n1), .o(upm_address[61]) );
  firebird7_in_upm_2and1_gate_194 UPM_DONT_TOUCH_AND_CELL_62_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_62_), .b(n1), .o(upm_address[62]) );
  firebird7_in_upm_2and1_gate_193 UPM_DONT_TOUCH_AND_CELL_63_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_63_), .b(n1), .o(upm_address[63]) );
  firebird7_in_upm_dftb_clk_mux_2to1_4 upm_dftb_clk_mux_2to1_clk_out_0 ( 
        .clk1(cbb_clk), .clk2(clk_in[0]), .s(power_enable_hip), .clkout(
        clk_out[0]) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_8 i_upm_dftb_clk_buf_clk_out_1 ( 
        .clkout(clk_out[1]), .clk(clk_in[1]) );
  i0sfvn003ab1d03x5 update_ff_reg ( .d(update), .clk(tck), .rb(fdfx_powergood), 
        .o(update_ff) );
  i0sbff000ab1n02x5 U5 ( .a(n9), .o(n2) );
  i0sbff000ab1n02x5 U6 ( .a(n8), .o(n3) );
  i0sbff000ab1n02x5 U7 ( .a(n8), .o(n4) );
  i0sbff000ab1n02x5 U8 ( .a(n7), .o(n5) );
  i0sbff000ab1n02x5 U9 ( .a(n9), .o(n1) );
  i0sbff000ab1n02x5 U10 ( .a(n7), .o(n6) );
  i0sbff000ab1n02x5 U11 ( .a(n10), .o(n9) );
  i0sbff000ab1n02x5 U12 ( .a(n10), .o(n8) );
  i0sbff000ab1n02x5 U13 ( .a(n10), .o(n7) );
  i0sbff000ab1n02x5 U14 ( .a(en_mask_vec_63_), .o(n10) );
endmodule


module firebird7_in_ctech_lib_clk_and_en_1 ( clkout, clk, en );
  input clk, en;
  output clkout;


  i0sclb0a2ab1n02x5 ctech_lib_clk_and_en_dcszo ( .clk(clk), .en(en), .clkout(
        clkout) );
endmodule


module firebird7_in_upm_dftb_clk_and_en_1 ( clk, en, clkout );
  input clk, en;
  output clkout;


  firebird7_in_ctech_lib_clk_and_en_1 i_ctech_lib_clk_and_en ( .clkout(clkout), 
        .clk(clk), .en(en) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_5 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n02x7 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_5 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_5 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_buf_9 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_9 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_9 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_cbb_wrapper_cbb_1_CBB_HIP_TYPEUPM_D_A_0 ( 
        power_enable_error_prev, power_enable_prev, clk_in, so_out, shift, 
        update, tck, capture, si, sel, debug_clk_en, fdfx_powergood, iso_n, 
        clk_debug, shift_out, update_out, tck_out, capture_out, si_out, 
        sel_out, clk_out, so, power_enable_error_next );
  input [1:0] clk_in;
  output [1:0] clk_out;
  input power_enable_error_prev, power_enable_prev, so_out, shift, update, tck,
         capture, si, sel, debug_clk_en, fdfx_powergood, iso_n, clk_debug;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable_error_next;
  wire   clk_out_pre_1_, clk_out_pre_0_, cbb_clk, power_enable,
         upm_address_63_, upm_address_62_, upm_address_61_, upm_address_60_,
         upm_address_59_, upm_address_58_, upm_address_57_, upm_address_56_,
         upm_address_55_, upm_address_54_, upm_address_53_, upm_address_52_,
         upm_address_51_, upm_address_50_, upm_address_49_, upm_address_48_,
         upm_address_47_, upm_address_46_, upm_address_45_, upm_address_44_,
         upm_address_43_, upm_address_42_, upm_address_41_, upm_address_40_,
         upm_address_39_, upm_address_38_, upm_address_37_, upm_address_36_,
         upm_address_35_, upm_address_34_, upm_address_33_, upm_address_32_,
         upm_address_31_, upm_address_30_, upm_address_29_, upm_address_28_,
         upm_address_27_, upm_address_26_, upm_address_25_, upm_address_24_,
         upm_address_23_, upm_address_22_, upm_address_21_, upm_address_20_,
         upm_address_19_, upm_address_18_, upm_address_17_, upm_address_16_,
         upm_address_15_, upm_address_14_, upm_address_13_, upm_address_12_,
         upm_address_11_, upm_address_10_, upm_address_9_, upm_address_8_,
         upm_address_7_, upm_address_6_, upm_address_5_, upm_address_4_,
         upm_address_3_, upm_address_2_, upm_address_1_, debug_clk_gated,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2;

  i70idvdpmd03m50ashipbm1m3 UPM_CBB_INSTANCES_UPM_D_A_INST_inst_i70idvdpmd03m50ashipbm1m3 ( 
        .enosc({upm_address_63_, upm_address_62_, upm_address_61_, 
        upm_address_60_, upm_address_59_, upm_address_58_, upm_address_57_, 
        upm_address_56_, upm_address_55_, upm_address_54_, upm_address_53_, 
        upm_address_52_, upm_address_51_, upm_address_50_, upm_address_49_, 
        upm_address_48_, upm_address_47_, upm_address_46_, upm_address_45_, 
        upm_address_44_, upm_address_43_, upm_address_42_, upm_address_41_, 
        upm_address_40_, upm_address_39_, upm_address_38_, upm_address_37_, 
        upm_address_36_, upm_address_35_, upm_address_34_, upm_address_33_, 
        upm_address_32_, upm_address_31_, upm_address_30_, upm_address_29_, 
        upm_address_28_, upm_address_27_, upm_address_26_, upm_address_25_, 
        upm_address_24_, upm_address_23_, upm_address_22_, upm_address_21_, 
        upm_address_20_, upm_address_19_, upm_address_18_, upm_address_17_, 
        upm_address_16_, upm_address_15_, upm_address_14_, upm_address_13_, 
        upm_address_12_, upm_address_11_, upm_address_10_, upm_address_9_, 
        upm_address_8_, upm_address_7_, upm_address_6_, upm_address_5_, 
        upm_address_4_, upm_address_3_, upm_address_2_, upm_address_1_}), 
        .hfbankl(cbb_clk), .idvdebug_clki(clk_debug), .sleep_b(power_enable)
         );
  firebird7_in_upm_cbb_control_BANK_SIZE6_0 upm_cbb_control ( .fdfx_powergood(
        fdfx_powergood), .update(update), .shift(shift), .capture(capture), 
        .tck(tck), .si(si), .sel(sel), .cbb_clk(cbb_clk), .clk_debug(clk_debug), .power_enable_prev(power_enable_prev), .iso_n(iso_n), 
        .power_enable_error_prev(power_enable_error_prev), .clk_in(clk_in), 
        .so_out(so_out), .power_enable_hip(power_enable), .so(so), 
        .power_enable_next(SYNOPSYS_UNCONNECTED_1), .upm_address({
        upm_address_63_, upm_address_62_, upm_address_61_, upm_address_60_, 
        upm_address_59_, upm_address_58_, upm_address_57_, upm_address_56_, 
        upm_address_55_, upm_address_54_, upm_address_53_, upm_address_52_, 
        upm_address_51_, upm_address_50_, upm_address_49_, upm_address_48_, 
        upm_address_47_, upm_address_46_, upm_address_45_, upm_address_44_, 
        upm_address_43_, upm_address_42_, upm_address_41_, upm_address_40_, 
        upm_address_39_, upm_address_38_, upm_address_37_, upm_address_36_, 
        upm_address_35_, upm_address_34_, upm_address_33_, upm_address_32_, 
        upm_address_31_, upm_address_30_, upm_address_29_, upm_address_28_, 
        upm_address_27_, upm_address_26_, upm_address_25_, upm_address_24_, 
        upm_address_23_, upm_address_22_, upm_address_21_, upm_address_20_, 
        upm_address_19_, upm_address_18_, upm_address_17_, upm_address_16_, 
        upm_address_15_, upm_address_14_, upm_address_13_, upm_address_12_, 
        upm_address_11_, upm_address_10_, upm_address_9_, upm_address_8_, 
        upm_address_7_, upm_address_6_, upm_address_5_, upm_address_4_, 
        upm_address_3_, upm_address_2_, upm_address_1_, SYNOPSYS_UNCONNECTED_2}), .power_enable(power_enable), .power_enable_error_next(
        power_enable_error_next), .clk_out({clk_out_pre_1_, clk_out_pre_0_}), 
        .shift_out(shift_out), .update_out(update_out), .tck_out(tck_out), 
        .capture_out(capture_out), .si_out(si_out), .sel_out(sel_out) );
  firebird7_in_upm_dftb_clk_and_en_1 upm_dftb_clk_and_en_debug_clk_gated ( 
        .clk(clk_debug), .en(debug_clk_en), .clkout(debug_clk_gated) );
  firebird7_in_upm_dftb_clk_mux_2to1_5 upm_dftb_clk_mux_2to1_clk_out_0 ( 
        .clk1(debug_clk_gated), .clk2(clk_out_pre_0_), .s(debug_clk_en), 
        .clkout(clk_out[0]) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_9 i_upm_dftb_clk_buf_clk_out_1 ( 
        .clkout(clk_out[1]), .clk(clk_out_pre_1_) );
endmodule


module firebird7_in_ctech_lib_clk_buf_3 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_3 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_3 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_address_decoder_WIDTH6_3 ( address, dec_address );
  input [5:0] address;
  output [63:0] dec_address;
  wire   N0, N1, N2, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15,
         N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29,
         N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43,
         N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57,
         N58, N59, N60, N61, N62, N63, n110, n210, n510, n64, n70, n80, n90,
         n100, n111, n120, n130, n140, n150, n160, n170, n180, n190, n200,
         n211, n220, n230, n240, n250, n260, n270, n280, n290, n300, n310,
         n320, n330, n340, n350, n360;

  i0sand002ab1n03x5 U5 ( .a(N9), .b(n110), .o(dec_address[9]) );
  i0sand002ab1n03x5 U6 ( .a(N8), .b(n110), .o(dec_address[8]) );
  i0sand002ab1n03x5 U7 ( .a(N7), .b(n110), .o(dec_address[7]) );
  i0sand002ab1n03x5 U8 ( .a(N6), .b(n110), .o(dec_address[6]) );
  i0sand002ab1n03x5 U9 ( .a(N63), .b(n110), .o(dec_address[63]) );
  i0sand002ab1n03x5 U10 ( .a(N62), .b(n110), .o(dec_address[62]) );
  i0sand002ab1n03x5 U11 ( .a(N61), .b(n110), .o(dec_address[61]) );
  i0sand002ab1n03x5 U12 ( .a(N60), .b(n110), .o(dec_address[60]) );
  i0sand002ab1n03x5 U13 ( .a(N5), .b(n110), .o(dec_address[5]) );
  i0sand002ab1n03x5 U14 ( .a(N59), .b(n110), .o(dec_address[59]) );
  i0sand002ab1n03x5 U15 ( .a(N58), .b(n110), .o(dec_address[58]) );
  i0sand002ab1n03x5 U16 ( .a(N57), .b(n110), .o(dec_address[57]) );
  i0sand002ab1n03x5 U17 ( .a(N56), .b(n110), .o(dec_address[56]) );
  i0sand002ab1n03x5 U18 ( .a(N55), .b(n210), .o(dec_address[55]) );
  i0sand002ab1n03x5 U19 ( .a(N54), .b(n210), .o(dec_address[54]) );
  i0sand002ab1n03x5 U20 ( .a(N53), .b(n210), .o(dec_address[53]) );
  i0sand002ab1n03x5 U21 ( .a(N52), .b(n210), .o(dec_address[52]) );
  i0sand002ab1n03x5 U22 ( .a(N51), .b(n210), .o(dec_address[51]) );
  i0sand002ab1n03x5 U23 ( .a(N50), .b(n210), .o(dec_address[50]) );
  i0sand002ab1n03x5 U24 ( .a(N4), .b(n210), .o(dec_address[4]) );
  i0sand002ab1n03x5 U25 ( .a(N49), .b(n210), .o(dec_address[49]) );
  i0sand002ab1n03x5 U26 ( .a(N48), .b(n210), .o(dec_address[48]) );
  i0sand002ab1n03x5 U27 ( .a(N47), .b(n210), .o(dec_address[47]) );
  i0sand002ab1n03x5 U28 ( .a(N46), .b(n210), .o(dec_address[46]) );
  i0sand002ab1n03x5 U29 ( .a(N45), .b(n210), .o(dec_address[45]) );
  i0sand002ab1n03x5 U30 ( .a(N44), .b(n210), .o(dec_address[44]) );
  i0sand002ab1n03x5 U31 ( .a(N43), .b(n510), .o(dec_address[43]) );
  i0sand002ab1n03x5 U32 ( .a(N42), .b(n510), .o(dec_address[42]) );
  i0sand002ab1n03x5 U33 ( .a(N41), .b(n510), .o(dec_address[41]) );
  i0sand002ab1n03x5 U34 ( .a(N40), .b(n510), .o(dec_address[40]) );
  i0sand002ab1n03x5 U35 ( .a(N3), .b(n510), .o(dec_address[3]) );
  i0sand002ab1n03x5 U36 ( .a(N39), .b(n510), .o(dec_address[39]) );
  i0sand002ab1n03x5 U37 ( .a(N38), .b(n510), .o(dec_address[38]) );
  i0sand002ab1n03x5 U38 ( .a(N37), .b(n510), .o(dec_address[37]) );
  i0sand002ab1n03x5 U39 ( .a(N36), .b(n510), .o(dec_address[36]) );
  i0sand002ab1n03x5 U40 ( .a(N35), .b(n510), .o(dec_address[35]) );
  i0sand002ab1n03x5 U41 ( .a(N34), .b(n510), .o(dec_address[34]) );
  i0sand002ab1n03x5 U42 ( .a(N33), .b(n510), .o(dec_address[33]) );
  i0sand002ab1n03x5 U43 ( .a(N32), .b(n510), .o(dec_address[32]) );
  i0sand002ab1n03x5 U44 ( .a(N31), .b(n64), .o(dec_address[31]) );
  i0sand002ab1n03x5 U45 ( .a(N30), .b(n64), .o(dec_address[30]) );
  i0sand002ab1n03x5 U46 ( .a(N2), .b(n64), .o(dec_address[2]) );
  i0sand002ab1n03x5 U47 ( .a(N29), .b(n64), .o(dec_address[29]) );
  i0sand002ab1n03x5 U48 ( .a(N28), .b(n64), .o(dec_address[28]) );
  i0sand002ab1n03x5 U49 ( .a(N27), .b(n64), .o(dec_address[27]) );
  i0sand002ab1n03x5 U50 ( .a(N26), .b(n64), .o(dec_address[26]) );
  i0sand002ab1n03x5 U51 ( .a(N25), .b(n64), .o(dec_address[25]) );
  i0sand002ab1n03x5 U52 ( .a(N24), .b(n64), .o(dec_address[24]) );
  i0sand002ab1n03x5 U53 ( .a(N23), .b(n64), .o(dec_address[23]) );
  i0sand002ab1n03x5 U54 ( .a(N22), .b(n64), .o(dec_address[22]) );
  i0sand002ab1n03x5 U55 ( .a(N21), .b(n64), .o(dec_address[21]) );
  i0sand002ab1n03x5 U56 ( .a(N20), .b(n64), .o(dec_address[20]) );
  i0sand002ab1n03x5 U57 ( .a(N1), .b(n70), .o(dec_address[1]) );
  i0sand002ab1n03x5 U58 ( .a(N19), .b(n70), .o(dec_address[19]) );
  i0sand002ab1n03x5 U59 ( .a(N18), .b(n70), .o(dec_address[18]) );
  i0sand002ab1n03x5 U60 ( .a(N17), .b(n70), .o(dec_address[17]) );
  i0sand002ab1n03x5 U61 ( .a(N16), .b(n70), .o(dec_address[16]) );
  i0sand002ab1n03x5 U62 ( .a(N15), .b(n70), .o(dec_address[15]) );
  i0sand002ab1n03x5 U63 ( .a(N14), .b(n70), .o(dec_address[14]) );
  i0sand002ab1n03x5 U64 ( .a(N13), .b(n70), .o(dec_address[13]) );
  i0sand002ab1n03x5 U65 ( .a(N12), .b(n70), .o(dec_address[12]) );
  i0sand002ab1n03x5 U66 ( .a(N11), .b(n70), .o(dec_address[11]) );
  i0sand002ab1n03x5 U67 ( .a(N10), .b(n70), .o(dec_address[10]) );
  i0sand002ab1n03x5 U68 ( .a(N0), .b(n70), .o(dec_address[0]) );
  i0snorp02ab1n03x5 U3 ( .a(n320), .b(n300), .o1(N0) );
  i0sbff000ab1n02x5 U4 ( .a(n90), .o(n210) );
  i0sbff000ab1n02x5 U69 ( .a(n90), .o(n510) );
  i0sbff000ab1n02x5 U70 ( .a(n80), .o(n64) );
  i0sbff000ab1n02x5 U71 ( .a(n80), .o(n70) );
  i0snorp02ab1n03x5 U72 ( .a(n300), .b(n250), .o1(N3) );
  i0snorp02ab1n03x5 U73 ( .a(n250), .b(n190), .o1(N27) );
  i0snorp02ab1n03x5 U74 ( .a(n320), .b(n190), .o1(N24) );
  i0snanp03ab1n03x5 U75 ( .a(n120), .b(n111), .c(n130), .o1(n300) );
  i0snanp03ab1n03x5 U76 ( .a(n150), .b(n140), .c(n160), .o1(n320) );
  i0snanp02ab1n03x5 U77 ( .a(n230), .b(n111), .o1(n190) );
  i0snanp02ab1n03x5 U78 ( .a(n170), .b(n140), .o1(n250) );
  i0snorp02ab1n03x5 U79 ( .a(n120), .b(n130), .o1(n230) );
  i0snorp02ab1n03x5 U80 ( .a(n150), .b(n160), .o1(n170) );
  i0sbff000ab1n02x5 U81 ( .a(n360), .o(n90) );
  i0sbff000ab1n02x5 U82 ( .a(n360), .o(n80) );
  i0snorp02ab1n03x5 U83 ( .a(n310), .b(n280), .o1(N63) );
  i0sbff000ab1n02x5 U84 ( .a(n100), .o(n110) );
  i0sbff000ab1n02x5 U85 ( .a(n360), .o(n100) );
  i0snorp02ab1n03x5 U86 ( .a(n340), .b(n330), .o1(N9) );
  i0snorp02ab1n03x5 U87 ( .a(n330), .b(n320), .o1(N8) );
  i0snorp02ab1n03x5 U88 ( .a(n310), .b(n300), .o1(N7) );
  i0snorp02ab1n03x5 U89 ( .a(n300), .b(n290), .o1(N6) );
  i0snorp02ab1n03x5 U90 ( .a(n290), .b(n280), .o1(N62) );
  i0snorp02ab1n03x5 U91 ( .a(n280), .b(n270), .o1(N61) );
  i0snorp02ab1n03x5 U92 ( .a(n280), .b(n260), .o1(N60) );
  i0snorp02ab1n03x5 U93 ( .a(n300), .b(n270), .o1(N5) );
  i0snorp02ab1n03x5 U94 ( .a(n280), .b(n250), .o1(N59) );
  i0snorp02ab1n03x5 U95 ( .a(n280), .b(n240), .o1(N58) );
  i0snorp02ab1n03x5 U96 ( .a(n340), .b(n280), .o1(N57) );
  i0snorp02ab1n03x5 U97 ( .a(n320), .b(n280), .o1(N56) );
  i0snorp02ab1n03x5 U98 ( .a(n310), .b(n220), .o1(N55) );
  i0snorp02ab1n03x5 U99 ( .a(n290), .b(n220), .o1(N54) );
  i0snorp02ab1n03x5 U100 ( .a(n270), .b(n220), .o1(N53) );
  i0snorp02ab1n03x5 U101 ( .a(n260), .b(n220), .o1(N52) );
  i0snorp02ab1n03x5 U102 ( .a(n250), .b(n220), .o1(N51) );
  i0snorp02ab1n03x5 U103 ( .a(n240), .b(n220), .o1(N50) );
  i0snorp02ab1n03x5 U104 ( .a(n300), .b(n260), .o1(N4) );
  i0snorp02ab1n03x5 U105 ( .a(n340), .b(n220), .o1(N49) );
  i0snorp02ab1n03x5 U106 ( .a(n320), .b(n220), .o1(N48) );
  i0snorp02ab1n03x5 U107 ( .a(n310), .b(n211), .o1(N47) );
  i0snorp02ab1n03x5 U108 ( .a(n290), .b(n211), .o1(N46) );
  i0snorp02ab1n03x5 U109 ( .a(n270), .b(n211), .o1(N45) );
  i0snorp02ab1n03x5 U110 ( .a(n260), .b(n211), .o1(N44) );
  i0snorp02ab1n03x5 U111 ( .a(n250), .b(n211), .o1(N43) );
  i0snorp02ab1n03x5 U112 ( .a(n240), .b(n211), .o1(N42) );
  i0snorp02ab1n03x5 U113 ( .a(n340), .b(n211), .o1(N41) );
  i0snorp02ab1n03x5 U114 ( .a(n320), .b(n211), .o1(N40) );
  i0snorp02ab1n03x5 U115 ( .a(n310), .b(n200), .o1(N39) );
  i0snorp02ab1n03x5 U116 ( .a(n290), .b(n200), .o1(N38) );
  i0snorp02ab1n03x5 U117 ( .a(n270), .b(n200), .o1(N37) );
  i0snorp02ab1n03x5 U118 ( .a(n260), .b(n200), .o1(N36) );
  i0snorp02ab1n03x5 U119 ( .a(n250), .b(n200), .o1(N35) );
  i0snorp02ab1n03x5 U120 ( .a(n240), .b(n200), .o1(N34) );
  i0snorp02ab1n03x5 U121 ( .a(n340), .b(n200), .o1(N33) );
  i0snorp02ab1n03x5 U122 ( .a(n320), .b(n200), .o1(N32) );
  i0snorp02ab1n03x5 U123 ( .a(n310), .b(n190), .o1(N31) );
  i0snorp02ab1n03x5 U124 ( .a(n290), .b(n190), .o1(N30) );
  i0snorp02ab1n03x5 U125 ( .a(n300), .b(n240), .o1(N2) );
  i0snorp02ab1n03x5 U126 ( .a(n270), .b(n190), .o1(N29) );
  i0snorp02ab1n03x5 U127 ( .a(n260), .b(n190), .o1(N28) );
  i0snorp02ab1n03x5 U128 ( .a(n240), .b(n190), .o1(N26) );
  i0snorp02ab1n03x5 U129 ( .a(n340), .b(n190), .o1(N25) );
  i0snorp02ab1n03x5 U130 ( .a(n310), .b(n180), .o1(N23) );
  i0snorp02ab1n03x5 U131 ( .a(n290), .b(n180), .o1(N22) );
  i0snorp02ab1n03x5 U132 ( .a(n270), .b(n180), .o1(N21) );
  i0snorp02ab1n03x5 U133 ( .a(n260), .b(n180), .o1(N20) );
  i0snorp02ab1n03x5 U134 ( .a(n340), .b(n300), .o1(N1) );
  i0snorp02ab1n03x5 U135 ( .a(n250), .b(n180), .o1(N19) );
  i0snorp02ab1n03x5 U136 ( .a(n240), .b(n180), .o1(N18) );
  i0snorp02ab1n03x5 U137 ( .a(n340), .b(n180), .o1(N17) );
  i0snorp02ab1n03x5 U138 ( .a(n320), .b(n180), .o1(N16) );
  i0snorp02ab1n03x5 U139 ( .a(n330), .b(n310), .o1(N15) );
  i0snorp02ab1n03x5 U140 ( .a(n330), .b(n290), .o1(N14) );
  i0snorp02ab1n03x5 U141 ( .a(n330), .b(n270), .o1(N13) );
  i0snorp02ab1n03x5 U142 ( .a(n330), .b(n260), .o1(N12) );
  i0snorp02ab1n03x5 U143 ( .a(n330), .b(n250), .o1(N11) );
  i0snorp02ab1n03x5 U144 ( .a(n330), .b(n240), .o1(N10) );
  i0snona32ab1n02x5 U145 ( .b(address[2]), .c(address[1]), .d(address[0]), .a(
        n350), .out0(n360) );
  i0snorp03ab1n03x5 U146 ( .a(address[3]), .b(address[5]), .c(address[4]), 
        .o1(n350) );
  i0snanp03ab1n03x5 U147 ( .a(address[4]), .b(n130), .c(address[5]), .o1(n220)
         );
  i0snanp03ab1n03x5 U148 ( .a(address[3]), .b(n120), .c(address[5]), .o1(n211)
         );
  i0snanp03ab1n03x5 U149 ( .a(n130), .b(n120), .c(address[5]), .o1(n200) );
  i0snanp03ab1n03x5 U150 ( .a(n130), .b(n111), .c(address[4]), .o1(n180) );
  i0snanp03ab1n03x5 U151 ( .a(address[0]), .b(n150), .c(address[2]), .o1(n270)
         );
  i0snanp03ab1n03x5 U152 ( .a(n160), .b(n150), .c(address[2]), .o1(n260) );
  i0snanp03ab1n03x5 U153 ( .a(address[1]), .b(n160), .c(address[2]), .o1(n290)
         );
  i0snanp03ab1n03x5 U154 ( .a(n160), .b(n140), .c(address[1]), .o1(n240) );
  i0snanp03ab1n03x5 U155 ( .a(n120), .b(n111), .c(address[3]), .o1(n330) );
  i0snanp03ab1n03x5 U156 ( .a(n150), .b(n140), .c(address[0]), .o1(n340) );
  i0snanp02ab1n03x5 U157 ( .a(address[5]), .b(n230), .o1(n280) );
  i0snanp02ab1n03x5 U158 ( .a(address[2]), .b(n170), .o1(n310) );
  i0sinv000tb1n03x5 U159 ( .a(address[3]), .o1(n130) );
  i0sinv000tb1n03x5 U160 ( .a(address[4]), .o1(n120) );
  i0sinv000tb1n03x5 U161 ( .a(address[0]), .o1(n160) );
  i0sinv000tb1n03x5 U162 ( .a(address[1]), .o1(n150) );
  i0sinv000tb1n03x5 U163 ( .a(address[5]), .o1(n111) );
  i0sinv000tb1n03x5 U164 ( .a(address[2]), .o1(n140) );
endmodule


module firebird7_in_upm_cbb_reg_BANK_SIZE6_3 ( so_out, fdfx_powergood, update, 
        shift, capture, tck, si, sel, shift_out, update_out, tck_out, 
        capture_out, si_out, sel_out, so, power_enable, upm_address );
  output [63:0] upm_address;
  input so_out, fdfx_powergood, update, shift, capture, tck, si, sel;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable;
  wire   tck, shift, update, capture, si, sel, ClkTapTH, ComShiftRegT731H_1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_, ComShiftRegTdiT731H_5_,
         ComShiftRegTdiT731H_4_, ComShiftRegTdiT731H_3_,
         ComShiftRegTdiT731H_2_, ComShiftRegTdiT731H_1_, n1, n3, n4, n5, n6,
         n7, n8, n9, n10, n11, n12, n13, n14, n16, n17, n19, n35, n36, n37,
         n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51,
         n52;
  assign tck_out = tck;
  assign shift_out = shift;
  assign update_out = update;
  assign capture_out = capture;
  assign si_out = si;
  assign sel_out = sel;

  firebird7_in_upm_dftb_clk_buf_WIDTH1_3 i_upm_dftb_clk_buf_ClkTapTH ( 
        .clkout(ClkTapTH), .clk(tck) );
  firebird7_in_upm_address_decoder_WIDTH6_3 upm_address_decoder ( .address({
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_}), .dec_address(upm_address) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_0 ( .d(n35), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(so) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_6 ( .d(n41), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_5 ( .d(n40), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_4 ( .d(n39), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_3 ( .d(n38), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_2 ( .d(n37), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_1 ( .d(n36), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegT731H_1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_0 ( .d(n47), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_1 ( .d(n46), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_3 ( .d(n44), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_4 ( .d(n43), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_5 ( .d(n42), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_2 ( .d(n45), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_POWER_ENABLE ( .d(n48), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(power_enable) );
  i0sinv000tb1n03x5 U2 ( .a(shift), .o1(n1) );
  i0sinv000tb1n03x5 U3 ( .a(n52), .o1(n16) );
  i0snanp02ab1n03x5 U4 ( .a(update), .b(sel), .o1(n52) );
  i0soai022ab1n03x5 U5 ( .a(n16), .b(n13), .c(n52), .d(n12), .o1(n47) );
  i0soai022ab1n03x5 U6 ( .a(n16), .b(n11), .c(n52), .d(n10), .o1(n46) );
  i0soai022ab1n03x5 U7 ( .a(n16), .b(n9), .c(n52), .d(n8), .o1(n45) );
  i0soai022ab1n03x5 U8 ( .a(n16), .b(n7), .c(n52), .d(n6), .o1(n44) );
  i0soai022ab1n03x5 U9 ( .a(n16), .b(n5), .c(n52), .d(n4), .o1(n43) );
  i0sinv000tb1n03x5 U10 ( .a(n50), .o1(n17) );
  i0soai222ab1n03x5 U11 ( .a(n12), .b(n19), .c(n13), .d(n50), .e(n10), .f(n1), 
        .o1(n36) );
  i0soai222ab1n03x5 U12 ( .a(n10), .b(n19), .c(n11), .d(n50), .e(n8), .f(n1), 
        .o1(n37) );
  i0soai222ab1n03x5 U13 ( .a(n8), .b(n19), .c(n9), .d(n50), .e(n6), .f(n1), 
        .o1(n38) );
  i0soai222ab1n03x5 U14 ( .a(n6), .b(n19), .c(n7), .d(n50), .e(n4), .f(n1), 
        .o1(n39) );
  i0soai222ab1n03x5 U15 ( .a(n4), .b(n19), .c(n5), .d(n50), .e(n3), .f(n1), 
        .o1(n40) );
  i0sinv000tb1n03x5 U16 ( .a(n51), .o1(n19) );
  i0sobai22ab1n02x5 U17 ( .a(power_enable), .b(n16), .c(n52), .d(n14), .out0(
        n48) );
  i0sobai22ab1n02x5 U18 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .b(n16), 
        .c(n52), .d(n3), .out0(n42) );
  i0snanp02ab1n03x5 U19 ( .a(capture), .b(sel), .o1(n50) );
  i0soai012ab1n03x5 U20 ( .b(n14), .c(n19), .a(n49), .o1(n35) );
  i0saoi023ab1n03x5 U21 ( .c(ComShiftRegT731H_1_), .d(sel), .e(shift), .a(n17), 
        .b(power_enable), .o1(n49) );
  i0sao0222ab1n03x5 U22 ( .a(n51), .b(ComShiftRegTdiT731H_5_), .c(n17), .d(
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .e(so_out), .f(shift), .o(n41)
         );
  i0snorp02ab1n03x5 U23 ( .a(capture), .b(shift), .o1(n51) );
  i0sinv000tb1n03x5 U24 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_), .o1(n9) );
  i0sinv000tb1n03x5 U25 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_), .o1(n5) );
  i0sinv000tb1n03x5 U26 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_), .o1(n7) );
  i0sinv000tb1n03x5 U27 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_), .o1(n11) );
  i0sinv000tb1n03x5 U28 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_), .o1(n13) );
  i0sinv000tb1n03x5 U29 ( .a(ComShiftRegTdiT731H_1_), .o1(n10) );
  i0sinv000tb1n03x5 U30 ( .a(ComShiftRegTdiT731H_2_), .o1(n8) );
  i0sinv000tb1n03x5 U31 ( .a(ComShiftRegTdiT731H_3_), .o1(n6) );
  i0sinv000tb1n03x5 U32 ( .a(ComShiftRegTdiT731H_4_), .o1(n4) );
  i0sinv000tb1n03x5 U33 ( .a(ComShiftRegTdiT731H_5_), .o1(n3) );
  i0sinv000tb1n03x5 U34 ( .a(ComShiftRegT731H_1_), .o1(n12) );
  i0sinv000tb1n03x5 U35 ( .a(so), .o1(n14) );
endmodule


module firebird7_in_ctech_lib_nor_3 ( a, b, o1 );
  input a, b;
  output o1;


  i0snorp02ab1n03x5 U1 ( .a(b), .b(a), .o1(o1) );
endmodule


module firebird7_in_upm_2nor1_gate_3 ( a, b, o1 );
  input a, b;
  output o1;


  firebird7_in_ctech_lib_nor_3 u_nor ( .a(a), .b(b), .o1(o1) );
endmodule


module firebird7_in_ctech_lib_and_192 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_192 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_192 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_191 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_191 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_191 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_190 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_190 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_190 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_189 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_189 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_189 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_188 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_188 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_188 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_187 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_187 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_187 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_186 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_186 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_186 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_185 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_185 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_185 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_184 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_184 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_184 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_183 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_183 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_183 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_182 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_182 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_182 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_181 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_181 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_181 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_180 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_180 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_180 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_179 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_179 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_179 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_178 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_178 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_178 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_177 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_177 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_177 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_176 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_176 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_176 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_175 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_175 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_175 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_174 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_174 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_174 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_173 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_173 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_173 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_172 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_172 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_172 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_171 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_171 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_171 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_170 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_170 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_170 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_169 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_169 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_169 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_168 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_168 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_168 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_167 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_167 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_167 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_166 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_166 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_166 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_165 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_165 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_165 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_164 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_164 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_164 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_163 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_163 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_163 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_162 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_162 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_162 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_161 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_161 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_161 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_160 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_160 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_160 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_159 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_159 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_159 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_158 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_158 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_158 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_157 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_157 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_157 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_156 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_156 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_156 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_155 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_155 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_155 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_154 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_154 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_154 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_153 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_153 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_153 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_152 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_152 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_152 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_151 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_151 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_151 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_150 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_150 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_150 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_149 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_149 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_149 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_148 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_148 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_148 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_147 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_147 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_147 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_146 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_146 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_146 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_145 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_145 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_145 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_144 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_144 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_144 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_143 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_143 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_143 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_142 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_142 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_142 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_141 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_141 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_141 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_140 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_140 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_140 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_139 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_139 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_139 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_138 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_138 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_138 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_137 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_137 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_137 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_136 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_136 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_136 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_135 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_135 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_135 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_134 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_134 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_134 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_133 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_133 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_133 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_132 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_132 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_132 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_131 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_131 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_131 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_130 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_130 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_130 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_129 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_129 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_129 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_3 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n09x5 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_3 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_3 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_buf_7 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_7 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_7 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_cbb_control_BANK_SIZE6_3 ( fdfx_powergood, update, 
        shift, capture, tck, si, sel, cbb_clk, clk_debug, power_enable_prev, 
        iso_n, power_enable_error_prev, clk_in, so_out, power_enable_hip, so, 
        power_enable_next, upm_address, power_enable, power_enable_error_next, 
        clk_out, shift_out, update_out, tck_out, capture_out, si_out, sel_out
 );
  input [1:0] clk_in;
  output [63:0] upm_address;
  output [1:0] clk_out;
  input fdfx_powergood, update, shift, capture, tck, si, sel, cbb_clk,
         clk_debug, power_enable_prev, iso_n, power_enable_error_prev, so_out,
         power_enable_hip;
  output so, power_enable_next, power_enable, power_enable_error_next,
         shift_out, update_out, tck_out, capture_out, si_out, sel_out;
  wire   upm_address_pre_mask_63_, upm_address_pre_mask_62_,
         upm_address_pre_mask_61_, upm_address_pre_mask_60_,
         upm_address_pre_mask_59_, upm_address_pre_mask_58_,
         upm_address_pre_mask_57_, upm_address_pre_mask_56_,
         upm_address_pre_mask_55_, upm_address_pre_mask_54_,
         upm_address_pre_mask_53_, upm_address_pre_mask_52_,
         upm_address_pre_mask_51_, upm_address_pre_mask_50_,
         upm_address_pre_mask_49_, upm_address_pre_mask_48_,
         upm_address_pre_mask_47_, upm_address_pre_mask_46_,
         upm_address_pre_mask_45_, upm_address_pre_mask_44_,
         upm_address_pre_mask_43_, upm_address_pre_mask_42_,
         upm_address_pre_mask_41_, upm_address_pre_mask_40_,
         upm_address_pre_mask_39_, upm_address_pre_mask_38_,
         upm_address_pre_mask_37_, upm_address_pre_mask_36_,
         upm_address_pre_mask_35_, upm_address_pre_mask_34_,
         upm_address_pre_mask_33_, upm_address_pre_mask_32_,
         upm_address_pre_mask_31_, upm_address_pre_mask_30_,
         upm_address_pre_mask_29_, upm_address_pre_mask_28_,
         upm_address_pre_mask_27_, upm_address_pre_mask_26_,
         upm_address_pre_mask_25_, upm_address_pre_mask_24_,
         upm_address_pre_mask_23_, upm_address_pre_mask_22_,
         upm_address_pre_mask_21_, upm_address_pre_mask_20_,
         upm_address_pre_mask_19_, upm_address_pre_mask_18_,
         upm_address_pre_mask_17_, upm_address_pre_mask_16_,
         upm_address_pre_mask_15_, upm_address_pre_mask_14_,
         upm_address_pre_mask_13_, upm_address_pre_mask_12_,
         upm_address_pre_mask_11_, upm_address_pre_mask_10_,
         upm_address_pre_mask_9_, upm_address_pre_mask_8_,
         upm_address_pre_mask_7_, upm_address_pre_mask_6_,
         upm_address_pre_mask_5_, upm_address_pre_mask_4_,
         upm_address_pre_mask_3_, upm_address_pre_mask_2_,
         upm_address_pre_mask_1_, upm_address_pre_mask_0_, update_ff,
         en_mask_vec_63_, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;

  i0sorn002ab1n03x5 U3 ( .a(power_enable_prev), .b(power_enable), .o(
        power_enable_next) );
  i0sao0012ab1n03x7 U4 ( .b(power_enable_prev), .c(power_enable), .a(
        power_enable_error_prev), .o(power_enable_error_next) );
  firebird7_in_upm_cbb_reg_BANK_SIZE6_3 upm_cbb_reg ( .so_out(so_out), 
        .fdfx_powergood(fdfx_powergood), .update(update), .shift(shift), 
        .capture(capture), .tck(tck), .si(si), .sel(sel), .shift_out(shift_out), .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out), .so(so), .power_enable(
        power_enable), .upm_address({upm_address_pre_mask_63_, 
        upm_address_pre_mask_62_, upm_address_pre_mask_61_, 
        upm_address_pre_mask_60_, upm_address_pre_mask_59_, 
        upm_address_pre_mask_58_, upm_address_pre_mask_57_, 
        upm_address_pre_mask_56_, upm_address_pre_mask_55_, 
        upm_address_pre_mask_54_, upm_address_pre_mask_53_, 
        upm_address_pre_mask_52_, upm_address_pre_mask_51_, 
        upm_address_pre_mask_50_, upm_address_pre_mask_49_, 
        upm_address_pre_mask_48_, upm_address_pre_mask_47_, 
        upm_address_pre_mask_46_, upm_address_pre_mask_45_, 
        upm_address_pre_mask_44_, upm_address_pre_mask_43_, 
        upm_address_pre_mask_42_, upm_address_pre_mask_41_, 
        upm_address_pre_mask_40_, upm_address_pre_mask_39_, 
        upm_address_pre_mask_38_, upm_address_pre_mask_37_, 
        upm_address_pre_mask_36_, upm_address_pre_mask_35_, 
        upm_address_pre_mask_34_, upm_address_pre_mask_33_, 
        upm_address_pre_mask_32_, upm_address_pre_mask_31_, 
        upm_address_pre_mask_30_, upm_address_pre_mask_29_, 
        upm_address_pre_mask_28_, upm_address_pre_mask_27_, 
        upm_address_pre_mask_26_, upm_address_pre_mask_25_, 
        upm_address_pre_mask_24_, upm_address_pre_mask_23_, 
        upm_address_pre_mask_22_, upm_address_pre_mask_21_, 
        upm_address_pre_mask_20_, upm_address_pre_mask_19_, 
        upm_address_pre_mask_18_, upm_address_pre_mask_17_, 
        upm_address_pre_mask_16_, upm_address_pre_mask_15_, 
        upm_address_pre_mask_14_, upm_address_pre_mask_13_, 
        upm_address_pre_mask_12_, upm_address_pre_mask_11_, 
        upm_address_pre_mask_10_, upm_address_pre_mask_9_, 
        upm_address_pre_mask_8_, upm_address_pre_mask_7_, 
        upm_address_pre_mask_6_, upm_address_pre_mask_5_, 
        upm_address_pre_mask_4_, upm_address_pre_mask_3_, 
        upm_address_pre_mask_2_, upm_address_pre_mask_1_, 
        upm_address_pre_mask_0_}) );
  firebird7_in_upm_2nor1_gate_3 update_nor ( .a(update), .b(update_ff), .o1(
        en_mask_vec_63_) );
  firebird7_in_upm_2and1_gate_192 UPM_DONT_TOUCH_AND_CELL_0_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_0_), .b(n6), .o(upm_address[0]) );
  firebird7_in_upm_2and1_gate_191 UPM_DONT_TOUCH_AND_CELL_1_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_1_), .b(n6), .o(upm_address[1]) );
  firebird7_in_upm_2and1_gate_190 UPM_DONT_TOUCH_AND_CELL_2_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_2_), .b(n6), .o(upm_address[2]) );
  firebird7_in_upm_2and1_gate_189 UPM_DONT_TOUCH_AND_CELL_3_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_3_), .b(n6), .o(upm_address[3]) );
  firebird7_in_upm_2and1_gate_188 UPM_DONT_TOUCH_AND_CELL_4_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_4_), .b(n5), .o(upm_address[4]) );
  firebird7_in_upm_2and1_gate_187 UPM_DONT_TOUCH_AND_CELL_5_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_5_), .b(n5), .o(upm_address[5]) );
  firebird7_in_upm_2and1_gate_186 UPM_DONT_TOUCH_AND_CELL_6_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_6_), .b(n5), .o(upm_address[6]) );
  firebird7_in_upm_2and1_gate_185 UPM_DONT_TOUCH_AND_CELL_7_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_7_), .b(n5), .o(upm_address[7]) );
  firebird7_in_upm_2and1_gate_184 UPM_DONT_TOUCH_AND_CELL_8_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_8_), .b(n5), .o(upm_address[8]) );
  firebird7_in_upm_2and1_gate_183 UPM_DONT_TOUCH_AND_CELL_9_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_9_), .b(n5), .o(upm_address[9]) );
  firebird7_in_upm_2and1_gate_182 UPM_DONT_TOUCH_AND_CELL_10_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_10_), .b(n5), .o(upm_address[10]) );
  firebird7_in_upm_2and1_gate_181 UPM_DONT_TOUCH_AND_CELL_11_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_11_), .b(n5), .o(upm_address[11]) );
  firebird7_in_upm_2and1_gate_180 UPM_DONT_TOUCH_AND_CELL_12_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_12_), .b(n5), .o(upm_address[12]) );
  firebird7_in_upm_2and1_gate_179 UPM_DONT_TOUCH_AND_CELL_13_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_13_), .b(n5), .o(upm_address[13]) );
  firebird7_in_upm_2and1_gate_178 UPM_DONT_TOUCH_AND_CELL_14_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_14_), .b(n5), .o(upm_address[14]) );
  firebird7_in_upm_2and1_gate_177 UPM_DONT_TOUCH_AND_CELL_15_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_15_), .b(n5), .o(upm_address[15]) );
  firebird7_in_upm_2and1_gate_176 UPM_DONT_TOUCH_AND_CELL_16_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_16_), .b(n4), .o(upm_address[16]) );
  firebird7_in_upm_2and1_gate_175 UPM_DONT_TOUCH_AND_CELL_17_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_17_), .b(n4), .o(upm_address[17]) );
  firebird7_in_upm_2and1_gate_174 UPM_DONT_TOUCH_AND_CELL_18_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_18_), .b(n4), .o(upm_address[18]) );
  firebird7_in_upm_2and1_gate_173 UPM_DONT_TOUCH_AND_CELL_19_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_19_), .b(n4), .o(upm_address[19]) );
  firebird7_in_upm_2and1_gate_172 UPM_DONT_TOUCH_AND_CELL_20_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_20_), .b(n4), .o(upm_address[20]) );
  firebird7_in_upm_2and1_gate_171 UPM_DONT_TOUCH_AND_CELL_21_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_21_), .b(n4), .o(upm_address[21]) );
  firebird7_in_upm_2and1_gate_170 UPM_DONT_TOUCH_AND_CELL_22_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_22_), .b(n4), .o(upm_address[22]) );
  firebird7_in_upm_2and1_gate_169 UPM_DONT_TOUCH_AND_CELL_23_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_23_), .b(n4), .o(upm_address[23]) );
  firebird7_in_upm_2and1_gate_168 UPM_DONT_TOUCH_AND_CELL_24_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_24_), .b(n4), .o(upm_address[24]) );
  firebird7_in_upm_2and1_gate_167 UPM_DONT_TOUCH_AND_CELL_25_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_25_), .b(n4), .o(upm_address[25]) );
  firebird7_in_upm_2and1_gate_166 UPM_DONT_TOUCH_AND_CELL_26_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_26_), .b(n4), .o(upm_address[26]) );
  firebird7_in_upm_2and1_gate_165 UPM_DONT_TOUCH_AND_CELL_27_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_27_), .b(n4), .o(upm_address[27]) );
  firebird7_in_upm_2and1_gate_164 UPM_DONT_TOUCH_AND_CELL_28_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_28_), .b(n3), .o(upm_address[28]) );
  firebird7_in_upm_2and1_gate_163 UPM_DONT_TOUCH_AND_CELL_29_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_29_), .b(n3), .o(upm_address[29]) );
  firebird7_in_upm_2and1_gate_162 UPM_DONT_TOUCH_AND_CELL_30_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_30_), .b(n3), .o(upm_address[30]) );
  firebird7_in_upm_2and1_gate_161 UPM_DONT_TOUCH_AND_CELL_31_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_31_), .b(n3), .o(upm_address[31]) );
  firebird7_in_upm_2and1_gate_160 UPM_DONT_TOUCH_AND_CELL_32_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_32_), .b(n3), .o(upm_address[32]) );
  firebird7_in_upm_2and1_gate_159 UPM_DONT_TOUCH_AND_CELL_33_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_33_), .b(n3), .o(upm_address[33]) );
  firebird7_in_upm_2and1_gate_158 UPM_DONT_TOUCH_AND_CELL_34_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_34_), .b(n3), .o(upm_address[34]) );
  firebird7_in_upm_2and1_gate_157 UPM_DONT_TOUCH_AND_CELL_35_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_35_), .b(n3), .o(upm_address[35]) );
  firebird7_in_upm_2and1_gate_156 UPM_DONT_TOUCH_AND_CELL_36_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_36_), .b(n3), .o(upm_address[36]) );
  firebird7_in_upm_2and1_gate_155 UPM_DONT_TOUCH_AND_CELL_37_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_37_), .b(n3), .o(upm_address[37]) );
  firebird7_in_upm_2and1_gate_154 UPM_DONT_TOUCH_AND_CELL_38_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_38_), .b(n3), .o(upm_address[38]) );
  firebird7_in_upm_2and1_gate_153 UPM_DONT_TOUCH_AND_CELL_39_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_39_), .b(n3), .o(upm_address[39]) );
  firebird7_in_upm_2and1_gate_152 UPM_DONT_TOUCH_AND_CELL_40_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_40_), .b(n2), .o(upm_address[40]) );
  firebird7_in_upm_2and1_gate_151 UPM_DONT_TOUCH_AND_CELL_41_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_41_), .b(n2), .o(upm_address[41]) );
  firebird7_in_upm_2and1_gate_150 UPM_DONT_TOUCH_AND_CELL_42_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_42_), .b(n2), .o(upm_address[42]) );
  firebird7_in_upm_2and1_gate_149 UPM_DONT_TOUCH_AND_CELL_43_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_43_), .b(n2), .o(upm_address[43]) );
  firebird7_in_upm_2and1_gate_148 UPM_DONT_TOUCH_AND_CELL_44_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_44_), .b(n2), .o(upm_address[44]) );
  firebird7_in_upm_2and1_gate_147 UPM_DONT_TOUCH_AND_CELL_45_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_45_), .b(n2), .o(upm_address[45]) );
  firebird7_in_upm_2and1_gate_146 UPM_DONT_TOUCH_AND_CELL_46_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_46_), .b(n2), .o(upm_address[46]) );
  firebird7_in_upm_2and1_gate_145 UPM_DONT_TOUCH_AND_CELL_47_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_47_), .b(n2), .o(upm_address[47]) );
  firebird7_in_upm_2and1_gate_144 UPM_DONT_TOUCH_AND_CELL_48_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_48_), .b(n2), .o(upm_address[48]) );
  firebird7_in_upm_2and1_gate_143 UPM_DONT_TOUCH_AND_CELL_49_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_49_), .b(n2), .o(upm_address[49]) );
  firebird7_in_upm_2and1_gate_142 UPM_DONT_TOUCH_AND_CELL_50_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_50_), .b(n2), .o(upm_address[50]) );
  firebird7_in_upm_2and1_gate_141 UPM_DONT_TOUCH_AND_CELL_51_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_51_), .b(n2), .o(upm_address[51]) );
  firebird7_in_upm_2and1_gate_140 UPM_DONT_TOUCH_AND_CELL_52_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_52_), .b(n1), .o(upm_address[52]) );
  firebird7_in_upm_2and1_gate_139 UPM_DONT_TOUCH_AND_CELL_53_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_53_), .b(n1), .o(upm_address[53]) );
  firebird7_in_upm_2and1_gate_138 UPM_DONT_TOUCH_AND_CELL_54_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_54_), .b(n1), .o(upm_address[54]) );
  firebird7_in_upm_2and1_gate_137 UPM_DONT_TOUCH_AND_CELL_55_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_55_), .b(n1), .o(upm_address[55]) );
  firebird7_in_upm_2and1_gate_136 UPM_DONT_TOUCH_AND_CELL_56_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_56_), .b(n1), .o(upm_address[56]) );
  firebird7_in_upm_2and1_gate_135 UPM_DONT_TOUCH_AND_CELL_57_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_57_), .b(n1), .o(upm_address[57]) );
  firebird7_in_upm_2and1_gate_134 UPM_DONT_TOUCH_AND_CELL_58_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_58_), .b(n1), .o(upm_address[58]) );
  firebird7_in_upm_2and1_gate_133 UPM_DONT_TOUCH_AND_CELL_59_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_59_), .b(n1), .o(upm_address[59]) );
  firebird7_in_upm_2and1_gate_132 UPM_DONT_TOUCH_AND_CELL_60_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_60_), .b(n1), .o(upm_address[60]) );
  firebird7_in_upm_2and1_gate_131 UPM_DONT_TOUCH_AND_CELL_61_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_61_), .b(n1), .o(upm_address[61]) );
  firebird7_in_upm_2and1_gate_130 UPM_DONT_TOUCH_AND_CELL_62_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_62_), .b(n1), .o(upm_address[62]) );
  firebird7_in_upm_2and1_gate_129 UPM_DONT_TOUCH_AND_CELL_63_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_63_), .b(n1), .o(upm_address[63]) );
  firebird7_in_upm_dftb_clk_mux_2to1_3 upm_dftb_clk_mux_2to1_clk_out_0 ( 
        .clk1(cbb_clk), .clk2(clk_in[0]), .s(power_enable_hip), .clkout(
        clk_out[0]) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_7 i_upm_dftb_clk_buf_clk_out_1 ( 
        .clkout(clk_out[1]), .clk(clk_in[1]) );
  i0sfvn003ab1d03x5 update_ff_reg ( .d(update), .clk(tck), .rb(fdfx_powergood), 
        .o(update_ff) );
  i0sbff000ab1n02x5 U5 ( .a(n9), .o(n1) );
  i0sbff000ab1n02x5 U6 ( .a(n9), .o(n2) );
  i0sbff000ab1n02x5 U7 ( .a(n8), .o(n3) );
  i0sbff000ab1n02x5 U8 ( .a(n8), .o(n4) );
  i0sbff000ab1n02x5 U9 ( .a(n7), .o(n5) );
  i0sbff000ab1n02x5 U10 ( .a(n7), .o(n6) );
  i0sbff000ab1n02x5 U11 ( .a(n10), .o(n9) );
  i0sbff000ab1n02x5 U12 ( .a(n10), .o(n8) );
  i0sbff000ab1n02x5 U13 ( .a(n10), .o(n7) );
  i0sbff000ab1n02x5 U14 ( .a(en_mask_vec_63_), .o(n10) );
endmodule


module firebird7_in_upm_cbb_wrapper_cbb_o_CBB_HIP_TYPEUPM_D_B_0 ( 
        power_enable_error_prev, power_enable_prev, clk_in, so_out, shift, 
        update, tck, capture, si, sel, fdfx_powergood, iso_n, clk_debug, 
        shift_out, update_out, tck_out, capture_out, si_out, sel_out, clk_out, 
        so, power_enable_next, power_enable_error_next );
  input [1:0] clk_in;
  output [1:0] clk_out;
  input power_enable_error_prev, power_enable_prev, so_out, shift, update, tck,
         capture, si, sel, fdfx_powergood, iso_n, clk_debug;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable_next, power_enable_error_next;
  wire   cbb_clk, power_enable, upm_address_63_, upm_address_62_,
         upm_address_61_, upm_address_60_, upm_address_59_, upm_address_58_,
         upm_address_57_, upm_address_56_, upm_address_55_, upm_address_54_,
         upm_address_53_, upm_address_52_, upm_address_51_, upm_address_50_,
         upm_address_49_, upm_address_48_, upm_address_47_, upm_address_46_,
         upm_address_45_, upm_address_44_, upm_address_43_, upm_address_42_,
         upm_address_41_, upm_address_40_, upm_address_39_, upm_address_38_,
         upm_address_37_, upm_address_36_, upm_address_35_, upm_address_34_,
         upm_address_33_, upm_address_32_, upm_address_31_, upm_address_30_,
         upm_address_29_, upm_address_28_, upm_address_27_, upm_address_26_,
         upm_address_25_, upm_address_24_, upm_address_23_, upm_address_22_,
         upm_address_21_, upm_address_20_, upm_address_19_, upm_address_18_,
         upm_address_17_, upm_address_16_, upm_address_15_, upm_address_14_,
         upm_address_13_, upm_address_12_, upm_address_11_, upm_address_10_,
         upm_address_9_, upm_address_8_, upm_address_7_, upm_address_6_,
         upm_address_5_, upm_address_4_, upm_address_3_, upm_address_2_,
         upm_address_1_, SYNOPSYS_UNCONNECTED_1;

  i70idvdpmd03m50bshipbm1m3 UPM_CBB_INSTANCES_UPM_D_B_INST_inst_i70idvdpmd03m50bshipbm1m3 ( 
        .enosc({upm_address_63_, upm_address_62_, upm_address_61_, 
        upm_address_60_, upm_address_59_, upm_address_58_, upm_address_57_, 
        upm_address_56_, upm_address_55_, upm_address_54_, upm_address_53_, 
        upm_address_52_, upm_address_51_, upm_address_50_, upm_address_49_, 
        upm_address_48_, upm_address_47_, upm_address_46_, upm_address_45_, 
        upm_address_44_, upm_address_43_, upm_address_42_, upm_address_41_, 
        upm_address_40_, upm_address_39_, upm_address_38_, upm_address_37_, 
        upm_address_36_, upm_address_35_, upm_address_34_, upm_address_33_, 
        upm_address_32_, upm_address_31_, upm_address_30_, upm_address_29_, 
        upm_address_28_, upm_address_27_, upm_address_26_, upm_address_25_, 
        upm_address_24_, upm_address_23_, upm_address_22_, upm_address_21_, 
        upm_address_20_, upm_address_19_, upm_address_18_, upm_address_17_, 
        upm_address_16_, upm_address_15_, upm_address_14_, upm_address_13_, 
        upm_address_12_, upm_address_11_, upm_address_10_, upm_address_9_, 
        upm_address_8_, upm_address_7_, upm_address_6_, upm_address_5_, 
        upm_address_4_, upm_address_3_, upm_address_2_, upm_address_1_}), 
        .hfbankl(cbb_clk), .idvdebug_clki(clk_debug), .sleep_b(power_enable)
         );
  firebird7_in_upm_cbb_control_BANK_SIZE6_3 upm_cbb_control ( .fdfx_powergood(
        fdfx_powergood), .update(update), .shift(shift), .capture(capture), 
        .tck(tck), .si(si), .sel(sel), .cbb_clk(cbb_clk), .clk_debug(clk_debug), .power_enable_prev(power_enable_prev), .iso_n(iso_n), 
        .power_enable_error_prev(power_enable_error_prev), .clk_in(clk_in), 
        .so_out(so_out), .power_enable_hip(power_enable), .so(so), 
        .power_enable_next(power_enable_next), .upm_address({upm_address_63_, 
        upm_address_62_, upm_address_61_, upm_address_60_, upm_address_59_, 
        upm_address_58_, upm_address_57_, upm_address_56_, upm_address_55_, 
        upm_address_54_, upm_address_53_, upm_address_52_, upm_address_51_, 
        upm_address_50_, upm_address_49_, upm_address_48_, upm_address_47_, 
        upm_address_46_, upm_address_45_, upm_address_44_, upm_address_43_, 
        upm_address_42_, upm_address_41_, upm_address_40_, upm_address_39_, 
        upm_address_38_, upm_address_37_, upm_address_36_, upm_address_35_, 
        upm_address_34_, upm_address_33_, upm_address_32_, upm_address_31_, 
        upm_address_30_, upm_address_29_, upm_address_28_, upm_address_27_, 
        upm_address_26_, upm_address_25_, upm_address_24_, upm_address_23_, 
        upm_address_22_, upm_address_21_, upm_address_20_, upm_address_19_, 
        upm_address_18_, upm_address_17_, upm_address_16_, upm_address_15_, 
        upm_address_14_, upm_address_13_, upm_address_12_, upm_address_11_, 
        upm_address_10_, upm_address_9_, upm_address_8_, upm_address_7_, 
        upm_address_6_, upm_address_5_, upm_address_4_, upm_address_3_, 
        upm_address_2_, upm_address_1_, SYNOPSYS_UNCONNECTED_1}), 
        .power_enable(power_enable), .power_enable_error_next(
        power_enable_error_next), .clk_out(clk_out), .shift_out(shift_out), 
        .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out) );
endmodule


module firebird7_in_ctech_lib_clk_buf_2 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_2 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_2 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_address_decoder_WIDTH6_2 ( address, dec_address );
  input [5:0] address;
  output [63:0] dec_address;
  wire   N0, N1, N2, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15,
         N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29,
         N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43,
         N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57,
         N58, N59, N60, N61, N62, N63, n110, n210, n510, n64, n70, n80, n90,
         n100, n111, n120, n130, n140, n150, n160, n170, n180, n190, n200,
         n211, n220, n230, n240, n250, n260, n270, n280, n290, n300, n310,
         n320, n330, n340, n350, n360;

  i0sand002ab1n03x5 U5 ( .a(N9), .b(n110), .o(dec_address[9]) );
  i0sand002ab1n03x5 U6 ( .a(N8), .b(n110), .o(dec_address[8]) );
  i0sand002ab1n03x5 U7 ( .a(N7), .b(n110), .o(dec_address[7]) );
  i0sand002ab1n03x5 U8 ( .a(N6), .b(n110), .o(dec_address[6]) );
  i0sand002ab1n03x5 U9 ( .a(N63), .b(n110), .o(dec_address[63]) );
  i0sand002ab1n03x5 U10 ( .a(N62), .b(n110), .o(dec_address[62]) );
  i0sand002ab1n03x5 U11 ( .a(N61), .b(n110), .o(dec_address[61]) );
  i0sand002ab1n03x5 U12 ( .a(N60), .b(n110), .o(dec_address[60]) );
  i0sand002ab1n03x5 U13 ( .a(N5), .b(n110), .o(dec_address[5]) );
  i0sand002ab1n03x5 U14 ( .a(N59), .b(n110), .o(dec_address[59]) );
  i0sand002ab1n03x5 U15 ( .a(N58), .b(n110), .o(dec_address[58]) );
  i0sand002ab1n03x5 U16 ( .a(N57), .b(n110), .o(dec_address[57]) );
  i0sand002ab1n03x5 U17 ( .a(N56), .b(n110), .o(dec_address[56]) );
  i0sand002ab1n03x5 U18 ( .a(N55), .b(n210), .o(dec_address[55]) );
  i0sand002ab1n03x5 U19 ( .a(N54), .b(n210), .o(dec_address[54]) );
  i0sand002ab1n03x5 U20 ( .a(N53), .b(n210), .o(dec_address[53]) );
  i0sand002ab1n03x5 U21 ( .a(N52), .b(n210), .o(dec_address[52]) );
  i0sand002ab1n03x5 U22 ( .a(N51), .b(n210), .o(dec_address[51]) );
  i0sand002ab1n03x5 U23 ( .a(N50), .b(n210), .o(dec_address[50]) );
  i0sand002ab1n03x5 U24 ( .a(N4), .b(n210), .o(dec_address[4]) );
  i0sand002ab1n03x5 U25 ( .a(N49), .b(n210), .o(dec_address[49]) );
  i0sand002ab1n03x5 U26 ( .a(N48), .b(n210), .o(dec_address[48]) );
  i0sand002ab1n03x5 U27 ( .a(N47), .b(n210), .o(dec_address[47]) );
  i0sand002ab1n03x5 U28 ( .a(N46), .b(n210), .o(dec_address[46]) );
  i0sand002ab1n03x5 U29 ( .a(N45), .b(n210), .o(dec_address[45]) );
  i0sand002ab1n03x5 U30 ( .a(N44), .b(n210), .o(dec_address[44]) );
  i0sand002ab1n03x5 U31 ( .a(N43), .b(n510), .o(dec_address[43]) );
  i0sand002ab1n03x5 U32 ( .a(N42), .b(n510), .o(dec_address[42]) );
  i0sand002ab1n03x5 U33 ( .a(N41), .b(n510), .o(dec_address[41]) );
  i0sand002ab1n03x5 U34 ( .a(N40), .b(n510), .o(dec_address[40]) );
  i0sand002ab1n03x5 U35 ( .a(N3), .b(n510), .o(dec_address[3]) );
  i0sand002ab1n03x5 U36 ( .a(N39), .b(n510), .o(dec_address[39]) );
  i0sand002ab1n03x5 U37 ( .a(N38), .b(n510), .o(dec_address[38]) );
  i0sand002ab1n03x5 U38 ( .a(N37), .b(n510), .o(dec_address[37]) );
  i0sand002ab1n03x5 U39 ( .a(N36), .b(n510), .o(dec_address[36]) );
  i0sand002ab1n03x5 U40 ( .a(N35), .b(n510), .o(dec_address[35]) );
  i0sand002ab1n03x5 U41 ( .a(N34), .b(n510), .o(dec_address[34]) );
  i0sand002ab1n03x5 U42 ( .a(N33), .b(n510), .o(dec_address[33]) );
  i0sand002ab1n03x5 U43 ( .a(N32), .b(n510), .o(dec_address[32]) );
  i0sand002ab1n03x5 U44 ( .a(N31), .b(n64), .o(dec_address[31]) );
  i0sand002ab1n03x5 U45 ( .a(N30), .b(n64), .o(dec_address[30]) );
  i0sand002ab1n03x5 U46 ( .a(N2), .b(n64), .o(dec_address[2]) );
  i0sand002ab1n03x5 U47 ( .a(N29), .b(n64), .o(dec_address[29]) );
  i0sand002ab1n03x5 U48 ( .a(N28), .b(n64), .o(dec_address[28]) );
  i0sand002ab1n03x5 U49 ( .a(N27), .b(n64), .o(dec_address[27]) );
  i0sand002ab1n03x5 U50 ( .a(N26), .b(n64), .o(dec_address[26]) );
  i0sand002ab1n03x5 U51 ( .a(N25), .b(n64), .o(dec_address[25]) );
  i0sand002ab1n03x5 U52 ( .a(N24), .b(n64), .o(dec_address[24]) );
  i0sand002ab1n03x5 U53 ( .a(N23), .b(n64), .o(dec_address[23]) );
  i0sand002ab1n03x5 U54 ( .a(N22), .b(n64), .o(dec_address[22]) );
  i0sand002ab1n03x5 U55 ( .a(N21), .b(n64), .o(dec_address[21]) );
  i0sand002ab1n03x5 U56 ( .a(N20), .b(n64), .o(dec_address[20]) );
  i0sand002ab1n03x5 U57 ( .a(N1), .b(n70), .o(dec_address[1]) );
  i0sand002ab1n03x5 U58 ( .a(N19), .b(n70), .o(dec_address[19]) );
  i0sand002ab1n03x5 U59 ( .a(N18), .b(n70), .o(dec_address[18]) );
  i0sand002ab1n03x5 U60 ( .a(N17), .b(n70), .o(dec_address[17]) );
  i0sand002ab1n03x5 U61 ( .a(N16), .b(n70), .o(dec_address[16]) );
  i0sand002ab1n03x5 U62 ( .a(N15), .b(n70), .o(dec_address[15]) );
  i0sand002ab1n03x5 U63 ( .a(N14), .b(n70), .o(dec_address[14]) );
  i0sand002ab1n03x5 U64 ( .a(N13), .b(n70), .o(dec_address[13]) );
  i0sand002ab1n03x5 U65 ( .a(N12), .b(n70), .o(dec_address[12]) );
  i0sand002ab1n03x5 U66 ( .a(N11), .b(n70), .o(dec_address[11]) );
  i0sand002ab1n03x5 U67 ( .a(N10), .b(n70), .o(dec_address[10]) );
  i0sand002ab1n03x5 U68 ( .a(N0), .b(n70), .o(dec_address[0]) );
  i0snorp02ab1n03x5 U3 ( .a(n320), .b(n300), .o1(N0) );
  i0sbff000ab1n02x5 U4 ( .a(n90), .o(n210) );
  i0sbff000ab1n02x5 U69 ( .a(n90), .o(n510) );
  i0sbff000ab1n02x5 U70 ( .a(n80), .o(n64) );
  i0sbff000ab1n02x5 U71 ( .a(n80), .o(n70) );
  i0snorp02ab1n03x5 U72 ( .a(n300), .b(n250), .o1(N3) );
  i0snorp02ab1n03x5 U73 ( .a(n250), .b(n190), .o1(N27) );
  i0snorp02ab1n03x5 U74 ( .a(n320), .b(n190), .o1(N24) );
  i0snanp03ab1n03x5 U75 ( .a(n120), .b(n111), .c(n130), .o1(n300) );
  i0snanp03ab1n03x5 U76 ( .a(n150), .b(n140), .c(n160), .o1(n320) );
  i0snanp02ab1n03x5 U77 ( .a(n230), .b(n111), .o1(n190) );
  i0snanp02ab1n03x5 U78 ( .a(n170), .b(n140), .o1(n250) );
  i0snorp02ab1n03x5 U79 ( .a(n120), .b(n130), .o1(n230) );
  i0snorp02ab1n03x5 U80 ( .a(n150), .b(n160), .o1(n170) );
  i0sbff000ab1n02x5 U81 ( .a(n360), .o(n90) );
  i0sbff000ab1n02x5 U82 ( .a(n360), .o(n80) );
  i0snorp02ab1n03x5 U83 ( .a(n310), .b(n280), .o1(N63) );
  i0sbff000ab1n02x5 U84 ( .a(n100), .o(n110) );
  i0sbff000ab1n02x5 U85 ( .a(n360), .o(n100) );
  i0snorp02ab1n03x5 U86 ( .a(n340), .b(n330), .o1(N9) );
  i0snorp02ab1n03x5 U87 ( .a(n330), .b(n320), .o1(N8) );
  i0snorp02ab1n03x5 U88 ( .a(n310), .b(n300), .o1(N7) );
  i0snorp02ab1n03x5 U89 ( .a(n300), .b(n290), .o1(N6) );
  i0snorp02ab1n03x5 U90 ( .a(n290), .b(n280), .o1(N62) );
  i0snorp02ab1n03x5 U91 ( .a(n280), .b(n270), .o1(N61) );
  i0snorp02ab1n03x5 U92 ( .a(n280), .b(n260), .o1(N60) );
  i0snorp02ab1n03x5 U93 ( .a(n300), .b(n270), .o1(N5) );
  i0snorp02ab1n03x5 U94 ( .a(n280), .b(n250), .o1(N59) );
  i0snorp02ab1n03x5 U95 ( .a(n280), .b(n240), .o1(N58) );
  i0snorp02ab1n03x5 U96 ( .a(n340), .b(n280), .o1(N57) );
  i0snorp02ab1n03x5 U97 ( .a(n320), .b(n280), .o1(N56) );
  i0snorp02ab1n03x5 U98 ( .a(n310), .b(n220), .o1(N55) );
  i0snorp02ab1n03x5 U99 ( .a(n290), .b(n220), .o1(N54) );
  i0snorp02ab1n03x5 U100 ( .a(n270), .b(n220), .o1(N53) );
  i0snorp02ab1n03x5 U101 ( .a(n260), .b(n220), .o1(N52) );
  i0snorp02ab1n03x5 U102 ( .a(n250), .b(n220), .o1(N51) );
  i0snorp02ab1n03x5 U103 ( .a(n240), .b(n220), .o1(N50) );
  i0snorp02ab1n03x5 U104 ( .a(n300), .b(n260), .o1(N4) );
  i0snorp02ab1n03x5 U105 ( .a(n340), .b(n220), .o1(N49) );
  i0snorp02ab1n03x5 U106 ( .a(n320), .b(n220), .o1(N48) );
  i0snorp02ab1n03x5 U107 ( .a(n310), .b(n211), .o1(N47) );
  i0snorp02ab1n03x5 U108 ( .a(n290), .b(n211), .o1(N46) );
  i0snorp02ab1n03x5 U109 ( .a(n270), .b(n211), .o1(N45) );
  i0snorp02ab1n03x5 U110 ( .a(n260), .b(n211), .o1(N44) );
  i0snorp02ab1n03x5 U111 ( .a(n250), .b(n211), .o1(N43) );
  i0snorp02ab1n03x5 U112 ( .a(n240), .b(n211), .o1(N42) );
  i0snorp02ab1n03x5 U113 ( .a(n340), .b(n211), .o1(N41) );
  i0snorp02ab1n03x5 U114 ( .a(n320), .b(n211), .o1(N40) );
  i0snorp02ab1n03x5 U115 ( .a(n310), .b(n200), .o1(N39) );
  i0snorp02ab1n03x5 U116 ( .a(n290), .b(n200), .o1(N38) );
  i0snorp02ab1n03x5 U117 ( .a(n270), .b(n200), .o1(N37) );
  i0snorp02ab1n03x5 U118 ( .a(n260), .b(n200), .o1(N36) );
  i0snorp02ab1n03x5 U119 ( .a(n250), .b(n200), .o1(N35) );
  i0snorp02ab1n03x5 U120 ( .a(n240), .b(n200), .o1(N34) );
  i0snorp02ab1n03x5 U121 ( .a(n340), .b(n200), .o1(N33) );
  i0snorp02ab1n03x5 U122 ( .a(n320), .b(n200), .o1(N32) );
  i0snorp02ab1n03x5 U123 ( .a(n310), .b(n190), .o1(N31) );
  i0snorp02ab1n03x5 U124 ( .a(n290), .b(n190), .o1(N30) );
  i0snorp02ab1n03x5 U125 ( .a(n300), .b(n240), .o1(N2) );
  i0snorp02ab1n03x5 U126 ( .a(n270), .b(n190), .o1(N29) );
  i0snorp02ab1n03x5 U127 ( .a(n260), .b(n190), .o1(N28) );
  i0snorp02ab1n03x5 U128 ( .a(n240), .b(n190), .o1(N26) );
  i0snorp02ab1n03x5 U129 ( .a(n340), .b(n190), .o1(N25) );
  i0snorp02ab1n03x5 U130 ( .a(n310), .b(n180), .o1(N23) );
  i0snorp02ab1n03x5 U131 ( .a(n290), .b(n180), .o1(N22) );
  i0snorp02ab1n03x5 U132 ( .a(n270), .b(n180), .o1(N21) );
  i0snorp02ab1n03x5 U133 ( .a(n260), .b(n180), .o1(N20) );
  i0snorp02ab1n03x5 U134 ( .a(n340), .b(n300), .o1(N1) );
  i0snorp02ab1n03x5 U135 ( .a(n250), .b(n180), .o1(N19) );
  i0snorp02ab1n03x5 U136 ( .a(n240), .b(n180), .o1(N18) );
  i0snorp02ab1n03x5 U137 ( .a(n340), .b(n180), .o1(N17) );
  i0snorp02ab1n03x5 U138 ( .a(n320), .b(n180), .o1(N16) );
  i0snorp02ab1n03x5 U139 ( .a(n330), .b(n310), .o1(N15) );
  i0snorp02ab1n03x5 U140 ( .a(n330), .b(n290), .o1(N14) );
  i0snorp02ab1n03x5 U141 ( .a(n330), .b(n270), .o1(N13) );
  i0snorp02ab1n03x5 U142 ( .a(n330), .b(n260), .o1(N12) );
  i0snorp02ab1n03x5 U143 ( .a(n330), .b(n250), .o1(N11) );
  i0snorp02ab1n03x5 U144 ( .a(n330), .b(n240), .o1(N10) );
  i0snona32ab1n02x5 U145 ( .b(address[2]), .c(address[1]), .d(address[0]), .a(
        n350), .out0(n360) );
  i0snorp03ab1n03x5 U146 ( .a(address[3]), .b(address[5]), .c(address[4]), 
        .o1(n350) );
  i0snanp03ab1n03x5 U147 ( .a(address[4]), .b(n130), .c(address[5]), .o1(n220)
         );
  i0snanp03ab1n03x5 U148 ( .a(address[3]), .b(n120), .c(address[5]), .o1(n211)
         );
  i0snanp03ab1n03x5 U149 ( .a(n130), .b(n120), .c(address[5]), .o1(n200) );
  i0snanp03ab1n03x5 U150 ( .a(n130), .b(n111), .c(address[4]), .o1(n180) );
  i0snanp03ab1n03x5 U151 ( .a(address[0]), .b(n150), .c(address[2]), .o1(n270)
         );
  i0snanp03ab1n03x5 U152 ( .a(n160), .b(n150), .c(address[2]), .o1(n260) );
  i0snanp03ab1n03x5 U153 ( .a(address[1]), .b(n160), .c(address[2]), .o1(n290)
         );
  i0snanp03ab1n03x5 U154 ( .a(n160), .b(n140), .c(address[1]), .o1(n240) );
  i0snanp03ab1n03x5 U155 ( .a(n120), .b(n111), .c(address[3]), .o1(n330) );
  i0snanp03ab1n03x5 U156 ( .a(n150), .b(n140), .c(address[0]), .o1(n340) );
  i0snanp02ab1n03x5 U157 ( .a(address[5]), .b(n230), .o1(n280) );
  i0snanp02ab1n03x5 U158 ( .a(address[2]), .b(n170), .o1(n310) );
  i0sinv000tb1n03x5 U159 ( .a(address[3]), .o1(n130) );
  i0sinv000tb1n03x5 U160 ( .a(address[4]), .o1(n120) );
  i0sinv000tb1n03x5 U161 ( .a(address[0]), .o1(n160) );
  i0sinv000tb1n03x5 U162 ( .a(address[1]), .o1(n150) );
  i0sinv000tb1n03x5 U163 ( .a(address[5]), .o1(n111) );
  i0sinv000tb1n03x5 U164 ( .a(address[2]), .o1(n140) );
endmodule


module firebird7_in_upm_cbb_reg_BANK_SIZE6_2 ( so_out, fdfx_powergood, update, 
        shift, capture, tck, si, sel, shift_out, update_out, tck_out, 
        capture_out, si_out, sel_out, so, power_enable, upm_address );
  output [63:0] upm_address;
  input so_out, fdfx_powergood, update, shift, capture, tck, si, sel;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable;
  wire   tck, shift, update, capture, si, sel, ClkTapTH, ComShiftRegT731H_1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_, ComShiftRegTdiT731H_5_,
         ComShiftRegTdiT731H_4_, ComShiftRegTdiT731H_3_,
         ComShiftRegTdiT731H_2_, ComShiftRegTdiT731H_1_, n1, n3, n4, n5, n6,
         n7, n8, n9, n10, n11, n12, n13, n14, n16, n17, n19, n35, n36, n37,
         n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51,
         n52;
  assign tck_out = tck;
  assign shift_out = shift;
  assign update_out = update;
  assign capture_out = capture;
  assign si_out = si;
  assign sel_out = sel;

  firebird7_in_upm_dftb_clk_buf_WIDTH1_2 i_upm_dftb_clk_buf_ClkTapTH ( 
        .clkout(ClkTapTH), .clk(tck) );
  firebird7_in_upm_address_decoder_WIDTH6_2 upm_address_decoder ( .address({
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_}), .dec_address(upm_address) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_0 ( .d(n35), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(so) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_6 ( .d(n41), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_5 ( .d(n40), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_4 ( .d(n39), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_3 ( .d(n38), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_2 ( .d(n37), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_1 ( .d(n36), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegT731H_1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_0 ( .d(n47), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_1 ( .d(n46), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_3 ( .d(n44), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_4 ( .d(n43), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_5 ( .d(n42), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_2 ( .d(n45), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_POWER_ENABLE ( .d(n48), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(power_enable) );
  i0sinv000tb1n03x5 U2 ( .a(shift), .o1(n1) );
  i0sinv000tb1n03x5 U3 ( .a(n52), .o1(n16) );
  i0snanp02ab1n03x5 U4 ( .a(update), .b(sel), .o1(n52) );
  i0soai022ab1n03x5 U5 ( .a(n16), .b(n13), .c(n52), .d(n12), .o1(n47) );
  i0soai022ab1n03x5 U6 ( .a(n16), .b(n11), .c(n52), .d(n10), .o1(n46) );
  i0soai022ab1n03x5 U7 ( .a(n16), .b(n9), .c(n52), .d(n8), .o1(n45) );
  i0soai022ab1n03x5 U8 ( .a(n16), .b(n7), .c(n52), .d(n6), .o1(n44) );
  i0soai022ab1n03x5 U9 ( .a(n16), .b(n5), .c(n52), .d(n4), .o1(n43) );
  i0sinv000tb1n03x5 U10 ( .a(n50), .o1(n17) );
  i0soai222ab1n03x5 U11 ( .a(n12), .b(n19), .c(n13), .d(n50), .e(n10), .f(n1), 
        .o1(n36) );
  i0soai222ab1n03x5 U12 ( .a(n10), .b(n19), .c(n11), .d(n50), .e(n8), .f(n1), 
        .o1(n37) );
  i0soai222ab1n03x5 U13 ( .a(n8), .b(n19), .c(n9), .d(n50), .e(n6), .f(n1), 
        .o1(n38) );
  i0soai222ab1n03x5 U14 ( .a(n6), .b(n19), .c(n7), .d(n50), .e(n4), .f(n1), 
        .o1(n39) );
  i0soai222ab1n03x5 U15 ( .a(n4), .b(n19), .c(n5), .d(n50), .e(n3), .f(n1), 
        .o1(n40) );
  i0sinv000tb1n03x5 U16 ( .a(n51), .o1(n19) );
  i0sobai22ab1n02x5 U17 ( .a(power_enable), .b(n16), .c(n52), .d(n14), .out0(
        n48) );
  i0sobai22ab1n02x5 U18 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .b(n16), 
        .c(n52), .d(n3), .out0(n42) );
  i0snanp02ab1n03x5 U19 ( .a(capture), .b(sel), .o1(n50) );
  i0soai012ab1n03x5 U20 ( .b(n14), .c(n19), .a(n49), .o1(n35) );
  i0saoi023ab1n03x5 U21 ( .c(ComShiftRegT731H_1_), .d(sel), .e(shift), .a(n17), 
        .b(power_enable), .o1(n49) );
  i0sao0222ab1n03x5 U22 ( .a(n51), .b(ComShiftRegTdiT731H_5_), .c(n17), .d(
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .e(so_out), .f(shift), .o(n41)
         );
  i0snorp02ab1n03x5 U23 ( .a(capture), .b(shift), .o1(n51) );
  i0sinv000tb1n03x5 U24 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_), .o1(n9) );
  i0sinv000tb1n03x5 U25 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_), .o1(n5) );
  i0sinv000tb1n03x5 U26 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_), .o1(n7) );
  i0sinv000tb1n03x5 U27 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_), .o1(n11) );
  i0sinv000tb1n03x5 U28 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_), .o1(n13) );
  i0sinv000tb1n03x5 U29 ( .a(ComShiftRegTdiT731H_1_), .o1(n10) );
  i0sinv000tb1n03x5 U30 ( .a(ComShiftRegTdiT731H_2_), .o1(n8) );
  i0sinv000tb1n03x5 U31 ( .a(ComShiftRegTdiT731H_3_), .o1(n6) );
  i0sinv000tb1n03x5 U32 ( .a(ComShiftRegTdiT731H_4_), .o1(n4) );
  i0sinv000tb1n03x5 U33 ( .a(ComShiftRegTdiT731H_5_), .o1(n3) );
  i0sinv000tb1n03x5 U34 ( .a(ComShiftRegT731H_1_), .o1(n12) );
  i0sinv000tb1n03x5 U35 ( .a(so), .o1(n14) );
endmodule


module firebird7_in_ctech_lib_nor_2 ( a, b, o1 );
  input a, b;
  output o1;


  i0snorp02ab1n03x5 U1 ( .a(b), .b(a), .o1(o1) );
endmodule


module firebird7_in_upm_2nor1_gate_2 ( a, b, o1 );
  input a, b;
  output o1;


  firebird7_in_ctech_lib_nor_2 u_nor ( .a(a), .b(b), .o1(o1) );
endmodule


module firebird7_in_ctech_lib_and_128 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_128 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_128 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_127 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_127 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_127 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_126 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_126 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_126 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_125 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_125 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_125 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_124 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_124 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_124 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_123 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_123 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_123 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_122 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_122 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_122 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_121 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_121 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_121 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_120 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_120 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_120 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_119 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_119 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_119 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_118 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_118 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_118 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_117 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_117 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_117 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_116 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_116 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_116 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_115 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_115 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_115 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_114 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_114 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_114 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_113 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_113 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_113 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_112 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_112 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_112 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_111 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_111 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_111 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_110 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_110 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_110 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_109 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_109 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_109 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_108 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_108 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_108 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_107 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_107 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_107 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_106 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_106 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_106 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_105 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_105 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_105 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_104 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_104 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_104 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_103 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_103 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_103 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_102 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_102 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_102 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_101 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_101 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_101 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_100 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_100 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_100 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_99 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_99 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_99 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_98 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_98 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_98 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_97 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_97 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_97 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_96 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_96 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_96 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_95 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_95 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_95 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_94 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_94 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_94 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_93 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_93 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_93 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_92 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_92 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_92 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_91 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_91 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_91 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_90 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_90 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_90 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_89 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_89 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_89 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_88 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_88 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_88 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_87 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_87 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_87 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_86 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_86 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_86 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_85 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_85 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_85 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_84 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_84 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_84 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_83 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_83 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_83 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_82 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_82 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_82 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_81 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_81 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_81 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_80 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_80 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_80 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_79 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_79 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_79 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_78 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_78 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_78 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_77 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_77 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_77 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_76 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_76 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_76 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_75 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_75 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_75 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_74 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_74 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_74 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_73 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_73 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_73 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_72 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_72 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_72 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_71 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_71 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_71 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_70 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_70 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_70 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_69 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_69 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_69 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_68 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_68 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_68 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_67 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_67 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_67 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_66 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_66 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_66 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_65 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_65 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_65 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_2 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n09x5 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_2 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_2 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_buf_6 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_6 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_6 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_cbb_control_BANK_SIZE6_2 ( fdfx_powergood, update, 
        shift, capture, tck, si, sel, cbb_clk, clk_debug, power_enable_prev, 
        iso_n, power_enable_error_prev, clk_in, so_out, power_enable_hip, so, 
        power_enable_next, upm_address, power_enable, power_enable_error_next, 
        clk_out, shift_out, update_out, tck_out, capture_out, si_out, sel_out
 );
  input [1:0] clk_in;
  output [63:0] upm_address;
  output [1:0] clk_out;
  input fdfx_powergood, update, shift, capture, tck, si, sel, cbb_clk,
         clk_debug, power_enable_prev, iso_n, power_enable_error_prev, so_out,
         power_enable_hip;
  output so, power_enable_next, power_enable, power_enable_error_next,
         shift_out, update_out, tck_out, capture_out, si_out, sel_out;
  wire   upm_address_pre_mask_63_, upm_address_pre_mask_62_,
         upm_address_pre_mask_61_, upm_address_pre_mask_60_,
         upm_address_pre_mask_59_, upm_address_pre_mask_58_,
         upm_address_pre_mask_57_, upm_address_pre_mask_56_,
         upm_address_pre_mask_55_, upm_address_pre_mask_54_,
         upm_address_pre_mask_53_, upm_address_pre_mask_52_,
         upm_address_pre_mask_51_, upm_address_pre_mask_50_,
         upm_address_pre_mask_49_, upm_address_pre_mask_48_,
         upm_address_pre_mask_47_, upm_address_pre_mask_46_,
         upm_address_pre_mask_45_, upm_address_pre_mask_44_,
         upm_address_pre_mask_43_, upm_address_pre_mask_42_,
         upm_address_pre_mask_41_, upm_address_pre_mask_40_,
         upm_address_pre_mask_39_, upm_address_pre_mask_38_,
         upm_address_pre_mask_37_, upm_address_pre_mask_36_,
         upm_address_pre_mask_35_, upm_address_pre_mask_34_,
         upm_address_pre_mask_33_, upm_address_pre_mask_32_,
         upm_address_pre_mask_31_, upm_address_pre_mask_30_,
         upm_address_pre_mask_29_, upm_address_pre_mask_28_,
         upm_address_pre_mask_27_, upm_address_pre_mask_26_,
         upm_address_pre_mask_25_, upm_address_pre_mask_24_,
         upm_address_pre_mask_23_, upm_address_pre_mask_22_,
         upm_address_pre_mask_21_, upm_address_pre_mask_20_,
         upm_address_pre_mask_19_, upm_address_pre_mask_18_,
         upm_address_pre_mask_17_, upm_address_pre_mask_16_,
         upm_address_pre_mask_15_, upm_address_pre_mask_14_,
         upm_address_pre_mask_13_, upm_address_pre_mask_12_,
         upm_address_pre_mask_11_, upm_address_pre_mask_10_,
         upm_address_pre_mask_9_, upm_address_pre_mask_8_,
         upm_address_pre_mask_7_, upm_address_pre_mask_6_,
         upm_address_pre_mask_5_, upm_address_pre_mask_4_,
         upm_address_pre_mask_3_, upm_address_pre_mask_2_,
         upm_address_pre_mask_1_, upm_address_pre_mask_0_, update_ff,
         en_mask_vec_63_, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;

  i0sorn002ab1n03x5 U3 ( .a(power_enable_prev), .b(power_enable), .o(
        power_enable_next) );
  i0sao0012ab1n03x7 U4 ( .b(power_enable_prev), .c(power_enable), .a(
        power_enable_error_prev), .o(power_enable_error_next) );
  firebird7_in_upm_cbb_reg_BANK_SIZE6_2 upm_cbb_reg ( .so_out(so_out), 
        .fdfx_powergood(fdfx_powergood), .update(update), .shift(shift), 
        .capture(capture), .tck(tck), .si(si), .sel(sel), .shift_out(shift_out), .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out), .so(so), .power_enable(
        power_enable), .upm_address({upm_address_pre_mask_63_, 
        upm_address_pre_mask_62_, upm_address_pre_mask_61_, 
        upm_address_pre_mask_60_, upm_address_pre_mask_59_, 
        upm_address_pre_mask_58_, upm_address_pre_mask_57_, 
        upm_address_pre_mask_56_, upm_address_pre_mask_55_, 
        upm_address_pre_mask_54_, upm_address_pre_mask_53_, 
        upm_address_pre_mask_52_, upm_address_pre_mask_51_, 
        upm_address_pre_mask_50_, upm_address_pre_mask_49_, 
        upm_address_pre_mask_48_, upm_address_pre_mask_47_, 
        upm_address_pre_mask_46_, upm_address_pre_mask_45_, 
        upm_address_pre_mask_44_, upm_address_pre_mask_43_, 
        upm_address_pre_mask_42_, upm_address_pre_mask_41_, 
        upm_address_pre_mask_40_, upm_address_pre_mask_39_, 
        upm_address_pre_mask_38_, upm_address_pre_mask_37_, 
        upm_address_pre_mask_36_, upm_address_pre_mask_35_, 
        upm_address_pre_mask_34_, upm_address_pre_mask_33_, 
        upm_address_pre_mask_32_, upm_address_pre_mask_31_, 
        upm_address_pre_mask_30_, upm_address_pre_mask_29_, 
        upm_address_pre_mask_28_, upm_address_pre_mask_27_, 
        upm_address_pre_mask_26_, upm_address_pre_mask_25_, 
        upm_address_pre_mask_24_, upm_address_pre_mask_23_, 
        upm_address_pre_mask_22_, upm_address_pre_mask_21_, 
        upm_address_pre_mask_20_, upm_address_pre_mask_19_, 
        upm_address_pre_mask_18_, upm_address_pre_mask_17_, 
        upm_address_pre_mask_16_, upm_address_pre_mask_15_, 
        upm_address_pre_mask_14_, upm_address_pre_mask_13_, 
        upm_address_pre_mask_12_, upm_address_pre_mask_11_, 
        upm_address_pre_mask_10_, upm_address_pre_mask_9_, 
        upm_address_pre_mask_8_, upm_address_pre_mask_7_, 
        upm_address_pre_mask_6_, upm_address_pre_mask_5_, 
        upm_address_pre_mask_4_, upm_address_pre_mask_3_, 
        upm_address_pre_mask_2_, upm_address_pre_mask_1_, 
        upm_address_pre_mask_0_}) );
  firebird7_in_upm_2nor1_gate_2 update_nor ( .a(update), .b(update_ff), .o1(
        en_mask_vec_63_) );
  firebird7_in_upm_2and1_gate_128 UPM_DONT_TOUCH_AND_CELL_0_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_0_), .b(n6), .o(upm_address[0]) );
  firebird7_in_upm_2and1_gate_127 UPM_DONT_TOUCH_AND_CELL_1_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_1_), .b(n6), .o(upm_address[1]) );
  firebird7_in_upm_2and1_gate_126 UPM_DONT_TOUCH_AND_CELL_2_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_2_), .b(n6), .o(upm_address[2]) );
  firebird7_in_upm_2and1_gate_125 UPM_DONT_TOUCH_AND_CELL_3_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_3_), .b(n6), .o(upm_address[3]) );
  firebird7_in_upm_2and1_gate_124 UPM_DONT_TOUCH_AND_CELL_4_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_4_), .b(n5), .o(upm_address[4]) );
  firebird7_in_upm_2and1_gate_123 UPM_DONT_TOUCH_AND_CELL_5_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_5_), .b(n5), .o(upm_address[5]) );
  firebird7_in_upm_2and1_gate_122 UPM_DONT_TOUCH_AND_CELL_6_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_6_), .b(n5), .o(upm_address[6]) );
  firebird7_in_upm_2and1_gate_121 UPM_DONT_TOUCH_AND_CELL_7_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_7_), .b(n5), .o(upm_address[7]) );
  firebird7_in_upm_2and1_gate_120 UPM_DONT_TOUCH_AND_CELL_8_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_8_), .b(n5), .o(upm_address[8]) );
  firebird7_in_upm_2and1_gate_119 UPM_DONT_TOUCH_AND_CELL_9_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_9_), .b(n5), .o(upm_address[9]) );
  firebird7_in_upm_2and1_gate_118 UPM_DONT_TOUCH_AND_CELL_10_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_10_), .b(n5), .o(upm_address[10]) );
  firebird7_in_upm_2and1_gate_117 UPM_DONT_TOUCH_AND_CELL_11_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_11_), .b(n5), .o(upm_address[11]) );
  firebird7_in_upm_2and1_gate_116 UPM_DONT_TOUCH_AND_CELL_12_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_12_), .b(n5), .o(upm_address[12]) );
  firebird7_in_upm_2and1_gate_115 UPM_DONT_TOUCH_AND_CELL_13_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_13_), .b(n5), .o(upm_address[13]) );
  firebird7_in_upm_2and1_gate_114 UPM_DONT_TOUCH_AND_CELL_14_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_14_), .b(n5), .o(upm_address[14]) );
  firebird7_in_upm_2and1_gate_113 UPM_DONT_TOUCH_AND_CELL_15_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_15_), .b(n5), .o(upm_address[15]) );
  firebird7_in_upm_2and1_gate_112 UPM_DONT_TOUCH_AND_CELL_16_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_16_), .b(n4), .o(upm_address[16]) );
  firebird7_in_upm_2and1_gate_111 UPM_DONT_TOUCH_AND_CELL_17_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_17_), .b(n4), .o(upm_address[17]) );
  firebird7_in_upm_2and1_gate_110 UPM_DONT_TOUCH_AND_CELL_18_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_18_), .b(n4), .o(upm_address[18]) );
  firebird7_in_upm_2and1_gate_109 UPM_DONT_TOUCH_AND_CELL_19_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_19_), .b(n4), .o(upm_address[19]) );
  firebird7_in_upm_2and1_gate_108 UPM_DONT_TOUCH_AND_CELL_20_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_20_), .b(n4), .o(upm_address[20]) );
  firebird7_in_upm_2and1_gate_107 UPM_DONT_TOUCH_AND_CELL_21_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_21_), .b(n4), .o(upm_address[21]) );
  firebird7_in_upm_2and1_gate_106 UPM_DONT_TOUCH_AND_CELL_22_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_22_), .b(n4), .o(upm_address[22]) );
  firebird7_in_upm_2and1_gate_105 UPM_DONT_TOUCH_AND_CELL_23_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_23_), .b(n4), .o(upm_address[23]) );
  firebird7_in_upm_2and1_gate_104 UPM_DONT_TOUCH_AND_CELL_24_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_24_), .b(n4), .o(upm_address[24]) );
  firebird7_in_upm_2and1_gate_103 UPM_DONT_TOUCH_AND_CELL_25_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_25_), .b(n4), .o(upm_address[25]) );
  firebird7_in_upm_2and1_gate_102 UPM_DONT_TOUCH_AND_CELL_26_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_26_), .b(n4), .o(upm_address[26]) );
  firebird7_in_upm_2and1_gate_101 UPM_DONT_TOUCH_AND_CELL_27_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_27_), .b(n4), .o(upm_address[27]) );
  firebird7_in_upm_2and1_gate_100 UPM_DONT_TOUCH_AND_CELL_28_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_28_), .b(n3), .o(upm_address[28]) );
  firebird7_in_upm_2and1_gate_99 UPM_DONT_TOUCH_AND_CELL_29_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_29_), .b(n3), .o(upm_address[29]) );
  firebird7_in_upm_2and1_gate_98 UPM_DONT_TOUCH_AND_CELL_30_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_30_), .b(n3), .o(upm_address[30]) );
  firebird7_in_upm_2and1_gate_97 UPM_DONT_TOUCH_AND_CELL_31_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_31_), .b(n3), .o(upm_address[31]) );
  firebird7_in_upm_2and1_gate_96 UPM_DONT_TOUCH_AND_CELL_32_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_32_), .b(n3), .o(upm_address[32]) );
  firebird7_in_upm_2and1_gate_95 UPM_DONT_TOUCH_AND_CELL_33_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_33_), .b(n3), .o(upm_address[33]) );
  firebird7_in_upm_2and1_gate_94 UPM_DONT_TOUCH_AND_CELL_34_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_34_), .b(n3), .o(upm_address[34]) );
  firebird7_in_upm_2and1_gate_93 UPM_DONT_TOUCH_AND_CELL_35_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_35_), .b(n3), .o(upm_address[35]) );
  firebird7_in_upm_2and1_gate_92 UPM_DONT_TOUCH_AND_CELL_36_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_36_), .b(n3), .o(upm_address[36]) );
  firebird7_in_upm_2and1_gate_91 UPM_DONT_TOUCH_AND_CELL_37_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_37_), .b(n3), .o(upm_address[37]) );
  firebird7_in_upm_2and1_gate_90 UPM_DONT_TOUCH_AND_CELL_38_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_38_), .b(n3), .o(upm_address[38]) );
  firebird7_in_upm_2and1_gate_89 UPM_DONT_TOUCH_AND_CELL_39_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_39_), .b(n3), .o(upm_address[39]) );
  firebird7_in_upm_2and1_gate_88 UPM_DONT_TOUCH_AND_CELL_40_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_40_), .b(n2), .o(upm_address[40]) );
  firebird7_in_upm_2and1_gate_87 UPM_DONT_TOUCH_AND_CELL_41_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_41_), .b(n2), .o(upm_address[41]) );
  firebird7_in_upm_2and1_gate_86 UPM_DONT_TOUCH_AND_CELL_42_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_42_), .b(n2), .o(upm_address[42]) );
  firebird7_in_upm_2and1_gate_85 UPM_DONT_TOUCH_AND_CELL_43_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_43_), .b(n2), .o(upm_address[43]) );
  firebird7_in_upm_2and1_gate_84 UPM_DONT_TOUCH_AND_CELL_44_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_44_), .b(n2), .o(upm_address[44]) );
  firebird7_in_upm_2and1_gate_83 UPM_DONT_TOUCH_AND_CELL_45_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_45_), .b(n2), .o(upm_address[45]) );
  firebird7_in_upm_2and1_gate_82 UPM_DONT_TOUCH_AND_CELL_46_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_46_), .b(n2), .o(upm_address[46]) );
  firebird7_in_upm_2and1_gate_81 UPM_DONT_TOUCH_AND_CELL_47_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_47_), .b(n2), .o(upm_address[47]) );
  firebird7_in_upm_2and1_gate_80 UPM_DONT_TOUCH_AND_CELL_48_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_48_), .b(n2), .o(upm_address[48]) );
  firebird7_in_upm_2and1_gate_79 UPM_DONT_TOUCH_AND_CELL_49_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_49_), .b(n2), .o(upm_address[49]) );
  firebird7_in_upm_2and1_gate_78 UPM_DONT_TOUCH_AND_CELL_50_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_50_), .b(n2), .o(upm_address[50]) );
  firebird7_in_upm_2and1_gate_77 UPM_DONT_TOUCH_AND_CELL_51_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_51_), .b(n2), .o(upm_address[51]) );
  firebird7_in_upm_2and1_gate_76 UPM_DONT_TOUCH_AND_CELL_52_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_52_), .b(n1), .o(upm_address[52]) );
  firebird7_in_upm_2and1_gate_75 UPM_DONT_TOUCH_AND_CELL_53_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_53_), .b(n1), .o(upm_address[53]) );
  firebird7_in_upm_2and1_gate_74 UPM_DONT_TOUCH_AND_CELL_54_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_54_), .b(n1), .o(upm_address[54]) );
  firebird7_in_upm_2and1_gate_73 UPM_DONT_TOUCH_AND_CELL_55_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_55_), .b(n1), .o(upm_address[55]) );
  firebird7_in_upm_2and1_gate_72 UPM_DONT_TOUCH_AND_CELL_56_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_56_), .b(n1), .o(upm_address[56]) );
  firebird7_in_upm_2and1_gate_71 UPM_DONT_TOUCH_AND_CELL_57_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_57_), .b(n1), .o(upm_address[57]) );
  firebird7_in_upm_2and1_gate_70 UPM_DONT_TOUCH_AND_CELL_58_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_58_), .b(n1), .o(upm_address[58]) );
  firebird7_in_upm_2and1_gate_69 UPM_DONT_TOUCH_AND_CELL_59_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_59_), .b(n1), .o(upm_address[59]) );
  firebird7_in_upm_2and1_gate_68 UPM_DONT_TOUCH_AND_CELL_60_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_60_), .b(n1), .o(upm_address[60]) );
  firebird7_in_upm_2and1_gate_67 UPM_DONT_TOUCH_AND_CELL_61_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_61_), .b(n1), .o(upm_address[61]) );
  firebird7_in_upm_2and1_gate_66 UPM_DONT_TOUCH_AND_CELL_62_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_62_), .b(n1), .o(upm_address[62]) );
  firebird7_in_upm_2and1_gate_65 UPM_DONT_TOUCH_AND_CELL_63_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_63_), .b(n1), .o(upm_address[63]) );
  firebird7_in_upm_dftb_clk_mux_2to1_2 upm_dftb_clk_mux_2to1_clk_out_0 ( 
        .clk1(cbb_clk), .clk2(clk_in[0]), .s(power_enable_hip), .clkout(
        clk_out[0]) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_6 i_upm_dftb_clk_buf_clk_out_1 ( 
        .clkout(clk_out[1]), .clk(clk_in[1]) );
  i0sfvn003ab1d03x5 update_ff_reg ( .d(update), .clk(tck), .rb(fdfx_powergood), 
        .o(update_ff) );
  i0sbff000ab1n02x5 U5 ( .a(n9), .o(n1) );
  i0sbff000ab1n02x5 U6 ( .a(n9), .o(n2) );
  i0sbff000ab1n02x5 U7 ( .a(n8), .o(n3) );
  i0sbff000ab1n02x5 U8 ( .a(n8), .o(n4) );
  i0sbff000ab1n02x5 U9 ( .a(n7), .o(n5) );
  i0sbff000ab1n02x5 U10 ( .a(n7), .o(n6) );
  i0sbff000ab1n02x5 U11 ( .a(n10), .o(n9) );
  i0sbff000ab1n02x5 U12 ( .a(n10), .o(n8) );
  i0sbff000ab1n02x5 U13 ( .a(n10), .o(n7) );
  i0sbff000ab1n02x5 U14 ( .a(en_mask_vec_63_), .o(n10) );
endmodule


module firebird7_in_upm_cbb_wrapper_cbb_o_CBB_HIP_TYPEUPM_D_C_0 ( 
        power_enable_error_prev, power_enable_prev, clk_in, so_out, shift, 
        update, tck, capture, si, sel, fdfx_powergood, iso_n, clk_debug, 
        shift_out, update_out, tck_out, capture_out, si_out, sel_out, clk_out, 
        so, power_enable_next, power_enable_error_next );
  input [1:0] clk_in;
  output [1:0] clk_out;
  input power_enable_error_prev, power_enable_prev, so_out, shift, update, tck,
         capture, si, sel, fdfx_powergood, iso_n, clk_debug;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable_next, power_enable_error_next;
  wire   cbb_clk, power_enable, upm_address_63_, upm_address_62_,
         upm_address_61_, upm_address_60_, upm_address_59_, upm_address_58_,
         upm_address_57_, upm_address_56_, upm_address_55_, upm_address_54_,
         upm_address_53_, upm_address_52_, upm_address_51_, upm_address_50_,
         upm_address_49_, upm_address_48_, upm_address_47_, upm_address_46_,
         upm_address_45_, upm_address_44_, upm_address_43_, upm_address_42_,
         upm_address_41_, upm_address_40_, upm_address_39_, upm_address_38_,
         upm_address_37_, upm_address_36_, upm_address_35_, upm_address_34_,
         upm_address_33_, upm_address_32_, upm_address_31_, upm_address_30_,
         upm_address_29_, upm_address_28_, upm_address_27_, upm_address_26_,
         upm_address_25_, upm_address_24_, upm_address_23_, upm_address_22_,
         upm_address_21_, upm_address_20_, upm_address_19_, upm_address_18_,
         upm_address_17_, upm_address_16_, upm_address_15_, upm_address_14_,
         upm_address_13_, upm_address_12_, upm_address_11_, upm_address_10_,
         upm_address_9_, upm_address_8_, upm_address_7_, upm_address_6_,
         upm_address_5_, upm_address_4_, upm_address_3_, upm_address_2_,
         upm_address_1_, SYNOPSYS_UNCONNECTED_1;

  i70idvdpmd03m50cshipbm1m3 UPM_CBB_INSTANCES_UPM_D_C_INST_inst_i70idvdpmd03m50cshipbm1m3 ( 
        .enosc({upm_address_63_, upm_address_62_, upm_address_61_, 
        upm_address_60_, upm_address_59_, upm_address_58_, upm_address_57_, 
        upm_address_56_, upm_address_55_, upm_address_54_, upm_address_53_, 
        upm_address_52_, upm_address_51_, upm_address_50_, upm_address_49_, 
        upm_address_48_, upm_address_47_, upm_address_46_, upm_address_45_, 
        upm_address_44_, upm_address_43_, upm_address_42_, upm_address_41_, 
        upm_address_40_, upm_address_39_, upm_address_38_, upm_address_37_, 
        upm_address_36_, upm_address_35_, upm_address_34_, upm_address_33_, 
        upm_address_32_, upm_address_31_, upm_address_30_, upm_address_29_, 
        upm_address_28_, upm_address_27_, upm_address_26_, upm_address_25_, 
        upm_address_24_, upm_address_23_, upm_address_22_, upm_address_21_, 
        upm_address_20_, upm_address_19_, upm_address_18_, upm_address_17_, 
        upm_address_16_, upm_address_15_, upm_address_14_, upm_address_13_, 
        upm_address_12_, upm_address_11_, upm_address_10_, upm_address_9_, 
        upm_address_8_, upm_address_7_, upm_address_6_, upm_address_5_, 
        upm_address_4_, upm_address_3_, upm_address_2_, upm_address_1_}), 
        .hfbankl(cbb_clk), .idvdebug_clki(clk_debug), .sleep_b(power_enable)
         );
  firebird7_in_upm_cbb_control_BANK_SIZE6_2 upm_cbb_control ( .fdfx_powergood(
        fdfx_powergood), .update(update), .shift(shift), .capture(capture), 
        .tck(tck), .si(si), .sel(sel), .cbb_clk(cbb_clk), .clk_debug(clk_debug), .power_enable_prev(power_enable_prev), .iso_n(iso_n), 
        .power_enable_error_prev(power_enable_error_prev), .clk_in(clk_in), 
        .so_out(so_out), .power_enable_hip(power_enable), .so(so), 
        .power_enable_next(power_enable_next), .upm_address({upm_address_63_, 
        upm_address_62_, upm_address_61_, upm_address_60_, upm_address_59_, 
        upm_address_58_, upm_address_57_, upm_address_56_, upm_address_55_, 
        upm_address_54_, upm_address_53_, upm_address_52_, upm_address_51_, 
        upm_address_50_, upm_address_49_, upm_address_48_, upm_address_47_, 
        upm_address_46_, upm_address_45_, upm_address_44_, upm_address_43_, 
        upm_address_42_, upm_address_41_, upm_address_40_, upm_address_39_, 
        upm_address_38_, upm_address_37_, upm_address_36_, upm_address_35_, 
        upm_address_34_, upm_address_33_, upm_address_32_, upm_address_31_, 
        upm_address_30_, upm_address_29_, upm_address_28_, upm_address_27_, 
        upm_address_26_, upm_address_25_, upm_address_24_, upm_address_23_, 
        upm_address_22_, upm_address_21_, upm_address_20_, upm_address_19_, 
        upm_address_18_, upm_address_17_, upm_address_16_, upm_address_15_, 
        upm_address_14_, upm_address_13_, upm_address_12_, upm_address_11_, 
        upm_address_10_, upm_address_9_, upm_address_8_, upm_address_7_, 
        upm_address_6_, upm_address_5_, upm_address_4_, upm_address_3_, 
        upm_address_2_, upm_address_1_, SYNOPSYS_UNCONNECTED_1}), 
        .power_enable(power_enable), .power_enable_error_next(
        power_enable_error_next), .clk_out(clk_out), .shift_out(shift_out), 
        .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out) );
endmodule


module firebird7_in_ctech_lib_clk_buf_1 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_1 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_1 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_address_decoder_WIDTH6_1 ( address, dec_address );
  input [5:0] address;
  output [63:0] dec_address;
  wire   N0, N1, N2, N3, N4, N5, N6, N7, N8, N9, N10, N11, N12, N13, N14, N15,
         N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29,
         N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43,
         N44, N45, N46, N47, N48, N49, N50, N51, N52, N53, N54, N55, N56, N57,
         N58, N59, N60, N61, N62, N63, n110, n210, n510, n64, n70, n80, n90,
         n100, n111, n120, n130, n140, n150, n160, n170, n180, n190, n200,
         n211, n220, n230, n240, n250, n260, n270, n280, n290, n300, n310,
         n320, n330, n340, n350, n360;

  i0sand002ab1n03x5 U5 ( .a(N9), .b(n110), .o(dec_address[9]) );
  i0sand002ab1n03x5 U6 ( .a(N8), .b(n110), .o(dec_address[8]) );
  i0sand002ab1n03x5 U7 ( .a(N7), .b(n110), .o(dec_address[7]) );
  i0sand002ab1n03x5 U8 ( .a(N6), .b(n110), .o(dec_address[6]) );
  i0sand002ab1n03x5 U9 ( .a(N63), .b(n110), .o(dec_address[63]) );
  i0sand002ab1n03x5 U10 ( .a(N62), .b(n110), .o(dec_address[62]) );
  i0sand002ab1n03x5 U11 ( .a(N61), .b(n110), .o(dec_address[61]) );
  i0sand002ab1n03x5 U12 ( .a(N60), .b(n110), .o(dec_address[60]) );
  i0sand002ab1n03x5 U13 ( .a(N5), .b(n110), .o(dec_address[5]) );
  i0sand002ab1n03x5 U14 ( .a(N59), .b(n110), .o(dec_address[59]) );
  i0sand002ab1n03x5 U15 ( .a(N58), .b(n110), .o(dec_address[58]) );
  i0sand002ab1n03x5 U16 ( .a(N57), .b(n110), .o(dec_address[57]) );
  i0sand002ab1n03x5 U17 ( .a(N56), .b(n110), .o(dec_address[56]) );
  i0sand002ab1n03x5 U18 ( .a(N55), .b(n210), .o(dec_address[55]) );
  i0sand002ab1n03x5 U19 ( .a(N54), .b(n210), .o(dec_address[54]) );
  i0sand002ab1n03x5 U20 ( .a(N53), .b(n210), .o(dec_address[53]) );
  i0sand002ab1n03x5 U21 ( .a(N52), .b(n210), .o(dec_address[52]) );
  i0sand002ab1n03x5 U22 ( .a(N51), .b(n210), .o(dec_address[51]) );
  i0sand002ab1n03x5 U23 ( .a(N50), .b(n210), .o(dec_address[50]) );
  i0sand002ab1n03x5 U24 ( .a(N4), .b(n210), .o(dec_address[4]) );
  i0sand002ab1n03x5 U25 ( .a(N49), .b(n210), .o(dec_address[49]) );
  i0sand002ab1n03x5 U26 ( .a(N48), .b(n210), .o(dec_address[48]) );
  i0sand002ab1n03x5 U27 ( .a(N47), .b(n210), .o(dec_address[47]) );
  i0sand002ab1n03x5 U28 ( .a(N46), .b(n210), .o(dec_address[46]) );
  i0sand002ab1n03x5 U29 ( .a(N45), .b(n210), .o(dec_address[45]) );
  i0sand002ab1n03x5 U30 ( .a(N44), .b(n210), .o(dec_address[44]) );
  i0sand002ab1n03x5 U31 ( .a(N43), .b(n510), .o(dec_address[43]) );
  i0sand002ab1n03x5 U32 ( .a(N42), .b(n510), .o(dec_address[42]) );
  i0sand002ab1n03x5 U33 ( .a(N41), .b(n510), .o(dec_address[41]) );
  i0sand002ab1n03x5 U34 ( .a(N40), .b(n510), .o(dec_address[40]) );
  i0sand002ab1n03x5 U35 ( .a(N3), .b(n510), .o(dec_address[3]) );
  i0sand002ab1n03x5 U36 ( .a(N39), .b(n510), .o(dec_address[39]) );
  i0sand002ab1n03x5 U37 ( .a(N38), .b(n510), .o(dec_address[38]) );
  i0sand002ab1n03x5 U38 ( .a(N37), .b(n510), .o(dec_address[37]) );
  i0sand002ab1n03x5 U39 ( .a(N36), .b(n510), .o(dec_address[36]) );
  i0sand002ab1n03x5 U40 ( .a(N35), .b(n510), .o(dec_address[35]) );
  i0sand002ab1n03x5 U41 ( .a(N34), .b(n510), .o(dec_address[34]) );
  i0sand002ab1n03x5 U42 ( .a(N33), .b(n510), .o(dec_address[33]) );
  i0sand002ab1n03x5 U43 ( .a(N32), .b(n510), .o(dec_address[32]) );
  i0sand002ab1n03x5 U44 ( .a(N31), .b(n64), .o(dec_address[31]) );
  i0sand002ab1n03x5 U45 ( .a(N30), .b(n64), .o(dec_address[30]) );
  i0sand002ab1n03x5 U46 ( .a(N2), .b(n64), .o(dec_address[2]) );
  i0sand002ab1n03x5 U47 ( .a(N29), .b(n64), .o(dec_address[29]) );
  i0sand002ab1n03x5 U48 ( .a(N28), .b(n64), .o(dec_address[28]) );
  i0sand002ab1n03x5 U49 ( .a(N27), .b(n64), .o(dec_address[27]) );
  i0sand002ab1n03x5 U50 ( .a(N26), .b(n64), .o(dec_address[26]) );
  i0sand002ab1n03x5 U51 ( .a(N25), .b(n64), .o(dec_address[25]) );
  i0sand002ab1n03x5 U52 ( .a(N24), .b(n64), .o(dec_address[24]) );
  i0sand002ab1n03x5 U53 ( .a(N23), .b(n64), .o(dec_address[23]) );
  i0sand002ab1n03x5 U54 ( .a(N22), .b(n64), .o(dec_address[22]) );
  i0sand002ab1n03x5 U55 ( .a(N21), .b(n64), .o(dec_address[21]) );
  i0sand002ab1n03x5 U56 ( .a(N20), .b(n64), .o(dec_address[20]) );
  i0sand002ab1n03x5 U57 ( .a(N1), .b(n70), .o(dec_address[1]) );
  i0sand002ab1n03x5 U58 ( .a(N19), .b(n70), .o(dec_address[19]) );
  i0sand002ab1n03x5 U59 ( .a(N18), .b(n70), .o(dec_address[18]) );
  i0sand002ab1n03x5 U60 ( .a(N17), .b(n70), .o(dec_address[17]) );
  i0sand002ab1n03x5 U61 ( .a(N16), .b(n70), .o(dec_address[16]) );
  i0sand002ab1n03x5 U62 ( .a(N15), .b(n70), .o(dec_address[15]) );
  i0sand002ab1n03x5 U63 ( .a(N14), .b(n70), .o(dec_address[14]) );
  i0sand002ab1n03x5 U64 ( .a(N13), .b(n70), .o(dec_address[13]) );
  i0sand002ab1n03x5 U65 ( .a(N12), .b(n70), .o(dec_address[12]) );
  i0sand002ab1n03x5 U66 ( .a(N11), .b(n70), .o(dec_address[11]) );
  i0sand002ab1n03x5 U67 ( .a(N10), .b(n70), .o(dec_address[10]) );
  i0sand002ab1n03x5 U68 ( .a(N0), .b(n70), .o(dec_address[0]) );
  i0snorp02ab1n03x5 U3 ( .a(n320), .b(n300), .o1(N0) );
  i0sbff000ab1n02x5 U4 ( .a(n90), .o(n210) );
  i0sbff000ab1n02x5 U69 ( .a(n90), .o(n510) );
  i0sbff000ab1n02x5 U70 ( .a(n80), .o(n64) );
  i0sbff000ab1n02x5 U71 ( .a(n80), .o(n70) );
  i0snorp02ab1n03x5 U72 ( .a(n300), .b(n250), .o1(N3) );
  i0snorp02ab1n03x5 U73 ( .a(n250), .b(n190), .o1(N27) );
  i0snorp02ab1n03x5 U74 ( .a(n320), .b(n190), .o1(N24) );
  i0snanp03ab1n03x5 U75 ( .a(n120), .b(n111), .c(n130), .o1(n300) );
  i0snanp03ab1n03x5 U76 ( .a(n150), .b(n140), .c(n160), .o1(n320) );
  i0snanp02ab1n03x5 U77 ( .a(n230), .b(n111), .o1(n190) );
  i0snanp02ab1n03x5 U78 ( .a(n170), .b(n140), .o1(n250) );
  i0snorp02ab1n03x5 U79 ( .a(n120), .b(n130), .o1(n230) );
  i0snorp02ab1n03x5 U80 ( .a(n150), .b(n160), .o1(n170) );
  i0sbff000ab1n02x5 U81 ( .a(n360), .o(n90) );
  i0sbff000ab1n02x5 U82 ( .a(n360), .o(n80) );
  i0snorp02ab1n03x5 U83 ( .a(n310), .b(n280), .o1(N63) );
  i0sbff000ab1n02x5 U84 ( .a(n100), .o(n110) );
  i0sbff000ab1n02x5 U85 ( .a(n360), .o(n100) );
  i0snorp02ab1n03x5 U86 ( .a(n340), .b(n330), .o1(N9) );
  i0snorp02ab1n03x5 U87 ( .a(n330), .b(n320), .o1(N8) );
  i0snorp02ab1n03x5 U88 ( .a(n310), .b(n300), .o1(N7) );
  i0snorp02ab1n03x5 U89 ( .a(n300), .b(n290), .o1(N6) );
  i0snorp02ab1n03x5 U90 ( .a(n290), .b(n280), .o1(N62) );
  i0snorp02ab1n03x5 U91 ( .a(n280), .b(n270), .o1(N61) );
  i0snorp02ab1n03x5 U92 ( .a(n280), .b(n260), .o1(N60) );
  i0snorp02ab1n03x5 U93 ( .a(n300), .b(n270), .o1(N5) );
  i0snorp02ab1n03x5 U94 ( .a(n280), .b(n250), .o1(N59) );
  i0snorp02ab1n03x5 U95 ( .a(n280), .b(n240), .o1(N58) );
  i0snorp02ab1n03x5 U96 ( .a(n340), .b(n280), .o1(N57) );
  i0snorp02ab1n03x5 U97 ( .a(n320), .b(n280), .o1(N56) );
  i0snorp02ab1n03x5 U98 ( .a(n310), .b(n220), .o1(N55) );
  i0snorp02ab1n03x5 U99 ( .a(n290), .b(n220), .o1(N54) );
  i0snorp02ab1n03x5 U100 ( .a(n270), .b(n220), .o1(N53) );
  i0snorp02ab1n03x5 U101 ( .a(n260), .b(n220), .o1(N52) );
  i0snorp02ab1n03x5 U102 ( .a(n250), .b(n220), .o1(N51) );
  i0snorp02ab1n03x5 U103 ( .a(n240), .b(n220), .o1(N50) );
  i0snorp02ab1n03x5 U104 ( .a(n300), .b(n260), .o1(N4) );
  i0snorp02ab1n03x5 U105 ( .a(n340), .b(n220), .o1(N49) );
  i0snorp02ab1n03x5 U106 ( .a(n320), .b(n220), .o1(N48) );
  i0snorp02ab1n03x5 U107 ( .a(n310), .b(n211), .o1(N47) );
  i0snorp02ab1n03x5 U108 ( .a(n290), .b(n211), .o1(N46) );
  i0snorp02ab1n03x5 U109 ( .a(n270), .b(n211), .o1(N45) );
  i0snorp02ab1n03x5 U110 ( .a(n260), .b(n211), .o1(N44) );
  i0snorp02ab1n03x5 U111 ( .a(n250), .b(n211), .o1(N43) );
  i0snorp02ab1n03x5 U112 ( .a(n240), .b(n211), .o1(N42) );
  i0snorp02ab1n03x5 U113 ( .a(n340), .b(n211), .o1(N41) );
  i0snorp02ab1n03x5 U114 ( .a(n320), .b(n211), .o1(N40) );
  i0snorp02ab1n03x5 U115 ( .a(n310), .b(n200), .o1(N39) );
  i0snorp02ab1n03x5 U116 ( .a(n290), .b(n200), .o1(N38) );
  i0snorp02ab1n03x5 U117 ( .a(n270), .b(n200), .o1(N37) );
  i0snorp02ab1n03x5 U118 ( .a(n260), .b(n200), .o1(N36) );
  i0snorp02ab1n03x5 U119 ( .a(n250), .b(n200), .o1(N35) );
  i0snorp02ab1n03x5 U120 ( .a(n240), .b(n200), .o1(N34) );
  i0snorp02ab1n03x5 U121 ( .a(n340), .b(n200), .o1(N33) );
  i0snorp02ab1n03x5 U122 ( .a(n320), .b(n200), .o1(N32) );
  i0snorp02ab1n03x5 U123 ( .a(n310), .b(n190), .o1(N31) );
  i0snorp02ab1n03x5 U124 ( .a(n290), .b(n190), .o1(N30) );
  i0snorp02ab1n03x5 U125 ( .a(n300), .b(n240), .o1(N2) );
  i0snorp02ab1n03x5 U126 ( .a(n270), .b(n190), .o1(N29) );
  i0snorp02ab1n03x5 U127 ( .a(n260), .b(n190), .o1(N28) );
  i0snorp02ab1n03x5 U128 ( .a(n240), .b(n190), .o1(N26) );
  i0snorp02ab1n03x5 U129 ( .a(n340), .b(n190), .o1(N25) );
  i0snorp02ab1n03x5 U130 ( .a(n310), .b(n180), .o1(N23) );
  i0snorp02ab1n03x5 U131 ( .a(n290), .b(n180), .o1(N22) );
  i0snorp02ab1n03x5 U132 ( .a(n270), .b(n180), .o1(N21) );
  i0snorp02ab1n03x5 U133 ( .a(n260), .b(n180), .o1(N20) );
  i0snorp02ab1n03x5 U134 ( .a(n340), .b(n300), .o1(N1) );
  i0snorp02ab1n03x5 U135 ( .a(n250), .b(n180), .o1(N19) );
  i0snorp02ab1n03x5 U136 ( .a(n240), .b(n180), .o1(N18) );
  i0snorp02ab1n03x5 U137 ( .a(n340), .b(n180), .o1(N17) );
  i0snorp02ab1n03x5 U138 ( .a(n320), .b(n180), .o1(N16) );
  i0snorp02ab1n03x5 U139 ( .a(n330), .b(n310), .o1(N15) );
  i0snorp02ab1n03x5 U140 ( .a(n330), .b(n290), .o1(N14) );
  i0snorp02ab1n03x5 U141 ( .a(n330), .b(n270), .o1(N13) );
  i0snorp02ab1n03x5 U142 ( .a(n330), .b(n260), .o1(N12) );
  i0snorp02ab1n03x5 U143 ( .a(n330), .b(n250), .o1(N11) );
  i0snorp02ab1n03x5 U144 ( .a(n330), .b(n240), .o1(N10) );
  i0snona32ab1n02x5 U145 ( .b(address[2]), .c(address[1]), .d(address[0]), .a(
        n350), .out0(n360) );
  i0snorp03ab1n03x5 U146 ( .a(address[3]), .b(address[5]), .c(address[4]), 
        .o1(n350) );
  i0snanp03ab1n03x5 U147 ( .a(address[4]), .b(n130), .c(address[5]), .o1(n220)
         );
  i0snanp03ab1n03x5 U148 ( .a(address[3]), .b(n120), .c(address[5]), .o1(n211)
         );
  i0snanp03ab1n03x5 U149 ( .a(n130), .b(n120), .c(address[5]), .o1(n200) );
  i0snanp03ab1n03x5 U150 ( .a(n130), .b(n111), .c(address[4]), .o1(n180) );
  i0snanp03ab1n03x5 U151 ( .a(address[0]), .b(n150), .c(address[2]), .o1(n270)
         );
  i0snanp03ab1n03x5 U152 ( .a(n160), .b(n150), .c(address[2]), .o1(n260) );
  i0snanp03ab1n03x5 U153 ( .a(address[1]), .b(n160), .c(address[2]), .o1(n290)
         );
  i0snanp03ab1n03x5 U154 ( .a(n160), .b(n140), .c(address[1]), .o1(n240) );
  i0snanp03ab1n03x5 U155 ( .a(n120), .b(n111), .c(address[3]), .o1(n330) );
  i0snanp03ab1n03x5 U156 ( .a(n150), .b(n140), .c(address[0]), .o1(n340) );
  i0snanp02ab1n03x5 U157 ( .a(address[5]), .b(n230), .o1(n280) );
  i0snanp02ab1n03x5 U158 ( .a(address[2]), .b(n170), .o1(n310) );
  i0sinv000tb1n03x5 U159 ( .a(address[3]), .o1(n130) );
  i0sinv000tb1n03x5 U160 ( .a(address[4]), .o1(n120) );
  i0sinv000tb1n03x5 U161 ( .a(address[0]), .o1(n160) );
  i0sinv000tb1n03x5 U162 ( .a(address[1]), .o1(n150) );
  i0sinv000tb1n03x5 U163 ( .a(address[5]), .o1(n111) );
  i0sinv000tb1n03x5 U164 ( .a(address[2]), .o1(n140) );
endmodule


module firebird7_in_upm_cbb_reg_BANK_SIZE6_1 ( so_out, fdfx_powergood, update, 
        shift, capture, tck, si, sel, shift_out, update_out, tck_out, 
        capture_out, si_out, sel_out, so, power_enable, upm_address );
  output [63:0] upm_address;
  input so_out, fdfx_powergood, update, shift, capture, tck, si, sel;
  output shift_out, update_out, tck_out, capture_out, si_out, sel_out, so,
         power_enable;
  wire   tck, shift, update, capture, si, sel, ClkTapTH, ComShiftRegT731H_1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_,
         IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_, ComShiftRegTdiT731H_5_,
         ComShiftRegTdiT731H_4_, ComShiftRegTdiT731H_3_,
         ComShiftRegTdiT731H_2_, ComShiftRegTdiT731H_1_, n1, n3, n4, n5, n6,
         n7, n8, n9, n10, n11, n12, n13, n14, n16, n17, n19, n35, n36, n37,
         n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51,
         n52;
  assign tck_out = tck;
  assign shift_out = shift;
  assign update_out = update;
  assign capture_out = capture;
  assign si_out = si;
  assign sel_out = sel;

  firebird7_in_upm_dftb_clk_buf_WIDTH1_1 i_upm_dftb_clk_buf_ClkTapTH ( 
        .clkout(ClkTapTH), .clk(tck) );
  firebird7_in_upm_address_decoder_WIDTH6_1 upm_address_decoder ( .address({
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_, 
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_}), .dec_address(upm_address) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_0 ( .d(n35), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(so) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_6 ( .d(n41), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_5_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_5 ( .d(n40), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_4_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_4 ( .d(n39), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_3_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_3 ( .d(n38), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_2_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_2 ( .d(n37), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegTdiT731H_1_) );
  i0sfvn003ab1d03x5 ComShiftRegT731H_reg_1 ( .d(n36), .clk(ClkTapTH), .rb(
        fdfx_powergood), .o(ComShiftRegT731H_1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_0 ( .d(n47), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_1 ( .d(n46), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_3 ( .d(n44), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_4 ( .d(n43), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_5 ( .d(n42), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_UPM_ADDR_2 ( .d(n45), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_) );
  i0sfvn003ab1d03x5 IJTAG_CBB_REG_RegTnnnH_reg_POWER_ENABLE ( .d(n48), .clk(
        ClkTapTH), .rb(fdfx_powergood), .o(power_enable) );
  i0sinv000tb1n03x5 U2 ( .a(shift), .o1(n1) );
  i0sinv000tb1n03x5 U3 ( .a(n52), .o1(n16) );
  i0snanp02ab1n03x5 U4 ( .a(update), .b(sel), .o1(n52) );
  i0soai022ab1n03x5 U5 ( .a(n16), .b(n13), .c(n52), .d(n12), .o1(n47) );
  i0soai022ab1n03x5 U6 ( .a(n16), .b(n11), .c(n52), .d(n10), .o1(n46) );
  i0soai022ab1n03x5 U7 ( .a(n16), .b(n9), .c(n52), .d(n8), .o1(n45) );
  i0soai022ab1n03x5 U8 ( .a(n16), .b(n7), .c(n52), .d(n6), .o1(n44) );
  i0soai022ab1n03x5 U9 ( .a(n16), .b(n5), .c(n52), .d(n4), .o1(n43) );
  i0sinv000tb1n03x5 U10 ( .a(n50), .o1(n17) );
  i0soai222ab1n03x5 U11 ( .a(n12), .b(n19), .c(n13), .d(n50), .e(n10), .f(n1), 
        .o1(n36) );
  i0soai222ab1n03x5 U12 ( .a(n10), .b(n19), .c(n11), .d(n50), .e(n8), .f(n1), 
        .o1(n37) );
  i0soai222ab1n03x5 U13 ( .a(n8), .b(n19), .c(n9), .d(n50), .e(n6), .f(n1), 
        .o1(n38) );
  i0soai222ab1n03x5 U14 ( .a(n6), .b(n19), .c(n7), .d(n50), .e(n4), .f(n1), 
        .o1(n39) );
  i0soai222ab1n03x5 U15 ( .a(n4), .b(n19), .c(n5), .d(n50), .e(n3), .f(n1), 
        .o1(n40) );
  i0sinv000tb1n03x5 U16 ( .a(n51), .o1(n19) );
  i0sobai22ab1n02x5 U17 ( .a(power_enable), .b(n16), .c(n52), .d(n14), .out0(
        n48) );
  i0sobai22ab1n02x5 U18 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .b(n16), 
        .c(n52), .d(n3), .out0(n42) );
  i0snanp02ab1n03x5 U19 ( .a(capture), .b(sel), .o1(n50) );
  i0soai012ab1n03x5 U20 ( .b(n14), .c(n19), .a(n49), .o1(n35) );
  i0saoi023ab1n03x5 U21 ( .c(ComShiftRegT731H_1_), .d(sel), .e(shift), .a(n17), 
        .b(power_enable), .o1(n49) );
  i0sao0222ab1n03x5 U22 ( .a(n51), .b(ComShiftRegTdiT731H_5_), .c(n17), .d(
        IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__5_), .e(so_out), .f(shift), .o(n41)
         );
  i0snorp02ab1n03x5 U23 ( .a(capture), .b(shift), .o1(n51) );
  i0sinv000tb1n03x5 U24 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__2_), .o1(n9) );
  i0sinv000tb1n03x5 U25 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__4_), .o1(n5) );
  i0sinv000tb1n03x5 U26 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__3_), .o1(n7) );
  i0sinv000tb1n03x5 U27 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__1_), .o1(n11) );
  i0sinv000tb1n03x5 U28 ( .a(IJTAG_CBB_REG_RegTnnnH_UPM_ADDR__0_), .o1(n13) );
  i0sinv000tb1n03x5 U29 ( .a(ComShiftRegTdiT731H_1_), .o1(n10) );
  i0sinv000tb1n03x5 U30 ( .a(ComShiftRegTdiT731H_2_), .o1(n8) );
  i0sinv000tb1n03x5 U31 ( .a(ComShiftRegTdiT731H_3_), .o1(n6) );
  i0sinv000tb1n03x5 U32 ( .a(ComShiftRegTdiT731H_4_), .o1(n4) );
  i0sinv000tb1n03x5 U33 ( .a(ComShiftRegTdiT731H_5_), .o1(n3) );
  i0sinv000tb1n03x5 U34 ( .a(ComShiftRegT731H_1_), .o1(n12) );
  i0sinv000tb1n03x5 U35 ( .a(so), .o1(n14) );
endmodule


module firebird7_in_ctech_lib_nor_1 ( a, b, o1 );
  input a, b;
  output o1;


  i0snorp02ab1n03x5 U1 ( .a(b), .b(a), .o1(o1) );
endmodule


module firebird7_in_upm_2nor1_gate_1 ( a, b, o1 );
  input a, b;
  output o1;


  firebird7_in_ctech_lib_nor_1 u_nor ( .a(a), .b(b), .o1(o1) );
endmodule


module firebird7_in_ctech_lib_and_64 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_64 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_64 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_63 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_63 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_63 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_62 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_62 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_62 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_61 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_61 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_61 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_60 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_60 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_60 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_59 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_59 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_59 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_58 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_58 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_58 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_57 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_57 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_57 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_56 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_56 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_56 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_55 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_55 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_55 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_54 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_54 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_54 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_53 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_53 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_53 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_52 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_52 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_52 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_51 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_51 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_51 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_50 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_50 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_50 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_49 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_49 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_49 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_48 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_48 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_48 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_47 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_47 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_47 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_46 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_46 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_46 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_45 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_45 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_45 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_44 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_44 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_44 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_43 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_43 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_43 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_42 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_42 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_42 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_41 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_41 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_41 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_40 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_40 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_40 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_39 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_39 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_39 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_38 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_38 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_38 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_37 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_37 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_37 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_36 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_36 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_36 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_35 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_35 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_35 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_34 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_34 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_34 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_33 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_33 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_33 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_32 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_32 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_32 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_31 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_31 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_31 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_30 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_30 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_30 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_29 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_29 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_29 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_28 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_28 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_28 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_27 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_27 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_27 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_26 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_26 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_26 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_25 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_25 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_25 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_24 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_24 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_24 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_23 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_23 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_23 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_22 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_22 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_22 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_21 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_21 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_21 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_20 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_20 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_20 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_19 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_19 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_19 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_18 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_18 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_18 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_17 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_17 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_17 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_16 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_16 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_16 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_15 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_15 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_15 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_14 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_14 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_14 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_13 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_13 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_13 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_12 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_12 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_12 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_11 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_11 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_11 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_10 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_10 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_10 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_9 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_9 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_9 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_8 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_8 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_8 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_7 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_7 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_7 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_6 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_6 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_6 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_5 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_5 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_5 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_4 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_4 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_4 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_3 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_3 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_3 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_2 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_2 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_2 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_and_1 ( a, b, o );
  input a, b;
  output o;


  i0sand002ab1n03x5 U1 ( .a(b), .b(a), .o(o) );
endmodule


module firebird7_in_upm_2and1_gate_1 ( a, b, o );
  input a, b;
  output o;


  firebird7_in_ctech_lib_and_1 DONT_TOUCH_AND ( .a(a), .b(b), .o(o) );
endmodule


module firebird7_in_ctech_lib_clk_mux_2to1_1 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;
  wire   n3;

  i0saboi22ab1n09x5 U1 ( .c(s), .d(clk1), .a(s), .b(clk2), .out0(n3) );
  i0sinv000tb1n03x5 U2 ( .a(n3), .o1(clkout) );
endmodule


module firebird7_in_upm_dftb_clk_mux_2to1_1 ( clk1, clk2, s, clkout );
  input clk1, clk2, s;
  output clkout;


  firebird7_in_ctech_lib_clk_mux_2to1_1 i_ctech_lib_clk_mux_2to1 ( .clk1(clk1), 
        .clk2(clk2), .s(s), .clkout(clkout) );
endmodule


module firebird7_in_ctech_lib_clk_buf_5 ( clk, clkout );
  input clk;
  output clkout;
  wire   clk;
  assign clkout = clk;

endmodule


module firebird7_in_upm_dftb_clk_buf_WIDTH1_5 ( clkout, clk );
  output [0:0] clkout;
  input [0:0] clk;


  firebird7_in_ctech_lib_clk_buf_5 loop_0_clk_buf ( .clk(clk[0]), .clkout(
        clkout[0]) );
endmodule


module firebird7_in_upm_cbb_control_BANK_SIZE6_1 ( fdfx_powergood, update, 
        shift, capture, tck, si, sel, cbb_clk, clk_debug, power_enable_prev, 
        iso_n, power_enable_error_prev, clk_in, so_out, power_enable_hip, so, 
        power_enable_next, upm_address, power_enable, power_enable_error_next, 
        clk_out, shift_out, update_out, tck_out, capture_out, si_out, sel_out
 );
  input [1:0] clk_in;
  output [63:0] upm_address;
  output [1:0] clk_out;
  input fdfx_powergood, update, shift, capture, tck, si, sel, cbb_clk,
         clk_debug, power_enable_prev, iso_n, power_enable_error_prev, so_out,
         power_enable_hip;
  output so, power_enable_next, power_enable, power_enable_error_next,
         shift_out, update_out, tck_out, capture_out, si_out, sel_out;
  wire   upm_address_pre_mask_63_, upm_address_pre_mask_62_,
         upm_address_pre_mask_61_, upm_address_pre_mask_60_,
         upm_address_pre_mask_59_, upm_address_pre_mask_58_,
         upm_address_pre_mask_57_, upm_address_pre_mask_56_,
         upm_address_pre_mask_55_, upm_address_pre_mask_54_,
         upm_address_pre_mask_53_, upm_address_pre_mask_52_,
         upm_address_pre_mask_51_, upm_address_pre_mask_50_,
         upm_address_pre_mask_49_, upm_address_pre_mask_48_,
         upm_address_pre_mask_47_, upm_address_pre_mask_46_,
         upm_address_pre_mask_45_, upm_address_pre_mask_44_,
         upm_address_pre_mask_43_, upm_address_pre_mask_42_,
         upm_address_pre_mask_41_, upm_address_pre_mask_40_,
         upm_address_pre_mask_39_, upm_address_pre_mask_38_,
         upm_address_pre_mask_37_, upm_address_pre_mask_36_,
         upm_address_pre_mask_35_, upm_address_pre_mask_34_,
         upm_address_pre_mask_33_, upm_address_pre_mask_32_,
         upm_address_pre_mask_31_, upm_address_pre_mask_30_,
         upm_address_pre_mask_29_, upm_address_pre_mask_28_,
         upm_address_pre_mask_27_, upm_address_pre_mask_26_,
         upm_address_pre_mask_25_, upm_address_pre_mask_24_,
         upm_address_pre_mask_23_, upm_address_pre_mask_22_,
         upm_address_pre_mask_21_, upm_address_pre_mask_20_,
         upm_address_pre_mask_19_, upm_address_pre_mask_18_,
         upm_address_pre_mask_17_, upm_address_pre_mask_16_,
         upm_address_pre_mask_15_, upm_address_pre_mask_14_,
         upm_address_pre_mask_13_, upm_address_pre_mask_12_,
         upm_address_pre_mask_11_, upm_address_pre_mask_10_,
         upm_address_pre_mask_9_, upm_address_pre_mask_8_,
         upm_address_pre_mask_7_, upm_address_pre_mask_6_,
         upm_address_pre_mask_5_, upm_address_pre_mask_4_,
         upm_address_pre_mask_3_, upm_address_pre_mask_2_,
         upm_address_pre_mask_1_, upm_address_pre_mask_0_, update_ff,
         en_mask_vec_63_, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;

  i0sorn002ab1n03x5 U3 ( .a(power_enable_prev), .b(power_enable), .o(
        power_enable_next) );
  i0sao0012ab1n03x7 U4 ( .b(power_enable_prev), .c(power_enable), .a(
        power_enable_error_prev), .o(power_enable_error_next) );
  firebird7_in_upm_cbb_reg_BANK_SIZE6_1 upm_cbb_reg ( .so_out(so_out), 
        .fdfx_powergood(fdfx_powergood), .update(update), .shift(shift), 
        .capture(capture), .tck(tck), .si(si), .sel(sel), .shift_out(shift_out), .update_out(update_out), .tck_out(tck_out), .capture_out(capture_out), 
        .si_out(si_out), .sel_out(sel_out), .so(so), .power_enable(
        power_enable), .upm_address({upm_address_pre_mask_63_, 
        upm_address_pre_mask_62_, upm_address_pre_mask_61_, 
        upm_address_pre_mask_60_, upm_address_pre_mask_59_, 
        upm_address_pre_mask_58_, upm_address_pre_mask_57_, 
        upm_address_pre_mask_56_, upm_address_pre_mask_55_, 
        upm_address_pre_mask_54_, upm_address_pre_mask_53_, 
        upm_address_pre_mask_52_, upm_address_pre_mask_51_, 
        upm_address_pre_mask_50_, upm_address_pre_mask_49_, 
        upm_address_pre_mask_48_, upm_address_pre_mask_47_, 
        upm_address_pre_mask_46_, upm_address_pre_mask_45_, 
        upm_address_pre_mask_44_, upm_address_pre_mask_43_, 
        upm_address_pre_mask_42_, upm_address_pre_mask_41_, 
        upm_address_pre_mask_40_, upm_address_pre_mask_39_, 
        upm_address_pre_mask_38_, upm_address_pre_mask_37_, 
        upm_address_pre_mask_36_, upm_address_pre_mask_35_, 
        upm_address_pre_mask_34_, upm_address_pre_mask_33_, 
        upm_address_pre_mask_32_, upm_address_pre_mask_31_, 
        upm_address_pre_mask_30_, upm_address_pre_mask_29_, 
        upm_address_pre_mask_28_, upm_address_pre_mask_27_, 
        upm_address_pre_mask_26_, upm_address_pre_mask_25_, 
        upm_address_pre_mask_24_, upm_address_pre_mask_23_, 
        upm_address_pre_mask_22_, upm_address_pre_mask_21_, 
        upm_address_pre_mask_20_, upm_address_pre_mask_19_, 
        upm_address_pre_mask_18_, upm_address_pre_mask_17_, 
        upm_address_pre_mask_16_, upm_address_pre_mask_15_, 
        upm_address_pre_mask_14_, upm_address_pre_mask_13_, 
        upm_address_pre_mask_12_, upm_address_pre_mask_11_, 
        upm_address_pre_mask_10_, upm_address_pre_mask_9_, 
        upm_address_pre_mask_8_, upm_address_pre_mask_7_, 
        upm_address_pre_mask_6_, upm_address_pre_mask_5_, 
        upm_address_pre_mask_4_, upm_address_pre_mask_3_, 
        upm_address_pre_mask_2_, upm_address_pre_mask_1_, 
        upm_address_pre_mask_0_}) );
  firebird7_in_upm_2nor1_gate_1 update_nor ( .a(update), .b(update_ff), .o1(
        en_mask_vec_63_) );
  firebird7_in_upm_2and1_gate_64 UPM_DONT_TOUCH_AND_CELL_0_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_0_), .b(n6), .o(upm_address[0]) );
  firebird7_in_upm_2and1_gate_63 UPM_DONT_TOUCH_AND_CELL_1_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_1_), .b(n6), .o(upm_address[1]) );
  firebird7_in_upm_2and1_gate_62 UPM_DONT_TOUCH_AND_CELL_2_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_2_), .b(n6), .o(upm_address[2]) );
  firebird7_in_upm_2and1_gate_61 UPM_DONT_TOUCH_AND_CELL_3_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_3_), .b(n6), .o(upm_address[3]) );
  firebird7_in_upm_2and1_gate_60 UPM_DONT_TOUCH_AND_CELL_4_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_4_), .b(n5), .o(upm_address[4]) );
  firebird7_in_upm_2and1_gate_59 UPM_DONT_TOUCH_AND_CELL_5_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_5_), .b(n5), .o(upm_address[5]) );
  firebird7_in_upm_2and1_gate_58 UPM_DONT_TOUCH_AND_CELL_6_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_6_), .b(n5), .o(upm_address[6]) );
  firebird7_in_upm_2and1_gate_57 UPM_DONT_TOUCH_AND_CELL_7_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_7_), .b(n5), .o(upm_address[7]) );
  firebird7_in_upm_2and1_gate_56 UPM_DONT_TOUCH_AND_CELL_8_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_8_), .b(n5), .o(upm_address[8]) );
  firebird7_in_upm_2and1_gate_55 UPM_DONT_TOUCH_AND_CELL_9_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_9_), .b(n5), .o(upm_address[9]) );
  firebird7_in_upm_2and1_gate_54 UPM_DONT_TOUCH_AND_CELL_10_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_10_), .b(n5), .o(upm_address[10]) );
  firebird7_in_upm_2and1_gate_53 UPM_DONT_TOUCH_AND_CELL_11_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_11_), .b(n5), .o(upm_address[11]) );
  firebird7_in_upm_2and1_gate_52 UPM_DONT_TOUCH_AND_CELL_12_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_12_), .b(n5), .o(upm_address[12]) );
  firebird7_in_upm_2and1_gate_51 UPM_DONT_TOUCH_AND_CELL_13_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_13_), .b(n5), .o(upm_address[13]) );
  firebird7_in_upm_2and1_gate_50 UPM_DONT_TOUCH_AND_CELL_14_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_14_), .b(n5), .o(upm_address[14]) );
  firebird7_in_upm_2and1_gate_49 UPM_DONT_TOUCH_AND_CELL_15_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_15_), .b(n5), .o(upm_address[15]) );
  firebird7_in_upm_2and1_gate_48 UPM_DONT_TOUCH_AND_CELL_16_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_16_), .b(n4), .o(upm_address[16]) );
  firebird7_in_upm_2and1_gate_47 UPM_DONT_TOUCH_AND_CELL_17_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_17_), .b(n4), .o(upm_address[17]) );
  firebird7_in_upm_2and1_gate_46 UPM_DONT_TOUCH_AND_CELL_18_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_18_), .b(n4), .o(upm_address[18]) );
  firebird7_in_upm_2and1_gate_45 UPM_DONT_TOUCH_AND_CELL_19_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_19_), .b(n4), .o(upm_address[19]) );
  firebird7_in_upm_2and1_gate_44 UPM_DONT_TOUCH_AND_CELL_20_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_20_), .b(n4), .o(upm_address[20]) );
  firebird7_in_upm_2and1_gate_43 UPM_DONT_TOUCH_AND_CELL_21_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_21_), .b(n4), .o(upm_address[21]) );
  firebird7_in_upm_2and1_gate_42 UPM_DONT_TOUCH_AND_CELL_22_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_22_), .b(n4), .o(upm_address[22]) );
  firebird7_in_upm_2and1_gate_41 UPM_DONT_TOUCH_AND_CELL_23_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_23_), .b(n4), .o(upm_address[23]) );
  firebird7_in_upm_2and1_gate_40 UPM_DONT_TOUCH_AND_CELL_24_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_24_), .b(n4), .o(upm_address[24]) );
  firebird7_in_upm_2and1_gate_39 UPM_DONT_TOUCH_AND_CELL_25_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_25_), .b(n4), .o(upm_address[25]) );
  firebird7_in_upm_2and1_gate_38 UPM_DONT_TOUCH_AND_CELL_26_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_26_), .b(n4), .o(upm_address[26]) );
  firebird7_in_upm_2and1_gate_37 UPM_DONT_TOUCH_AND_CELL_27_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_27_), .b(n4), .o(upm_address[27]) );
  firebird7_in_upm_2and1_gate_36 UPM_DONT_TOUCH_AND_CELL_28_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_28_), .b(n3), .o(upm_address[28]) );
  firebird7_in_upm_2and1_gate_35 UPM_DONT_TOUCH_AND_CELL_29_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_29_), .b(n3), .o(upm_address[29]) );
  firebird7_in_upm_2and1_gate_34 UPM_DONT_TOUCH_AND_CELL_30_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_30_), .b(n3), .o(upm_address[30]) );
  firebird7_in_upm_2and1_gate_33 UPM_DONT_TOUCH_AND_CELL_31_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_31_), .b(n3), .o(upm_address[31]) );
  firebird7_in_upm_2and1_gate_32 UPM_DONT_TOUCH_AND_CELL_32_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_32_), .b(n3), .o(upm_address[32]) );
  firebird7_in_upm_2and1_gate_31 UPM_DONT_TOUCH_AND_CELL_33_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_33_), .b(n3), .o(upm_address[33]) );
  firebird7_in_upm_2and1_gate_30 UPM_DONT_TOUCH_AND_CELL_34_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_34_), .b(n3), .o(upm_address[34]) );
  firebird7_in_upm_2and1_gate_29 UPM_DONT_TOUCH_AND_CELL_35_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_35_), .b(n3), .o(upm_address[35]) );
  firebird7_in_upm_2and1_gate_28 UPM_DONT_TOUCH_AND_CELL_36_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_36_), .b(n3), .o(upm_address[36]) );
  firebird7_in_upm_2and1_gate_27 UPM_DONT_TOUCH_AND_CELL_37_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_37_), .b(n3), .o(upm_address[37]) );
  firebird7_in_upm_2and1_gate_26 UPM_DONT_TOUCH_AND_CELL_38_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_38_), .b(n3), .o(upm_address[38]) );
  firebird7_in_upm_2and1_gate_25 UPM_DONT_TOUCH_AND_CELL_39_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_39_), .b(n3), .o(upm_address[39]) );
  firebird7_in_upm_2and1_gate_24 UPM_DONT_TOUCH_AND_CELL_40_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_40_), .b(n2), .o(upm_address[40]) );
  firebird7_in_upm_2and1_gate_23 UPM_DONT_TOUCH_AND_CELL_41_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_41_), .b(n2), .o(upm_address[41]) );
  firebird7_in_upm_2and1_gate_22 UPM_DONT_TOUCH_AND_CELL_42_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_42_), .b(n2), .o(upm_address[42]) );
  firebird7_in_upm_2and1_gate_21 UPM_DONT_TOUCH_AND_CELL_43_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_43_), .b(n2), .o(upm_address[43]) );
  firebird7_in_upm_2and1_gate_20 UPM_DONT_TOUCH_AND_CELL_44_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_44_), .b(n2), .o(upm_address[44]) );
  firebird7_in_upm_2and1_gate_19 UPM_DONT_TOUCH_AND_CELL_45_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_45_), .b(n2), .o(upm_address[45]) );
  firebird7_in_upm_2and1_gate_18 UPM_DONT_TOUCH_AND_CELL_46_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_46_), .b(n2), .o(upm_address[46]) );
  firebird7_in_upm_2and1_gate_17 UPM_DONT_TOUCH_AND_CELL_47_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_47_), .b(n2), .o(upm_address[47]) );
  firebird7_in_upm_2and1_gate_16 UPM_DONT_TOUCH_AND_CELL_48_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_48_), .b(n2), .o(upm_address[48]) );
  firebird7_in_upm_2and1_gate_15 UPM_DONT_TOUCH_AND_CELL_49_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_49_), .b(n2), .o(upm_address[49]) );
  firebird7_in_upm_2and1_gate_14 UPM_DONT_TOUCH_AND_CELL_50_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_50_), .b(n2), .o(upm_address[50]) );
  firebird7_in_upm_2and1_gate_13 UPM_DONT_TOUCH_AND_CELL_51_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_51_), .b(n2), .o(upm_address[51]) );
  firebird7_in_upm_2and1_gate_12 UPM_DONT_TOUCH_AND_CELL_52_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_52_), .b(n1), .o(upm_address[52]) );
  firebird7_in_upm_2and1_gate_11 UPM_DONT_TOUCH_AND_CELL_53_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_53_), .b(n1), .o(upm_address[53]) );
  firebird7_in_upm_2and1_gate_10 UPM_DONT_TOUCH_AND_CELL_54_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_54_), .b(n1), .o(upm_address[54]) );
  firebird7_in_upm_2and1_gate_9 UPM_DONT_TOUCH_AND_CELL_55_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_55_), .b(n1), .o(upm_address[55]) );
  firebird7_in_upm_2and1_gate_8 UPM_DONT_TOUCH_AND_CELL_56_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_56_), .b(n1), .o(upm_address[56]) );
  firebird7_in_upm_2and1_gate_7 UPM_DONT_TOUCH_AND_CELL_57_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_57_), .b(n1), .o(upm_address[57]) );
  firebird7_in_upm_2and1_gate_6 UPM_DONT_TOUCH_AND_CELL_58_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_58_), .b(n1), .o(upm_address[58]) );
  firebird7_in_upm_2and1_gate_5 UPM_DONT_TOUCH_AND_CELL_59_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_59_), .b(n1), .o(upm_address[59]) );
  firebird7_in_upm_2and1_gate_4 UPM_DONT_TOUCH_AND_CELL_60_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_60_), .b(n1), .o(upm_address[60]) );
  firebird7_in_upm_2and1_gate_3 UPM_DONT_TOUCH_AND_CELL_61_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_61_), .b(n1), .o(upm_address[61]) );
  firebird7_in_upm_2and1_gate_2 UPM_DONT_TOUCH_AND_CELL_62_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_62_), .b(n1), .o(upm_address[62]) );
  firebird7_in_upm_2and1_gate_1 UPM_DONT_TOUCH_AND_CELL_63_DONT_TOUCH_AND ( 
        .a(upm_address_pre_mask_63_), .b(n1), .o(upm_address[63]) );
  firebird7_in_upm_dftb_clk_mux_2to1_1 upm_dftb_clk_mux_2to1_clk_out_0 ( 
        .clk1(cbb_clk), .clk2(clk_in[0]), .s(power_enable_hip), .clkout(
        clk_out[0]) );
  firebird7_in_upm_dftb_clk_buf_WIDTH1_5 i_upm_dftb_clk_buf_clk_out_1 ( 
        .clkout(clk_out[1]), .clk(clk_in[1]) );
  i0sfvn003ab1d03x5 update_ff_reg ( .d(update), .clk(tck), .rb(fdfx_powergood), 
        .o(update_ff) );
  i0sbff000ab1n02x5 U5 ( .a(n9), .o(n1) );
  i0sbff000ab1n02x5 U6 ( .a(n9), .o(n2) );
  i0sbff000ab1n02x5 U7 ( .a(n8), .o(n3) );
  i0sbff000ab1n02x5 U8 ( .a(n8), .o(n4) );
  i0sbff000ab1n02x5 U9 ( .a(n7), .o(n5) );
  i0sbff000ab1n02x5 U10 ( .a(n7), .o(n6) );
  i0sbff000ab1n02x5 U11 ( .a(n10), .o(n9) );
  i0sbff000ab1n02x5 U12 ( .a(n10), .o(n8) );
  i0sbff000ab1n02x5 U13 ( .a(n10), .o(n7) );
  i0sbff000ab1n02x5 U14 ( .a(en_mask_vec_63_), .o(n10) );
endmodule


module firebird7_in_upm_cbb_wrapper_cbb_n_CBB_HIP_TYPEUPM_D_D_0 ( shift, 
        update, tck, capture, si, sel, fdfx_powergood, iso_n, clk_debug, 
        power_enable_error_next, power_enable_next, clk_out, so, so_out, 
        si_out, clk_in, power_enable_prev, power_enable_error_prev );
  output [1:0] clk_out;
  input [1:0] clk_in;
  input shift, update, tck, capture, si, sel, fdfx_powergood, iso_n, clk_debug,
         so_out, power_enable_prev, power_enable_error_prev;
  output power_enable_error_next, power_enable_next, so, si_out;
  wire   cbb_clk, power_enable, upm_address_63_, upm_address_62_,
         upm_address_61_, upm_address_60_, upm_address_59_, upm_address_58_,
         upm_address_57_, upm_address_56_, upm_address_55_, upm_address_54_,
         upm_address_53_, upm_address_52_, upm_address_51_, upm_address_50_,
         upm_address_49_, upm_address_48_, upm_address_47_, upm_address_46_,
         upm_address_45_, upm_address_44_, upm_address_43_, upm_address_42_,
         upm_address_41_, upm_address_40_, upm_address_39_, upm_address_38_,
         upm_address_37_, upm_address_36_, upm_address_35_, upm_address_34_,
         upm_address_33_, upm_address_32_, upm_address_31_, upm_address_30_,
         upm_address_29_, upm_address_28_, upm_address_27_, upm_address_26_,
         upm_address_25_, upm_address_24_, upm_address_23_, upm_address_22_,
         upm_address_21_, upm_address_20_, upm_address_19_, upm_address_18_,
         upm_address_17_, upm_address_16_, upm_address_15_, upm_address_14_,
         upm_address_13_, upm_address_12_, upm_address_11_, upm_address_10_,
         upm_address_9_, upm_address_8_, upm_address_7_, upm_address_6_,
         upm_address_5_, upm_address_4_, upm_address_3_, upm_address_2_,
         upm_address_1_, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6;

  i70idvdpmd03m50dshipbm1m3 UPM_CBB_INSTANCES_UPM_D_D_INST_inst_i70idvdpmd03m50dshipbm1m3 ( 
        .enosc({upm_address_63_, upm_address_62_, upm_address_61_, 
        upm_address_60_, upm_address_59_, upm_address_58_, upm_address_57_, 
        upm_address_56_, upm_address_55_, upm_address_54_, upm_address_53_, 
        upm_address_52_, upm_address_51_, upm_address_50_, upm_address_49_, 
        upm_address_48_, upm_address_47_, upm_address_46_, upm_address_45_, 
        upm_address_44_, upm_address_43_, upm_address_42_, upm_address_41_, 
        upm_address_40_, upm_address_39_, upm_address_38_, upm_address_37_, 
        upm_address_36_, upm_address_35_, upm_address_34_, upm_address_33_, 
        upm_address_32_, upm_address_31_, upm_address_30_, upm_address_29_, 
        upm_address_28_, upm_address_27_, upm_address_26_, upm_address_25_, 
        upm_address_24_, upm_address_23_, upm_address_22_, upm_address_21_, 
        upm_address_20_, upm_address_19_, upm_address_18_, upm_address_17_, 
        upm_address_16_, upm_address_15_, upm_address_14_, upm_address_13_, 
        upm_address_12_, upm_address_11_, upm_address_10_, upm_address_9_, 
        upm_address_8_, upm_address_7_, upm_address_6_, upm_address_5_, 
        upm_address_4_, upm_address_3_, upm_address_2_, upm_address_1_}), 
        .hfbankl(cbb_clk), .idvdebug_clki(clk_debug), .sleep_b(power_enable)
         );
  firebird7_in_upm_cbb_control_BANK_SIZE6_1 upm_cbb_control ( .fdfx_powergood(
        fdfx_powergood), .update(update), .shift(shift), .capture(capture), 
        .tck(tck), .si(si), .sel(sel), .cbb_clk(cbb_clk), .clk_debug(clk_debug), .power_enable_prev(power_enable_prev), .iso_n(iso_n), 
        .power_enable_error_prev(power_enable_error_prev), .clk_in(clk_in), 
        .so_out(so_out), .power_enable_hip(power_enable), .so(so), 
        .power_enable_next(power_enable_next), .upm_address({upm_address_63_, 
        upm_address_62_, upm_address_61_, upm_address_60_, upm_address_59_, 
        upm_address_58_, upm_address_57_, upm_address_56_, upm_address_55_, 
        upm_address_54_, upm_address_53_, upm_address_52_, upm_address_51_, 
        upm_address_50_, upm_address_49_, upm_address_48_, upm_address_47_, 
        upm_address_46_, upm_address_45_, upm_address_44_, upm_address_43_, 
        upm_address_42_, upm_address_41_, upm_address_40_, upm_address_39_, 
        upm_address_38_, upm_address_37_, upm_address_36_, upm_address_35_, 
        upm_address_34_, upm_address_33_, upm_address_32_, upm_address_31_, 
        upm_address_30_, upm_address_29_, upm_address_28_, upm_address_27_, 
        upm_address_26_, upm_address_25_, upm_address_24_, upm_address_23_, 
        upm_address_22_, upm_address_21_, upm_address_20_, upm_address_19_, 
        upm_address_18_, upm_address_17_, upm_address_16_, upm_address_15_, 
        upm_address_14_, upm_address_13_, upm_address_12_, upm_address_11_, 
        upm_address_10_, upm_address_9_, upm_address_8_, upm_address_7_, 
        upm_address_6_, upm_address_5_, upm_address_4_, upm_address_3_, 
        upm_address_2_, upm_address_1_, SYNOPSYS_UNCONNECTED_1}), 
        .power_enable(power_enable), .power_enable_error_next(
        power_enable_error_next), .clk_out(clk_out), .shift_out(
        SYNOPSYS_UNCONNECTED_2), .update_out(SYNOPSYS_UNCONNECTED_3), 
        .tck_out(SYNOPSYS_UNCONNECTED_4), .capture_out(SYNOPSYS_UNCONNECTED_5), 
        .si_out(si_out), .sel_out(SYNOPSYS_UNCONNECTED_6) );
endmodule


module firebird7_in_upm_cbb_wrapper_cbb_4_top_341242_0 ( shift, update, tck, 
        capture, si, sel, debug_clk_en, fdfx_powergood, iso_n, clk_debug, 
        clk_out, so, power_enable_error_next );
  output [1:0] clk_out;
  input shift, update, tck, capture, si, sel, debug_clk_en, fdfx_powergood,
         iso_n, clk_debug;
  output so, power_enable_error_next;
  wire   n_Logic0_0, upm_cbb_wrapper_cbb_2_to_1_power_enable_error_prev,
         upm_cbb_wrapper_cbb_2_to_1_power_enable_prev,
         upm_cbb_wrapper_cbb_2_to_1_clk_in_1_,
         upm_cbb_wrapper_cbb_2_to_1_clk_in_0_,
         upm_cbb_wrapper_cbb_2_to_1_so_out,
         upm_cbb_wrapper_cbb_1_to_2_shift_out,
         upm_cbb_wrapper_cbb_1_to_2_update_out,
         upm_cbb_wrapper_cbb_1_to_2_tck_out,
         upm_cbb_wrapper_cbb_1_to_2_capture_out,
         upm_cbb_wrapper_cbb_1_to_2_si_out, upm_cbb_wrapper_cbb_1_to_2_sel_out,
         upm_cbb_wrapper_cbb_3_to_2_power_enable_error_prev,
         upm_cbb_wrapper_cbb_3_to_2_power_enable_prev,
         upm_cbb_wrapper_cbb_3_to_2_clk_in_1_,
         upm_cbb_wrapper_cbb_3_to_2_clk_in_0_,
         upm_cbb_wrapper_cbb_3_to_2_so_out,
         upm_cbb_wrapper_cbb_2_to_3_shift_out,
         upm_cbb_wrapper_cbb_2_to_3_update_out,
         upm_cbb_wrapper_cbb_2_to_3_tck_out,
         upm_cbb_wrapper_cbb_2_to_3_capture_out,
         upm_cbb_wrapper_cbb_2_to_3_si_out, upm_cbb_wrapper_cbb_2_to_3_sel_out,
         upm_cbb_wrapper_cbb_4_to_3_power_enable_error_prev,
         upm_cbb_wrapper_cbb_4_to_3_power_enable_prev,
         upm_cbb_wrapper_cbb_4_to_3_clk_in_1_,
         upm_cbb_wrapper_cbb_4_to_3_clk_in_0_,
         upm_cbb_wrapper_cbb_4_to_3_so_out,
         upm_cbb_wrapper_cbb_3_to_4_shift_out,
         upm_cbb_wrapper_cbb_3_to_4_update_out,
         upm_cbb_wrapper_cbb_3_to_4_tck_out,
         upm_cbb_wrapper_cbb_3_to_4_capture_out,
         upm_cbb_wrapper_cbb_3_to_4_si_out, upm_cbb_wrapper_cbb_3_to_4_sel_out,
         upm_cbb_wrapper_cbb_4_to_4_so_out;

  firebird7_in_upm_cbb_wrapper_cbb_1_CBB_HIP_TYPEUPM_D_A_0 upm_cbb_wrapper_cbb_1 ( 
        .power_enable_error_prev(
        upm_cbb_wrapper_cbb_2_to_1_power_enable_error_prev), 
        .power_enable_prev(upm_cbb_wrapper_cbb_2_to_1_power_enable_prev), 
        .clk_in({upm_cbb_wrapper_cbb_2_to_1_clk_in_1_, 
        upm_cbb_wrapper_cbb_2_to_1_clk_in_0_}), .so_out(
        upm_cbb_wrapper_cbb_2_to_1_so_out), .shift(shift), .update(update), 
        .tck(tck), .capture(capture), .si(si), .sel(sel), .debug_clk_en(
        debug_clk_en), .fdfx_powergood(fdfx_powergood), .iso_n(iso_n), 
        .clk_debug(clk_debug), .shift_out(upm_cbb_wrapper_cbb_1_to_2_shift_out), .update_out(upm_cbb_wrapper_cbb_1_to_2_update_out), .tck_out(
        upm_cbb_wrapper_cbb_1_to_2_tck_out), .capture_out(
        upm_cbb_wrapper_cbb_1_to_2_capture_out), .si_out(
        upm_cbb_wrapper_cbb_1_to_2_si_out), .sel_out(
        upm_cbb_wrapper_cbb_1_to_2_sel_out), .clk_out(clk_out), .so(so), 
        .power_enable_error_next(power_enable_error_next) );
  firebird7_in_upm_cbb_wrapper_cbb_o_CBB_HIP_TYPEUPM_D_B_0 upm_cbb_wrapper_cbb_o_1 ( 
        .power_enable_error_prev(
        upm_cbb_wrapper_cbb_3_to_2_power_enable_error_prev), 
        .power_enable_prev(upm_cbb_wrapper_cbb_3_to_2_power_enable_prev), 
        .clk_in({upm_cbb_wrapper_cbb_3_to_2_clk_in_1_, 
        upm_cbb_wrapper_cbb_3_to_2_clk_in_0_}), .so_out(
        upm_cbb_wrapper_cbb_3_to_2_so_out), .shift(
        upm_cbb_wrapper_cbb_1_to_2_shift_out), .update(
        upm_cbb_wrapper_cbb_1_to_2_update_out), .tck(
        upm_cbb_wrapper_cbb_1_to_2_tck_out), .capture(
        upm_cbb_wrapper_cbb_1_to_2_capture_out), .si(
        upm_cbb_wrapper_cbb_1_to_2_si_out), .sel(
        upm_cbb_wrapper_cbb_1_to_2_sel_out), .fdfx_powergood(fdfx_powergood), 
        .iso_n(iso_n), .clk_debug(clk_debug), .shift_out(
        upm_cbb_wrapper_cbb_2_to_3_shift_out), .update_out(
        upm_cbb_wrapper_cbb_2_to_3_update_out), .tck_out(
        upm_cbb_wrapper_cbb_2_to_3_tck_out), .capture_out(
        upm_cbb_wrapper_cbb_2_to_3_capture_out), .si_out(
        upm_cbb_wrapper_cbb_2_to_3_si_out), .sel_out(
        upm_cbb_wrapper_cbb_2_to_3_sel_out), .clk_out({
        upm_cbb_wrapper_cbb_2_to_1_clk_in_1_, 
        upm_cbb_wrapper_cbb_2_to_1_clk_in_0_}), .so(
        upm_cbb_wrapper_cbb_2_to_1_so_out), .power_enable_next(
        upm_cbb_wrapper_cbb_2_to_1_power_enable_prev), 
        .power_enable_error_next(
        upm_cbb_wrapper_cbb_2_to_1_power_enable_error_prev) );
  firebird7_in_upm_cbb_wrapper_cbb_o_CBB_HIP_TYPEUPM_D_C_0 upm_cbb_wrapper_cbb_o_2 ( 
        .power_enable_error_prev(
        upm_cbb_wrapper_cbb_4_to_3_power_enable_error_prev), 
        .power_enable_prev(upm_cbb_wrapper_cbb_4_to_3_power_enable_prev), 
        .clk_in({upm_cbb_wrapper_cbb_4_to_3_clk_in_1_, 
        upm_cbb_wrapper_cbb_4_to_3_clk_in_0_}), .so_out(
        upm_cbb_wrapper_cbb_4_to_3_so_out), .shift(
        upm_cbb_wrapper_cbb_2_to_3_shift_out), .update(
        upm_cbb_wrapper_cbb_2_to_3_update_out), .tck(
        upm_cbb_wrapper_cbb_2_to_3_tck_out), .capture(
        upm_cbb_wrapper_cbb_2_to_3_capture_out), .si(
        upm_cbb_wrapper_cbb_2_to_3_si_out), .sel(
        upm_cbb_wrapper_cbb_2_to_3_sel_out), .fdfx_powergood(fdfx_powergood), 
        .iso_n(iso_n), .clk_debug(clk_debug), .shift_out(
        upm_cbb_wrapper_cbb_3_to_4_shift_out), .update_out(
        upm_cbb_wrapper_cbb_3_to_4_update_out), .tck_out(
        upm_cbb_wrapper_cbb_3_to_4_tck_out), .capture_out(
        upm_cbb_wrapper_cbb_3_to_4_capture_out), .si_out(
        upm_cbb_wrapper_cbb_3_to_4_si_out), .sel_out(
        upm_cbb_wrapper_cbb_3_to_4_sel_out), .clk_out({
        upm_cbb_wrapper_cbb_3_to_2_clk_in_1_, 
        upm_cbb_wrapper_cbb_3_to_2_clk_in_0_}), .so(
        upm_cbb_wrapper_cbb_3_to_2_so_out), .power_enable_next(
        upm_cbb_wrapper_cbb_3_to_2_power_enable_prev), 
        .power_enable_error_next(
        upm_cbb_wrapper_cbb_3_to_2_power_enable_error_prev) );
  firebird7_in_upm_cbb_wrapper_cbb_n_CBB_HIP_TYPEUPM_D_D_0 upm_cbb_wrapper_cbb_n ( 
        .shift(upm_cbb_wrapper_cbb_3_to_4_shift_out), .update(
        upm_cbb_wrapper_cbb_3_to_4_update_out), .tck(
        upm_cbb_wrapper_cbb_3_to_4_tck_out), .capture(
        upm_cbb_wrapper_cbb_3_to_4_capture_out), .si(
        upm_cbb_wrapper_cbb_3_to_4_si_out), .sel(
        upm_cbb_wrapper_cbb_3_to_4_sel_out), .fdfx_powergood(fdfx_powergood), 
        .iso_n(iso_n), .clk_debug(clk_debug), .power_enable_error_next(
        upm_cbb_wrapper_cbb_4_to_3_power_enable_error_prev), 
        .power_enable_next(upm_cbb_wrapper_cbb_4_to_3_power_enable_prev), 
        .clk_out({upm_cbb_wrapper_cbb_4_to_3_clk_in_1_, 
        upm_cbb_wrapper_cbb_4_to_3_clk_in_0_}), .so(
        upm_cbb_wrapper_cbb_4_to_3_so_out), .so_out(
        upm_cbb_wrapper_cbb_4_to_4_so_out), .si_out(
        upm_cbb_wrapper_cbb_4_to_4_so_out), .clk_in({n_Logic0_0, n_Logic0_0}), 
        .power_enable_prev(n_Logic0_0), .power_enable_error_prev(n_Logic0_0)
         );
  i0stilo00ab1n02x5 U2 ( .o(n_Logic0_0) );
endmodule


module firebird7_in_cbb_wrapper_top_559242_0 ( shift, update, tck, capture, si, 
        sel, debug_clk_en, fdfx_powergood, iso_n, clk_debug, clk_out, so, 
        power_enable_error_next );
  output [1:0] clk_out;
  input shift, update, tck, capture, si, sel, debug_clk_en, fdfx_powergood,
         iso_n, clk_debug;
  output so, power_enable_error_next;


  firebird7_in_upm_cbb_wrapper_cbb_4_top_341242_0 UPM_CBB_CONFIGS_UPM_D_ABCD_upm_cbb_wrapper_cbb_4_top ( 
        .shift(shift), .update(update), .tck(tck), .capture(capture), .si(si), 
        .sel(sel), .debug_clk_en(debug_clk_en), .fdfx_powergood(fdfx_powergood), .iso_n(iso_n), .clk_debug(clk_debug), .clk_out(clk_out), .so(so), 
        .power_enable_error_next(power_enable_error_next) );
endmodule


module firebird7_in_dteg_upm_top_887242 ( dfx_upm_iso_n, dfx_upm_clk_debug, 
        dfx_upm_fdfx_powergood, dfx_upm_trstb, dfx_upm_update, dfx_upm_shift, 
        dfx_upm_capture, dfx_upm_tck, dfx_upm_si, dfx_upm_sel, dfx_upm_so );
  input dfx_upm_iso_n, dfx_upm_clk_debug, dfx_upm_fdfx_powergood,
         dfx_upm_trstb, dfx_upm_update, dfx_upm_shift, dfx_upm_capture,
         dfx_upm_tck, dfx_upm_si, dfx_upm_sel;
  output dfx_upm_so;
  wire   UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_1_,
         UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_0_, UPM_CBB_WRAPPER_to_UPM1_reg_so,
         UPM_CBB_WRAPPER_to_UPM1_cbb_power_en_error,
         UPM1_to_UPM_CBB_WRAPPER_shift_out, UPM1_to_UPM_CBB_WRAPPER_update_out,
         UPM1_to_UPM_CBB_WRAPPER_capture_out, UPM1_to_UPM_CBB_WRAPPER_reg_si,
         UPM1_to_UPM_CBB_WRAPPER_reg_sel, UPM1_to_UPM_CBB_WRAPPER_debug_clk_en,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4;

  firebird7_in_upm_fabric_622242_0 upm1 ( .dfx_upm_dcm_out({
        SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2}), .cbb_clk_in({
        UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_1_, 
        UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_0_}), .trstb(dfx_upm_trstb), 
        .cbb_power_en_error(UPM_CBB_WRAPPER_to_UPM1_cbb_power_en_error), 
        .shift(dfx_upm_shift), .update(dfx_upm_update), .tck(dfx_upm_tck), 
        .capture(dfx_upm_capture), .si(dfx_upm_si), .sel(dfx_upm_sel), 
        .fdfx_powergood(dfx_upm_fdfx_powergood), .reg_so(
        UPM_CBB_WRAPPER_to_UPM1_reg_so), .debug_clk_en(
        UPM1_to_UPM_CBB_WRAPPER_debug_clk_en), .tap_master_mode(
        SYNOPSYS_UNCONNECTED_3), .so(dfx_upm_so), .update_out(
        UPM1_to_UPM_CBB_WRAPPER_update_out), .shift_out(
        UPM1_to_UPM_CBB_WRAPPER_shift_out), .capture_out(
        UPM1_to_UPM_CBB_WRAPPER_capture_out), .tck_out(SYNOPSYS_UNCONNECTED_4), 
        .reg_si(UPM1_to_UPM_CBB_WRAPPER_reg_si), .reg_sel(
        UPM1_to_UPM_CBB_WRAPPER_reg_sel) );
  firebird7_in_cbb_wrapper_top_559242_0 cbb_wrapper_top ( .shift(
        UPM1_to_UPM_CBB_WRAPPER_shift_out), .update(
        UPM1_to_UPM_CBB_WRAPPER_update_out), .tck(dfx_upm_tck), .capture(
        UPM1_to_UPM_CBB_WRAPPER_capture_out), .si(
        UPM1_to_UPM_CBB_WRAPPER_reg_si), .sel(UPM1_to_UPM_CBB_WRAPPER_reg_sel), 
        .debug_clk_en(UPM1_to_UPM_CBB_WRAPPER_debug_clk_en), .fdfx_powergood(
        dfx_upm_fdfx_powergood), .iso_n(dfx_upm_iso_n), .clk_debug(
        dfx_upm_clk_debug), .clk_out({UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_1_, 
        UPM_CBB_WRAPPER_to_UPM1_cbb_clk_in_0_}), .so(
        UPM_CBB_WRAPPER_to_UPM1_reg_so), .power_enable_error_next(
        UPM_CBB_WRAPPER_to_UPM1_cbb_power_en_error) );
endmodule

