<?xml version="1.0" encoding="UTF-8"?>
<device name="ich10_hpe_timer" desc="model of Intel® ICH10 HPE timer" documentation="High precision event timer in Intel® ICH10" bitorder="le">
  <bank name="regs" byte_order="little-endian" function="0">
    <register name="fsb_int_rout" vsize="8" desc="Timer n FSB Interrupt Route Register" offset="272 304 336 368 400 432 464 496" size="8">
      <field name="fsb_int_addr" desc="FSB Interrupt Address" msb="63" lsb="32" />
      <field name="fsb_int_val" desc="FSB Interrupt Value" msb="31" lsb="0" />
    </register>
    <register name="gcap_id" desc="General Capabilities and Id Register" offset="0" size="8">
      <field name="count_size" desc="Counter Size Capability" msb="13" lsb="13" />
      <field name="counter_clk" desc="Main Counter Tick Period" msb="63" lsb="32" />
      <field name="leg_rt" desc="Legacy Replacement Rout Capable" msb="15" lsb="15" />
      <field name="num_tim" desc="Number of Timer Capability" msb="12" lsb="8" />
      <field name="rev_id" desc="Revision Identification" msb="7" lsb="0" />
      <field name="vendor_id" desc="Vendor ID Capability" msb="31" lsb="16" />
    </register>
    <register name="gen_conf" desc="General Configure Register" offset="16" size="8">
      <field name="enable_cnf" desc="Overall Enable" msb="0" lsb="0" />
      <field name="leg_rt_cnf" desc="Legacy Replacement Rout" msb="1" lsb="1" />
    </register>
    <register name="gintr_sta" desc="General Interrupt Status Register" offset="32" size="8">
      <field name="status" desc="Timer interrupt status" msb="7" lsb="0" />
    </register>
    <register name="main_cnt" desc="Main Counter Value Register" offset="240" size="8">
    </register>
    <register name="tim_comp" vsize="8" desc="Timer n Comparator Value Register" offset="264 296 328 360 392 424 456 488" size="8">
    </register>
    <register name="tim_conf" vsize="8" desc="Timer n Configuration and Capabilities" offset="256 288 320 352 384 416 448 480" size="8">
      <field name="timer_32mode_cnf" desc="Timer 32-bit Mode" msb="8" lsb="8" />
      <field name="timer_fsb_en_cnf" desc="FSB Interrupt Enable" msb="14" lsb="14" />
      <field name="timer_fsb_int_del_cap" desc="FSB Interrupt Delivery Capability" msb="15" lsb="15" />
      <field name="timer_intr_en_cnf" desc="Timer Interrupt Enable" msb="2" lsb="2" />
      <field name="timer_intr_rout_cap" desc="Timer Interrupt Route Capability" msb="63" lsb="32" />
      <field name="timer_intr_rout_cnf" desc="Interrupt Rout" msb="13" lsb="9" />
      <field name="timer_intr_type" desc="Timer Interrupt Type" msb="1" lsb="1" />
      <field name="timer_period_intr_cap" desc="Timer Periodic Interrupt Capable" msb="4" lsb="4" />
      <field name="timer_size_cap" desc="Timer Size" msb="5" lsb="5" />
      <field name="timer_type_cnf" desc="Timer Type" msb="3" lsb="3" />
      <field name="timer_val_set_cnf" desc="Timer Value Set" msb="6" lsb="6" />
    </register>
  </bank>
</device>
