<?xml version="1.0" encoding="UTF-8" ?>
<ROOT NAME="hardcopyiii_physical_leveling_muxes_io_clock_divider">
	<PARAMETERS>
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="hardcopyiii_physical_leveling_muxes_io_clock_divider" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="ioehr_rscclk" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="div2in" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="sc_phase_val" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rsc_sc" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="pst_sc" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dq_sc" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dqs_sc" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="ioehr_rscclk_eco" TYPE="INPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rsc_clk_x" TYPE="INPUT" WIDTH="8" DEFAULT_VALUE="0"/>
		<PORT NAME="dq_clk_x" TYPE="INPUT" WIDTH="8" DEFAULT_VALUE="0"/>
		<PORT NAME="dqs_clk_x" TYPE="INPUT" WIDTH="8" DEFAULT_VALUE="0"/>
		<PORT NAME="rscclk_sel" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="dqclk_sel" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="dqsclk_sel" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="pstclk_sel" TYPE="INPUT" WIDTH="4" DEFAULT_VALUE="0"/>
		<PORT NAME="div2out" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rsc_0phase_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rsc_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="postamble_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dq_0phase_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dq_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dqs_0phase_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="dqs_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="hr_rsc_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="rec_ss_clk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
		<PORT NAME="ioehr_octclk" TYPE="OUTPUT" DEFAULT_VALUE="0"/>
	</PORTS>
</ROOT>
