
L06_Example.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1b8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a4  0800d388  0800d388  0000e388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d92c  0800d92c  0000f24c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d92c  0800d92c  0000e92c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d934  0800d934  0000f24c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d934  0800d934  0000e934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d938  0800d938  0000e938  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000024c  20000000  0800d93c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000024c  0800db88  0000f24c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005f0  0800db88  0000f5f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f24c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017a82  00000000  00000000  0000f27c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000393a  00000000  00000000  00026cfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001340  00000000  00000000  0002a638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb5  00000000  00000000  0002b978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000297c9  00000000  00000000  0002c82d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001aa5a  00000000  00000000  00055ff6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f79b4  00000000  00000000  00070a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00168404  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006614  00000000  00000000  00168448  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0016ea5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000024c 	.word	0x2000024c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d370 	.word	0x0800d370

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000250 	.word	0x20000250
 800020c:	0800d370 	.word	0x0800d370

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <bmp2_init>:
/*!
 * @brief This API is the entry point.
 * It reads the chip-id and calibration data from the sensor.
 */
int8_t bmp2_init(struct bmp2_dev *dev)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b084      	sub	sp, #16
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f000 fa47 	bl	80014c0 <null_ptr_check>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP2_OK)
 8001036:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800103a:	2b00      	cmp	r3, #0
 800103c:	d117      	bne.n	800106e <bmp2_init+0x4a>
    {
        rslt = bmp2_get_regs(BMP2_REG_CHIP_ID, &dev->chip_id, 1, dev);
 800103e:	6879      	ldr	r1, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	20d0      	movs	r0, #208	@ 0xd0
 8001046:	f000 f818 	bl	800107a <bmp2_get_regs>
 800104a:	4603      	mov	r3, r0
 800104c:	73fb      	strb	r3, [r7, #15]

        /* Check for chip id validity */
        if (rslt == BMP2_OK)
 800104e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001052:	2b00      	cmp	r3, #0
 8001054:	d10b      	bne.n	800106e <bmp2_init+0x4a>
        {
            if (dev->chip_id == BMP2_CHIP_ID)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b58      	cmp	r3, #88	@ 0x58
 800105c:	d105      	bne.n	800106a <bmp2_init+0x46>
            {
                rslt = get_calib_param(dev);
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 fa79 	bl	8001556 <get_calib_param>
 8001064:	4603      	mov	r3, r0
 8001066:	73fb      	strb	r3, [r7, #15]
 8001068:	e001      	b.n	800106e <bmp2_init+0x4a>
            }
            else
            {
                rslt = BMP2_E_DEV_NOT_FOUND;
 800106a:	23fc      	movs	r3, #252	@ 0xfc
 800106c:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800106e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}

0800107a <bmp2_get_regs>:
/*!
 * @brief This API reads the data from the given register address of the
 * sensor.
 */
int8_t bmp2_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 800107a:	b590      	push	{r4, r7, lr}
 800107c:	b087      	sub	sp, #28
 800107e:	af00      	add	r7, sp, #0
 8001080:	60b9      	str	r1, [r7, #8]
 8001082:	607a      	str	r2, [r7, #4]
 8001084:	603b      	str	r3, [r7, #0]
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 800108a:	6838      	ldr	r0, [r7, #0]
 800108c:	f000 fa18 	bl	80014c0 <null_ptr_check>
 8001090:	4603      	mov	r3, r0
 8001092:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (reg_data != NULL))
 8001094:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d11e      	bne.n	80010da <bmp2_get_regs+0x60>
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d01b      	beq.n	80010da <bmp2_get_regs+0x60>
    {
        /* Mask the register address' MSB if interface selected is SPI */
        if (dev->intf == BMP2_SPI_INTF)
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	785b      	ldrb	r3, [r3, #1]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d103      	bne.n	80010b2 <bmp2_get_regs+0x38>
        {
            reg_addr = reg_addr | BMP2_SPI_RD_MASK;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
 80010ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010b0:	73fb      	strb	r3, [r7, #15]
        }

        dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	68dc      	ldr	r4, [r3, #12]
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	7bf8      	ldrb	r0, [r7, #15]
 80010bc:	687a      	ldr	r2, [r7, #4]
 80010be:	68b9      	ldr	r1, [r7, #8]
 80010c0:	47a0      	blx	r4
 80010c2:	4603      	mov	r3, r0
 80010c4:	461a      	mov	r2, r3
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	721a      	strb	r2, [r3, #8]

        /* Check for communication error and mask with an internal error code */
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <bmp2_get_regs+0x64>
        {
            rslt = BMP2_E_COM_FAIL;
 80010d4:	23fe      	movs	r3, #254	@ 0xfe
 80010d6:	75fb      	strb	r3, [r7, #23]
        if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 80010d8:	e001      	b.n	80010de <bmp2_get_regs+0x64>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80010da:	23ff      	movs	r3, #255	@ 0xff
 80010dc:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80010de:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	371c      	adds	r7, #28
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd90      	pop	{r4, r7, pc}

080010ea <bmp2_set_regs>:
/*!
 * @brief This API writes the given data to the register addresses
 * of the sensor.
 */
int8_t bmp2_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp2_dev *dev)
{
 80010ea:	b590      	push	{r4, r7, lr}
 80010ec:	b08b      	sub	sp, #44	@ 0x2c
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	60f8      	str	r0, [r7, #12]
 80010f2:	60b9      	str	r1, [r7, #8]
 80010f4:	607a      	str	r2, [r7, #4]
 80010f6:	603b      	str	r3, [r7, #0]
    int8_t rslt;
    uint8_t temp_buff[8]; /* Typically not to write more than 4 registers */
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    if (len > BMP2_MAX_LEN)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d901      	bls.n	8001102 <bmp2_set_regs+0x18>
    {
        len = BMP2_MAX_LEN;
 80010fe:	2304      	movs	r3, #4
 8001100:	607b      	str	r3, [r7, #4]
    }

    rslt = null_ptr_check(dev);
 8001102:	6838      	ldr	r0, [r7, #0]
 8001104:	f000 f9dc 	bl	80014c0 <null_ptr_check>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if ((rslt == BMP2_OK) && (reg_addr != NULL) && (reg_data != NULL))
 800110e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8001112:	2b00      	cmp	r3, #0
 8001114:	d150      	bne.n	80011b8 <bmp2_set_regs+0xce>
 8001116:	68fb      	ldr	r3, [r7, #12]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d04d      	beq.n	80011b8 <bmp2_set_regs+0xce>
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d04a      	beq.n	80011b8 <bmp2_set_regs+0xce>
    {
        if (len > 0)
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d043      	beq.n	80011b0 <bmp2_set_regs+0xc6>
        {
            temp_buff[0] = reg_data[0];
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	753b      	strb	r3, [r7, #20]

            /* Mask the register address' MSB if interface selected is SPI */
            if (dev->intf == BMP2_SPI_INTF)
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	785b      	ldrb	r3, [r3, #1]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d114      	bne.n	8001160 <bmp2_set_regs+0x76>
            {
                /* Converting all the reg address into proper SPI write address
                 * i.e making MSB(R/`W) bit 0
                 */
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001136:	2300      	movs	r3, #0
 8001138:	77fb      	strb	r3, [r7, #31]
 800113a:	e00d      	b.n	8001158 <bmp2_set_regs+0x6e>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & BMP2_SPI_WR_MASK;
 800113c:	7ffb      	ldrb	r3, [r7, #31]
 800113e:	68fa      	ldr	r2, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	781a      	ldrb	r2, [r3, #0]
 8001144:	7ffb      	ldrb	r3, [r7, #31]
 8001146:	68f9      	ldr	r1, [r7, #12]
 8001148:	440b      	add	r3, r1
 800114a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800114e:	b2d2      	uxtb	r2, r2
 8001150:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8001152:	7ffb      	ldrb	r3, [r7, #31]
 8001154:	3301      	adds	r3, #1
 8001156:	77fb      	strb	r3, [r7, #31]
 8001158:	7ffb      	ldrb	r3, [r7, #31]
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	429a      	cmp	r2, r3
 800115e:	d8ed      	bhi.n	800113c <bmp2_set_regs+0x52>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d90b      	bls.n	800117e <bmp2_set_regs+0x94>
            {
                /* Interleave register address w.r.t data for burst write */
                interleave_data(reg_addr, temp_buff, reg_data, len);
 8001166:	f107 0114 	add.w	r1, r7, #20
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	68ba      	ldr	r2, [r7, #8]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f000 f9c6 	bl	8001500 <interleave_data>
                temp_len = ((len * 2) - 1);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	3b01      	subs	r3, #1
 800117a:	623b      	str	r3, [r7, #32]
 800117c:	e001      	b.n	8001182 <bmp2_set_regs+0x98>
            }
            else
            {
                temp_len = len;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	691c      	ldr	r4, [r3, #16]
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	7818      	ldrb	r0, [r3, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f107 0114 	add.w	r1, r7, #20
 8001192:	6a3a      	ldr	r2, [r7, #32]
 8001194:	47a0      	blx	r4
 8001196:	4603      	mov	r3, r0
 8001198:	461a      	mov	r2, r3
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	721a      	strb	r2, [r3, #8]

            /* Check for communication error and mask with an internal error code */
            if (dev->intf_rslt != BMP2_INTF_RET_SUCCESS)
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d00b      	beq.n	80011c0 <bmp2_set_regs+0xd6>
            {
                rslt = BMP2_E_COM_FAIL;
 80011a8:	23fe      	movs	r3, #254	@ 0xfe
 80011aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011ae:	e007      	b.n	80011c0 <bmp2_set_regs+0xd6>
            }
        }
        else
        {
            rslt = BMP2_E_INVALID_LEN;
 80011b0:	23fd      	movs	r3, #253	@ 0xfd
 80011b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (len > 0)
 80011b6:	e003      	b.n	80011c0 <bmp2_set_regs+0xd6>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80011b8:	23ff      	movs	r3, #255	@ 0xff
 80011ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80011be:	e000      	b.n	80011c2 <bmp2_set_regs+0xd8>
        if (len > 0)
 80011c0:	bf00      	nop
    }

    return rslt;
 80011c2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	372c      	adds	r7, #44	@ 0x2c
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd90      	pop	{r4, r7, pc}

080011ce <bmp2_soft_reset>:

/*!
 * @brief This API triggers the soft-reset of the sensor.
 */
int8_t bmp2_soft_reset(struct bmp2_dev *dev)
{
 80011ce:	b580      	push	{r7, lr}
 80011d0:	b084      	sub	sp, #16
 80011d2:	af00      	add	r7, sp, #0
 80011d4:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP2_REG_SOFT_RESET;
 80011d6:	23e0      	movs	r3, #224	@ 0xe0
 80011d8:	73bb      	strb	r3, [r7, #14]
    uint8_t soft_rst_cmd = BMP2_SOFT_RESET_CMD;
 80011da:	23b6      	movs	r3, #182	@ 0xb6
 80011dc:	737b      	strb	r3, [r7, #13]

    rslt = bmp2_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 80011de:	f107 010d 	add.w	r1, r7, #13
 80011e2:	f107 000e 	add.w	r0, r7, #14
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2201      	movs	r2, #1
 80011ea:	f7ff ff7e 	bl	80010ea <bmp2_set_regs>
 80011ee:	4603      	mov	r3, r0
 80011f0:	73fb      	strb	r3, [r7, #15]

    return rslt;
 80011f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}

080011fe <bmp2_get_config>:
 * register. It gives the currently set temperature and pressure over-sampling
 * configuration, power mode configuration, sleep duration and
 * IIR filter coefficient.
 */
int8_t bmp2_get_config(struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b084      	sub	sp, #16
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 8001208:	2300      	movs	r3, #0
 800120a:	81bb      	strh	r3, [r7, #12]

    if (conf != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d02d      	beq.n	800126e <bmp2_get_config+0x70>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 8001212:	f107 010c 	add.w	r1, r7, #12
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	20f4      	movs	r0, #244	@ 0xf4
 800121c:	f7ff ff2d 	bl	800107a <bmp2_get_regs>
 8001220:	4603      	mov	r3, r0
 8001222:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 8001224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001228:	2b00      	cmp	r3, #0
 800122a:	d122      	bne.n	8001272 <bmp2_get_config+0x74>
        {
            conf->os_temp = BMP2_GET_BITS(temp[0], BMP2_OS_TEMP);
 800122c:	7b3b      	ldrb	r3, [r7, #12]
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b2da      	uxtb	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	701a      	strb	r2, [r3, #0]
            conf->os_pres = BMP2_GET_BITS(temp[0], BMP2_OS_PRES);
 8001236:	7b3b      	ldrb	r3, [r7, #12]
 8001238:	109b      	asrs	r3, r3, #2
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 0307 	and.w	r3, r3, #7
 8001240:	b2da      	uxtb	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	705a      	strb	r2, [r3, #1]
            conf->odr = BMP2_GET_BITS(temp[1], BMP2_STANDBY_DURN);
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	095b      	lsrs	r3, r3, #5
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	709a      	strb	r2, [r3, #2]
            conf->filter = BMP2_GET_BITS(temp[1], BMP2_FILTER);
 8001250:	7b7b      	ldrb	r3, [r7, #13]
 8001252:	109b      	asrs	r3, r3, #2
 8001254:	b2db      	uxtb	r3, r3
 8001256:	f003 0307 	and.w	r3, r3, #7
 800125a:	b2da      	uxtb	r2, r3
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	711a      	strb	r2, [r3, #4]
            conf->spi3w_en = BMP2_GET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE);
 8001260:	7b7b      	ldrb	r3, [r7, #13]
 8001262:	f003 0301 	and.w	r3, r3, #1
 8001266:	b2da      	uxtb	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	715a      	strb	r2, [r3, #5]
 800126c:	e001      	b.n	8001272 <bmp2_get_config+0x74>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800126e:	23ff      	movs	r3, #255	@ 0xff
 8001270:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001272:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3710      	adds	r7, #16
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}

0800127e <bmp2_set_config>:
 * @brief This API writes the data to the ctrl_meas register and config register.
 * It sets the over-sampling mode, power mode configuration,
 * sleep duration and IIR filter coefficient.
 */
int8_t bmp2_set_config(const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800127e:	b580      	push	{r7, lr}
 8001280:	b082      	sub	sp, #8
 8001282:	af00      	add	r7, sp, #0
 8001284:	6078      	str	r0, [r7, #4]
 8001286:	6039      	str	r1, [r7, #0]
    return conf_sensor(BMP2_POWERMODE_SLEEP, conf, dev);
 8001288:	683a      	ldr	r2, [r7, #0]
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	2000      	movs	r0, #0
 800128e:	f000 f9fd 	bl	800168c <conf_sensor>
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	3708      	adds	r7, #8
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}

0800129c <bmp2_get_status>:

/*!
 * @brief This API reads the status register
 */
int8_t bmp2_get_status(struct bmp2_status *status, struct bmp2_dev *dev)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp;

    if (status != NULL)
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d01b      	beq.n	80012e4 <bmp2_get_status+0x48>
    {
        rslt = bmp2_get_regs(BMP2_REG_STATUS, &temp, 1, dev);
 80012ac:	f107 010e 	add.w	r1, r7, #14
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	2201      	movs	r2, #1
 80012b4:	20f3      	movs	r0, #243	@ 0xf3
 80012b6:	f7ff fee0 	bl	800107a <bmp2_get_regs>
 80012ba:	4603      	mov	r3, r0
 80012bc:	73fb      	strb	r3, [r7, #15]

        if (rslt == BMP2_OK)
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d110      	bne.n	80012e8 <bmp2_get_status+0x4c>
        {
            status->measuring = BMP2_GET_BITS(temp, BMP2_STATUS_MEAS);
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	10db      	asrs	r3, r3, #3
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	f003 0301 	and.w	r3, r3, #1
 80012d0:	b2da      	uxtb	r2, r3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	701a      	strb	r2, [r3, #0]
            status->im_update = BMP2_GET_BITS_POS_0(temp, BMP2_STATUS_IM_UPDATE);
 80012d6:	7bbb      	ldrb	r3, [r7, #14]
 80012d8:	f003 0301 	and.w	r3, r3, #1
 80012dc:	b2da      	uxtb	r2, r3
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	705a      	strb	r2, [r3, #1]
 80012e2:	e001      	b.n	80012e8 <bmp2_get_status+0x4c>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80012e4:	23ff      	movs	r3, #255	@ 0xff
 80012e6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80012e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80012ec:	4618      	mov	r0, r3
 80012ee:	3710      	adds	r7, #16
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}

080012f4 <bmp2_set_power_mode>:

/*!
 * @brief This API writes the power mode.
 */
int8_t bmp2_set_power_mode(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	4603      	mov	r3, r0
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
 8001300:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    rslt = conf_sensor(mode, conf, dev);
 8001302:	7bfb      	ldrb	r3, [r7, #15]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	68b9      	ldr	r1, [r7, #8]
 8001308:	4618      	mov	r0, r3
 800130a:	f000 f9bf 	bl	800168c <conf_sensor>
 800130e:	4603      	mov	r3, r0
 8001310:	75fb      	strb	r3, [r7, #23]

    return rslt;
 8001312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001316:	4618      	mov	r0, r3
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <bmp2_get_sensor_data>:
 * @brief This API reads the pressure and temperature data from the
 * sensor, compensates the data and store it in the bmp2_data structure
 * instance passed by the user.
 */
int8_t bmp2_get_sensor_data(struct bmp2_data *comp_data, struct bmp2_dev *dev)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t temp[BMP2_P_T_LEN] = { 0 };
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	2300      	movs	r3, #0
 800132e:	82bb      	strh	r3, [r7, #20]
    struct bmp2_uncomp_data uncomp_data = { 0 };
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	605a      	str	r2, [r3, #4]

    if (comp_data != NULL)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	2b00      	cmp	r3, #0
 800133e:	d024      	beq.n	800138a <bmp2_get_sensor_data+0x6c>
    {
        rslt = bmp2_get_regs(BMP2_REG_PRES_MSB, temp, BMP2_P_T_LEN, dev);
 8001340:	f107 0110 	add.w	r1, r7, #16
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	2206      	movs	r2, #6
 8001348:	20f7      	movs	r0, #247	@ 0xf7
 800134a:	f7ff fe96 	bl	800107a <bmp2_get_regs>
 800134e:	4603      	mov	r3, r0
 8001350:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 8001352:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d119      	bne.n	800138e <bmp2_get_sensor_data+0x70>
        {
            /* Parse the read data from the sensor */
            rslt = parse_sensor_data(temp, &uncomp_data);
 800135a:	f107 0208 	add.w	r2, r7, #8
 800135e:	f107 0310 	add.w	r3, r7, #16
 8001362:	4611      	mov	r1, r2
 8001364:	4618      	mov	r0, r3
 8001366:	f000 fab9 	bl	80018dc <parse_sensor_data>
 800136a:	4603      	mov	r3, r0
 800136c:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 800136e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d10b      	bne.n	800138e <bmp2_get_sensor_data+0x70>
            {
                /* Compensate the pressure and/or temperature
                 * data from the sensor
                 */
                rslt = bmp2_compensate_data(&uncomp_data, comp_data, dev);
 8001376:	f107 0308 	add.w	r3, r7, #8
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	6879      	ldr	r1, [r7, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f000 f80b 	bl	800139a <bmp2_compensate_data>
 8001384:	4603      	mov	r3, r0
 8001386:	75fb      	strb	r3, [r7, #23]
 8001388:	e001      	b.n	800138e <bmp2_get_sensor_data+0x70>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800138a:	23ff      	movs	r3, #255	@ 0xff
 800138c:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 800138e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001392:	4618      	mov	r0, r3
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <bmp2_compensate_data>:
 * temperature data.
 */
int8_t bmp2_compensate_data(const struct bmp2_uncomp_data *uncomp_data,
                            struct bmp2_data *comp_data,
                            struct bmp2_dev *dev)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b086      	sub	sp, #24
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    rslt = null_ptr_check(dev);
 80013a6:	6878      	ldr	r0, [r7, #4]
 80013a8:	f000 f88a 	bl	80014c0 <null_ptr_check>
 80013ac:	4603      	mov	r3, r0
 80013ae:	75fb      	strb	r3, [r7, #23]

    if ((rslt == BMP2_OK) && (uncomp_data != NULL) && (comp_data != NULL))
 80013b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d129      	bne.n	800140c <bmp2_compensate_data+0x72>
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d026      	beq.n	800140c <bmp2_compensate_data+0x72>
 80013be:	68bb      	ldr	r3, [r7, #8]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d023      	beq.n	800140c <bmp2_compensate_data+0x72>
    {
        /* Initialize to zero */
        comp_data->temperature = 0;
 80013c4:	68b9      	ldr	r1, [r7, #8]
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	f04f 0300 	mov.w	r3, #0
 80013ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
        comp_data->pressure = 0;
 80013d2:	68b9      	ldr	r1, [r7, #8]
 80013d4:	f04f 0200 	mov.w	r2, #0
 80013d8:	f04f 0300 	mov.w	r3, #0
 80013dc:	e9c1 2300 	strd	r2, r3, [r1]

        rslt = compensate_temperature(&comp_data->temperature, uncomp_data, dev);
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	3308      	adds	r3, #8
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	68f9      	ldr	r1, [r7, #12]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f000 fabb 	bl	8001964 <compensate_temperature>
 80013ee:	4603      	mov	r3, r0
 80013f0:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80013f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d10a      	bne.n	8001410 <bmp2_compensate_data+0x76>
        {
            rslt = compensate_pressure(&comp_data->pressure, uncomp_data, dev);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	687a      	ldr	r2, [r7, #4]
 80013fe:	68f9      	ldr	r1, [r7, #12]
 8001400:	4618      	mov	r0, r3
 8001402:	f000 fba5 	bl	8001b50 <compensate_pressure>
 8001406:	4603      	mov	r3, r0
 8001408:	75fb      	strb	r3, [r7, #23]
        if (rslt == BMP2_OK)
 800140a:	e001      	b.n	8001410 <bmp2_compensate_data+0x76>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 800140c:	23ff      	movs	r3, #255	@ 0xff
 800140e:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001410:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <bmp2_compute_meas_time>:
/*!
 * @brief This API computes the measurement time in microseconds for the
 * active configuration based on standbytime(conf->odr) and over-sampling mode(conf->os_mode)
 */
int8_t bmp2_compute_meas_time(uint32_t *sampling_time, const struct bmp2_config *conf, const struct bmp2_dev *dev)
{
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b092      	sub	sp, #72	@ 0x48
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
    int8_t rslt;

    /* Array contains measurement time in microseconds */
    uint32_t measurement_time[] = { 5500, 7500, 11500, 19500, 37500 };
 8001428:	4b23      	ldr	r3, [pc, #140]	@ (80014b8 <bmp2_compute_meas_time+0x9c>)
 800142a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800142e:	461d      	mov	r5, r3
 8001430:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001432:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001434:	682b      	ldr	r3, [r5, #0]
 8001436:	6023      	str	r3, [r4, #0]
    uint32_t standby_time[] = { 500, 62500, 125000, 250000, 500000, 1000000, 2000000, 4000000 };
 8001438:	4b20      	ldr	r3, [pc, #128]	@ (80014bc <bmp2_compute_meas_time+0xa0>)
 800143a:	f107 0410 	add.w	r4, r7, #16
 800143e:	461d      	mov	r5, r3
 8001440:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001442:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001444:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001448:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

    rslt = null_ptr_check(dev);
 800144c:	6878      	ldr	r0, [r7, #4]
 800144e:	f000 f837 	bl	80014c0 <null_ptr_check>
 8001452:	4603      	mov	r3, r0
 8001454:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if ((rslt == BMP2_OK) && (conf != NULL))
 8001458:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 800145c:	2b00      	cmp	r3, #0
 800145e:	d122      	bne.n	80014a6 <bmp2_compute_meas_time+0x8a>
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d01f      	beq.n	80014a6 <bmp2_compute_meas_time+0x8a>
    {
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	7e1b      	ldrb	r3, [r3, #24]
 800146a:	2b03      	cmp	r3, #3
 800146c:	d111      	bne.n	8001492 <bmp2_compute_meas_time+0x76>
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode] + standby_time[conf->odr];
 800146e:	68bb      	ldr	r3, [r7, #8]
 8001470:	78db      	ldrb	r3, [r3, #3]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	3348      	adds	r3, #72	@ 0x48
 8001476:	443b      	add	r3, r7
 8001478:	f853 2c18 	ldr.w	r2, [r3, #-24]
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	789b      	ldrb	r3, [r3, #2]
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	3348      	adds	r3, #72	@ 0x48
 8001484:	443b      	add	r3, r7
 8001486:	f853 3c38 	ldr.w	r3, [r3, #-56]
 800148a:	441a      	add	r2, r3
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 8001490:	e00c      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
        else
        {
            /* Time in microseconds */
            (*sampling_time) = measurement_time[conf->os_mode];
 8001492:	68bb      	ldr	r3, [r7, #8]
 8001494:	78db      	ldrb	r3, [r3, #3]
 8001496:	009b      	lsls	r3, r3, #2
 8001498:	3348      	adds	r3, #72	@ 0x48
 800149a:	443b      	add	r3, r7
 800149c:	f853 2c18 	ldr.w	r2, [r3, #-24]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	601a      	str	r2, [r3, #0]
        if (dev->power_mode == BMP2_POWERMODE_NORMAL)
 80014a4:	e002      	b.n	80014ac <bmp2_compute_meas_time+0x90>
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 80014a6:	23ff      	movs	r3, #255	@ 0xff
 80014a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }

    return rslt;
 80014ac:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3748      	adds	r7, #72	@ 0x48
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bdb0      	pop	{r4, r5, r7, pc}
 80014b8:	0800d388 	.word	0x0800d388
 80014bc:	0800d39c 	.word	0x0800d39c

080014c0 <null_ptr_check>:
/*!
 * @brief This internal API is used to check for null-pointers in the device
 * structure.
 */
static int8_t null_ptr_check(const struct bmp2_dev *dev)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL))
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <null_ptr_check+0x26>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d007      	beq.n	80014e6 <null_ptr_check+0x26>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	691b      	ldr	r3, [r3, #16]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d003      	beq.n	80014e6 <null_ptr_check+0x26>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	695b      	ldr	r3, [r3, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d102      	bne.n	80014ec <null_ptr_check+0x2c>
    {
        /* Null-pointer found */
        rslt = BMP2_E_NULL_PTR;
 80014e6:	23ff      	movs	r3, #255	@ 0xff
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e001      	b.n	80014f0 <null_ptr_check+0x30>
    }
    else
    {
        rslt = BMP2_OK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80014f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014f4:	4618      	mov	r0, r3
 80014f6:	3714      	adds	r7, #20
 80014f8:	46bd      	mov	sp, r7
 80014fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fe:	4770      	bx	lr

08001500 <interleave_data>:
/*!
 * @brief This internal API interleaves the register addresses and respective
 * register data for a burst write
 */
static void interleave_data(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8001500:	b480      	push	{r7}
 8001502:	b087      	sub	sp, #28
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	607a      	str	r2, [r7, #4]
 800150c:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 800150e:	2301      	movs	r3, #1
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	e015      	b.n	8001540 <interleave_data+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	697b      	ldr	r3, [r7, #20]
 8001518:	441a      	add	r2, r3
 800151a:	697b      	ldr	r3, [r7, #20]
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3b01      	subs	r3, #1
 8001520:	68b9      	ldr	r1, [r7, #8]
 8001522:	440b      	add	r3, r1
 8001524:	7812      	ldrb	r2, [r2, #0]
 8001526:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	441a      	add	r2, r3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	68b9      	ldr	r1, [r7, #8]
 8001534:	440b      	add	r3, r1
 8001536:	7812      	ldrb	r2, [r2, #0]
 8001538:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 800153a:	697b      	ldr	r3, [r7, #20]
 800153c:	3301      	adds	r3, #1
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d3e5      	bcc.n	8001514 <interleave_data+0x14>
    }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	371c      	adds	r7, #28
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <get_calib_param>:
/*!
 * @brief This API is used to read the calibration parameters used
 * for calculating the compensated data.
 */
static int8_t get_calib_param(struct bmp2_dev *dev)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b08a      	sub	sp, #40	@ 0x28
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t temp[BMP2_CALIB_DATA_SIZE] = { 0 };
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	f107 0310 	add.w	r3, r7, #16
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	609a      	str	r2, [r3, #8]
 800156e:	60da      	str	r2, [r3, #12]
 8001570:	611a      	str	r2, [r3, #16]
 8001572:	751a      	strb	r2, [r3, #20]

    rslt = bmp2_get_regs(BMP2_REG_DIG_T1_LSB, temp, BMP2_CALIB_DATA_SIZE, dev);
 8001574:	f107 010c 	add.w	r1, r7, #12
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2219      	movs	r2, #25
 800157c:	2088      	movs	r0, #136	@ 0x88
 800157e:	f7ff fd7c 	bl	800107a <bmp2_get_regs>
 8001582:	4603      	mov	r3, r0
 8001584:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    if (rslt == BMP2_OK)
 8001588:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800158c:	2b00      	cmp	r3, #0
 800158e:	d177      	bne.n	8001680 <get_calib_param+0x12a>
    {
        dev->calib_param.dig_t1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T1_MSB_POS], temp[BMP2_DIG_T1_LSB_POS]));
 8001590:	7b7b      	ldrb	r3, [r7, #13]
 8001592:	021b      	lsls	r3, r3, #8
 8001594:	b21a      	sxth	r2, r3
 8001596:	7b3b      	ldrb	r3, [r7, #12]
 8001598:	b21b      	sxth	r3, r3
 800159a:	4313      	orrs	r3, r2
 800159c:	b21b      	sxth	r3, r3
 800159e:	b29a      	uxth	r2, r3
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	839a      	strh	r2, [r3, #28]
        dev->calib_param.dig_t2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T2_MSB_POS], temp[BMP2_DIG_T2_LSB_POS]));
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	021b      	lsls	r3, r3, #8
 80015a8:	b21a      	sxth	r2, r3
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21a      	sxth	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	83da      	strh	r2, [r3, #30]
        dev->calib_param.dig_t3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_T3_MSB_POS], temp[BMP2_DIG_T3_LSB_POS]));
 80015b6:	7c7b      	ldrb	r3, [r7, #17]
 80015b8:	021b      	lsls	r3, r3, #8
 80015ba:	b21a      	sxth	r2, r3
 80015bc:	7c3b      	ldrb	r3, [r7, #16]
 80015be:	b21b      	sxth	r3, r3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	b21a      	sxth	r2, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	841a      	strh	r2, [r3, #32]
        dev->calib_param.dig_p1 = (uint16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P1_MSB_POS], temp[BMP2_DIG_P1_LSB_POS]));
 80015c8:	7cfb      	ldrb	r3, [r7, #19]
 80015ca:	021b      	lsls	r3, r3, #8
 80015cc:	b21a      	sxth	r2, r3
 80015ce:	7cbb      	ldrb	r3, [r7, #18]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	4313      	orrs	r3, r2
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	b29a      	uxth	r2, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	845a      	strh	r2, [r3, #34]	@ 0x22
        dev->calib_param.dig_p2 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P2_MSB_POS], temp[BMP2_DIG_P2_LSB_POS]));
 80015dc:	7d7b      	ldrb	r3, [r7, #21]
 80015de:	021b      	lsls	r3, r3, #8
 80015e0:	b21a      	sxth	r2, r3
 80015e2:	7d3b      	ldrb	r3, [r7, #20]
 80015e4:	b21b      	sxth	r3, r3
 80015e6:	4313      	orrs	r3, r2
 80015e8:	b21a      	sxth	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	849a      	strh	r2, [r3, #36]	@ 0x24
        dev->calib_param.dig_p3 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P3_MSB_POS], temp[BMP2_DIG_P3_LSB_POS]));
 80015ee:	7dfb      	ldrb	r3, [r7, #23]
 80015f0:	021b      	lsls	r3, r3, #8
 80015f2:	b21a      	sxth	r2, r3
 80015f4:	7dbb      	ldrb	r3, [r7, #22]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	84da      	strh	r2, [r3, #38]	@ 0x26
        dev->calib_param.dig_p4 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P4_MSB_POS], temp[BMP2_DIG_P4_LSB_POS]));
 8001600:	7e7b      	ldrb	r3, [r7, #25]
 8001602:	021b      	lsls	r3, r3, #8
 8001604:	b21a      	sxth	r2, r3
 8001606:	7e3b      	ldrb	r3, [r7, #24]
 8001608:	b21b      	sxth	r3, r3
 800160a:	4313      	orrs	r3, r2
 800160c:	b21a      	sxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	851a      	strh	r2, [r3, #40]	@ 0x28
        dev->calib_param.dig_p5 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P5_MSB_POS], temp[BMP2_DIG_P5_LSB_POS]));
 8001612:	7efb      	ldrb	r3, [r7, #27]
 8001614:	021b      	lsls	r3, r3, #8
 8001616:	b21a      	sxth	r2, r3
 8001618:	7ebb      	ldrb	r3, [r7, #26]
 800161a:	b21b      	sxth	r3, r3
 800161c:	4313      	orrs	r3, r2
 800161e:	b21a      	sxth	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	855a      	strh	r2, [r3, #42]	@ 0x2a
        dev->calib_param.dig_p6 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P6_MSB_POS], temp[BMP2_DIG_P6_LSB_POS]));
 8001624:	7f7b      	ldrb	r3, [r7, #29]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	b21a      	sxth	r2, r3
 800162a:	7f3b      	ldrb	r3, [r7, #28]
 800162c:	b21b      	sxth	r3, r3
 800162e:	4313      	orrs	r3, r2
 8001630:	b21a      	sxth	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	859a      	strh	r2, [r3, #44]	@ 0x2c
        dev->calib_param.dig_p7 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P7_MSB_POS], temp[BMP2_DIG_P7_LSB_POS]));
 8001636:	7ffb      	ldrb	r3, [r7, #31]
 8001638:	021b      	lsls	r3, r3, #8
 800163a:	b21a      	sxth	r2, r3
 800163c:	7fbb      	ldrb	r3, [r7, #30]
 800163e:	b21b      	sxth	r3, r3
 8001640:	4313      	orrs	r3, r2
 8001642:	b21a      	sxth	r2, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	85da      	strh	r2, [r3, #46]	@ 0x2e
        dev->calib_param.dig_p8 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P8_MSB_POS], temp[BMP2_DIG_P8_LSB_POS]));
 8001648:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	b21a      	sxth	r2, r3
 8001650:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001654:	b21b      	sxth	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b21a      	sxth	r2, r3
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	861a      	strh	r2, [r3, #48]	@ 0x30
        dev->calib_param.dig_p9 = (int16_t) (BMP2_MSBLSB_TO_U16(temp[BMP2_DIG_P9_MSB_POS], temp[BMP2_DIG_P9_LSB_POS]));
 800165e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001662:	021b      	lsls	r3, r3, #8
 8001664:	b21a      	sxth	r2, r3
 8001666:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800166a:	b21b      	sxth	r3, r3
 800166c:	4313      	orrs	r3, r2
 800166e:	b21a      	sxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	865a      	strh	r2, [r3, #50]	@ 0x32
        dev->calib_param.dig_p10 = (int8_t) ((uint8_t)(temp[BMP2_DIG_P10_POS]));
 8001674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001678:	b25a      	sxtb	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    return rslt;
 8001680:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8001684:	4618      	mov	r0, r3
 8001686:	3728      	adds	r7, #40	@ 0x28
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <conf_sensor>:

/*!
 * @brief This internal API to reset the sensor, restore/set conf, restore/set mode
 */
static int8_t conf_sensor(uint8_t mode, const struct bmp2_config *conf, struct bmp2_dev *dev)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint8_t temp[2] = { 0, 0 };
 800169a:	2300      	movs	r3, #0
 800169c:	82bb      	strh	r3, [r7, #20]
    uint8_t reg_addr[2] = { BMP2_REG_CTRL_MEAS, BMP2_REG_CONFIG };
 800169e:	f24f 53f4 	movw	r3, #62964	@ 0xf5f4
 80016a2:	823b      	strh	r3, [r7, #16]

    if (conf != NULL)
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d074      	beq.n	8001794 <conf_sensor+0x108>
    {
        rslt = bmp2_get_regs(BMP2_REG_CTRL_MEAS, temp, 2, dev);
 80016aa:	f107 0114 	add.w	r1, r7, #20
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2202      	movs	r2, #2
 80016b2:	20f4      	movs	r0, #244	@ 0xf4
 80016b4:	f7ff fce1 	bl	800107a <bmp2_get_regs>
 80016b8:	4603      	mov	r3, r0
 80016ba:	75fb      	strb	r3, [r7, #23]

        if (rslt == BMP2_OK)
 80016bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d169      	bne.n	8001798 <conf_sensor+0x10c>
        {
            /* Here the intention is to put the device to sleep
             * within the shortest period of time
             */
            rslt = bmp2_soft_reset(dev);
 80016c4:	6878      	ldr	r0, [r7, #4]
 80016c6:	f7ff fd82 	bl	80011ce <bmp2_soft_reset>
 80016ca:	4603      	mov	r3, r0
 80016cc:	75fb      	strb	r3, [r7, #23]

            if (rslt == BMP2_OK)
 80016ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d160      	bne.n	8001798 <conf_sensor+0x10c>
            {
                set_os_mode(temp, conf);
 80016d6:	f107 0314 	add.w	r3, r7, #20
 80016da:	68b9      	ldr	r1, [r7, #8]
 80016dc:	4618      	mov	r0, r3
 80016de:	f000 f861 	bl	80017a4 <set_os_mode>
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_STANDBY_DURN, conf->odr);
 80016e2:	7d7b      	ldrb	r3, [r7, #21]
 80016e4:	b25b      	sxtb	r3, r3
 80016e6:	f003 031f 	and.w	r3, r3, #31
 80016ea:	b25a      	sxtb	r2, r3
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	789b      	ldrb	r3, [r3, #2]
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	b25b      	sxtb	r3, r3
 80016f4:	4313      	orrs	r3, r2
 80016f6:	b25b      	sxtb	r3, r3
 80016f8:	b2db      	uxtb	r3, r3
 80016fa:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS(temp[1], BMP2_FILTER, conf->filter);
 80016fc:	7d7b      	ldrb	r3, [r7, #21]
 80016fe:	b25b      	sxtb	r3, r3
 8001700:	f023 031c 	bic.w	r3, r3, #28
 8001704:	b25a      	sxtb	r2, r3
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	b25b      	sxtb	r3, r3
 800170e:	f003 031c 	and.w	r3, r3, #28
 8001712:	b25b      	sxtb	r3, r3
 8001714:	4313      	orrs	r3, r2
 8001716:	b25b      	sxtb	r3, r3
 8001718:	b2db      	uxtb	r3, r3
 800171a:	757b      	strb	r3, [r7, #21]
                temp[1] = BMP2_SET_BITS_POS_0(temp[1], BMP2_SPI3_ENABLE, conf->spi3w_en);
 800171c:	7d7b      	ldrb	r3, [r7, #21]
 800171e:	b25b      	sxtb	r3, r3
 8001720:	f023 0301 	bic.w	r3, r3, #1
 8001724:	b25a      	sxtb	r2, r3
 8001726:	68bb      	ldr	r3, [r7, #8]
 8001728:	795b      	ldrb	r3, [r3, #5]
 800172a:	b25b      	sxtb	r3, r3
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	b25b      	sxtb	r3, r3
 8001732:	4313      	orrs	r3, r2
 8001734:	b25b      	sxtb	r3, r3
 8001736:	b2db      	uxtb	r3, r3
 8001738:	757b      	strb	r3, [r7, #21]

                rslt = bmp2_set_regs(reg_addr, temp, 2, dev);
 800173a:	f107 0114 	add.w	r1, r7, #20
 800173e:	f107 0010 	add.w	r0, r7, #16
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2202      	movs	r2, #2
 8001746:	f7ff fcd0 	bl	80010ea <bmp2_set_regs>
 800174a:	4603      	mov	r3, r0
 800174c:	75fb      	strb	r3, [r7, #23]

                if ((rslt == BMP2_OK) && (mode != BMP2_POWERMODE_SLEEP))
 800174e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d120      	bne.n	8001798 <conf_sensor+0x10c>
 8001756:	7bfb      	ldrb	r3, [r7, #15]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d01d      	beq.n	8001798 <conf_sensor+0x10c>
                {
                    dev->power_mode = mode;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7bfa      	ldrb	r2, [r7, #15]
 8001760:	761a      	strb	r2, [r3, #24]

                    /* Write only the power mode register in a separate write */
                    temp[0] = BMP2_SET_BITS_POS_0(temp[0], BMP2_POWERMODE, mode);
 8001762:	7d3b      	ldrb	r3, [r7, #20]
 8001764:	b25b      	sxtb	r3, r3
 8001766:	f023 0303 	bic.w	r3, r3, #3
 800176a:	b25a      	sxtb	r2, r3
 800176c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001770:	f003 0303 	and.w	r3, r3, #3
 8001774:	b25b      	sxtb	r3, r3
 8001776:	4313      	orrs	r3, r2
 8001778:	b25b      	sxtb	r3, r3
 800177a:	b2db      	uxtb	r3, r3
 800177c:	753b      	strb	r3, [r7, #20]
                    rslt = bmp2_set_regs(reg_addr, temp, 1, dev);
 800177e:	f107 0114 	add.w	r1, r7, #20
 8001782:	f107 0010 	add.w	r0, r7, #16
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2201      	movs	r2, #1
 800178a:	f7ff fcae 	bl	80010ea <bmp2_set_regs>
 800178e:	4603      	mov	r3, r0
 8001790:	75fb      	strb	r3, [r7, #23]
 8001792:	e001      	b.n	8001798 <conf_sensor+0x10c>
            }
        }
    }
    else
    {
        rslt = BMP2_E_NULL_PTR;
 8001794:	23ff      	movs	r3, #255	@ 0xff
 8001796:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 8001798:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <set_os_mode>:
/*!
 *  @brief This internal API is used to set the over-sampling rate of temperature and pressure
 *  based on the over-sampling mode.
 */
static void set_os_mode(uint8_t *reg_data, const struct bmp2_config *conf)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
 80017ac:	6039      	str	r1, [r7, #0]
    switch (conf->os_mode)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	78db      	ldrb	r3, [r3, #3]
 80017b2:	2b04      	cmp	r3, #4
 80017b4:	f200 808b 	bhi.w	80018ce <set_os_mode+0x12a>
 80017b8:	a201      	add	r2, pc, #4	@ (adr r2, 80017c0 <set_os_mode+0x1c>)
 80017ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017be:	bf00      	nop
 80017c0:	080017d5 	.word	0x080017d5
 80017c4:	08001807 	.word	0x08001807
 80017c8:	08001839 	.word	0x08001839
 80017cc:	0800186b 	.word	0x0800186b
 80017d0:	0800189d 	.word	0x0800189d
    {
        case BMP2_OS_MODE_ULTRA_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b25b      	sxtb	r3, r3
 80017da:	f003 031f 	and.w	r3, r3, #31
 80017de:	b25b      	sxtb	r3, r3
 80017e0:	f043 0320 	orr.w	r3, r3, #32
 80017e4:	b25b      	sxtb	r3, r3
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_1X);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	b25b      	sxtb	r3, r3
 80017f2:	f023 031c 	bic.w	r3, r3, #28
 80017f6:	b25b      	sxtb	r3, r3
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	b25b      	sxtb	r3, r3
 80017fe:	b2da      	uxtb	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	701a      	strb	r2, [r3, #0]
            break;
 8001804:	e064      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_LOW_POWER:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	b25b      	sxtb	r3, r3
 800180c:	f003 031f 	and.w	r3, r3, #31
 8001810:	b25b      	sxtb	r3, r3
 8001812:	f043 0320 	orr.w	r3, r3, #32
 8001816:	b25b      	sxtb	r3, r3
 8001818:	b2da      	uxtb	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_2X);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	781b      	ldrb	r3, [r3, #0]
 8001822:	b25b      	sxtb	r3, r3
 8001824:	f023 031c 	bic.w	r3, r3, #28
 8001828:	b25b      	sxtb	r3, r3
 800182a:	f043 0308 	orr.w	r3, r3, #8
 800182e:	b25b      	sxtb	r3, r3
 8001830:	b2da      	uxtb	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	701a      	strb	r2, [r3, #0]
            break;
 8001836:	e04b      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_STANDARD_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	b25b      	sxtb	r3, r3
 800183e:	f003 031f 	and.w	r3, r3, #31
 8001842:	b25b      	sxtb	r3, r3
 8001844:	f043 0320 	orr.w	r3, r3, #32
 8001848:	b25b      	sxtb	r3, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_4X);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	b25b      	sxtb	r3, r3
 8001856:	f023 031c 	bic.w	r3, r3, #28
 800185a:	b25b      	sxtb	r3, r3
 800185c:	f043 030c 	orr.w	r3, r3, #12
 8001860:	b25b      	sxtb	r3, r3
 8001862:	b2da      	uxtb	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	701a      	strb	r2, [r3, #0]
            break;
 8001868:	e032      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_1X);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	b25b      	sxtb	r3, r3
 8001870:	f003 031f 	and.w	r3, r3, #31
 8001874:	b25b      	sxtb	r3, r3
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	b25b      	sxtb	r3, r3
 800187c:	b2da      	uxtb	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_8X);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	781b      	ldrb	r3, [r3, #0]
 8001886:	b25b      	sxtb	r3, r3
 8001888:	f023 031c 	bic.w	r3, r3, #28
 800188c:	b25b      	sxtb	r3, r3
 800188e:	f043 0310 	orr.w	r3, r3, #16
 8001892:	b25b      	sxtb	r3, r3
 8001894:	b2da      	uxtb	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	701a      	strb	r2, [r3, #0]
            break;
 800189a:	e019      	b.n	80018d0 <set_os_mode+0x12c>
        case BMP2_OS_MODE_ULTRA_HIGH_RESOLUTION:
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_TEMP, BMP2_OS_2X);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b25b      	sxtb	r3, r3
 80018a2:	f003 031f 	and.w	r3, r3, #31
 80018a6:	b25b      	sxtb	r3, r3
 80018a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	701a      	strb	r2, [r3, #0]
            reg_data[0] = BMP2_SET_BITS(reg_data[0], BMP2_OS_PRES, BMP2_OS_16X);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	b25b      	sxtb	r3, r3
 80018ba:	f023 031c 	bic.w	r3, r3, #28
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	f043 0314 	orr.w	r3, r3, #20
 80018c4:	b25b      	sxtb	r3, r3
 80018c6:	b2da      	uxtb	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	701a      	strb	r2, [r3, #0]
            break;
 80018cc:	e000      	b.n	80018d0 <set_os_mode+0x12c>
        default:
            break;
 80018ce:	bf00      	nop
    }
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure and temperature
 *  data and store it in the bmp2_uncomp_data structure instance.
 */
static int8_t parse_sensor_data(const uint8_t *reg_data, struct bmp2_uncomp_data *uncomp_data)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_msb = (uint32_t)reg_data[0] << 12;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	031b      	lsls	r3, r3, #12
 80018ec:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 4;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	3301      	adds	r3, #1
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	011b      	lsls	r3, r3, #4
 80018f6:	613b      	str	r3, [r7, #16]
    data_xlsb = (uint32_t)reg_data[2] >> 4;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3302      	adds	r3, #2
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	091b      	lsrs	r3, r3, #4
 8001900:	b2db      	uxtb	r3, r3
 8001902:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 8001904:	697a      	ldr	r2, [r7, #20]
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	431a      	orrs	r2, r3
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	431a      	orrs	r2, r3
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	605a      	str	r2, [r3, #4]

    /* Store the parsed register values for temperature data */
    data_msb = (int32_t)reg_data[3] << 12;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	3303      	adds	r3, #3
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	031b      	lsls	r3, r3, #12
 800191a:	617b      	str	r3, [r7, #20]
    data_lsb = (int32_t)reg_data[4] << 4;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	3304      	adds	r3, #4
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	011b      	lsls	r3, r3, #4
 8001924:	613b      	str	r3, [r7, #16]
    data_xlsb = (int32_t)reg_data[5] >> 4;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	3305      	adds	r3, #5
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	091b      	lsrs	r3, r3, #4
 800192e:	b2db      	uxtb	r3, r3
 8001930:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = (int32_t)(data_msb | data_lsb | data_xlsb);
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	431a      	orrs	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4313      	orrs	r3, r2
 800193c:	461a      	mov	r2, r3
 800193e:	683b      	ldr	r3, [r7, #0]
 8001940:	601a      	str	r2, [r3, #0]

    rslt = st_check_boundaries((int32_t)uncomp_data->temperature, (int32_t)uncomp_data->pressure);
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	4619      	mov	r1, r3
 800194c:	4610      	mov	r0, r2
 800194e:	f000 fae3 	bl	8001f18 <st_check_boundaries>
 8001952:	4603      	mov	r3, r0
 8001954:	72fb      	strb	r3, [r7, #11]

    return rslt;
 8001956:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 800195a:	4618      	mov	r0, r3
 800195c:	3718      	adds	r7, #24
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
	...

08001964 <compensate_temperature>:
 * uncompensated temperature. This API uses double floating precision.
 */
static int8_t compensate_temperature(double *comp_temperature,
                                     const struct bmp2_uncomp_data *uncomp_data,
                                     struct bmp2_dev *dev)
{
 8001964:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001968:	b08c      	sub	sp, #48	@ 0x30
 800196a:	af00      	add	r7, sp, #0
 800196c:	60f8      	str	r0, [r7, #12]
 800196e:	60b9      	str	r1, [r7, #8]
 8001970:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double temperature;

    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4618      	mov	r0, r3
 800197e:	f7fe fdf1 	bl	8000564 <__aeabi_i2d>
 8001982:	f04f 0200 	mov.w	r2, #0
 8001986:	4b6c      	ldr	r3, [pc, #432]	@ (8001b38 <compensate_temperature+0x1d4>)
 8001988:	f7fe ff80 	bl	800088c <__aeabi_ddiv>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	4614      	mov	r4, r2
 8001992:	461d      	mov	r5, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8b9b      	ldrh	r3, [r3, #28]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdd3 	bl	8000544 <__aeabi_ui2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b66      	ldr	r3, [pc, #408]	@ (8001b3c <compensate_temperature+0x1d8>)
 80019a4:	f7fe ff72 	bl	800088c <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4620      	mov	r0, r4
 80019ae:	4629      	mov	r1, r5
 80019b0:	f7fe fc8a 	bl	80002c8 <__aeabi_dsub>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4614      	mov	r4, r2
 80019ba:	461d      	mov	r5, r3
           ((double) dev->calib_param.dig_t2);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdce 	bl	8000564 <__aeabi_i2d>
 80019c8:	4602      	mov	r2, r0
 80019ca:	460b      	mov	r3, r1
    var1 = (((double) uncomp_data->temperature) / 16384.0 - ((double) dev->calib_param.dig_t1) / 1024.0) *
 80019cc:	4620      	mov	r0, r4
 80019ce:	4629      	mov	r1, r5
 80019d0:	f7fe fe32 	bl	8000638 <__aeabi_dmul>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 =
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdbf 	bl	8000564 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 80019ee:	f7fe ff4d 	bl	800088c <__aeabi_ddiv>
 80019f2:	4602      	mov	r2, r0
 80019f4:	460b      	mov	r3, r1
 80019f6:	4614      	mov	r4, r2
 80019f8:	461d      	mov	r5, r3
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	8b9b      	ldrh	r3, [r3, #28]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fda0 	bl	8000544 <__aeabi_ui2d>
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b4d      	ldr	r3, [pc, #308]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a0a:	f7fe ff3f 	bl	800088c <__aeabi_ddiv>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f7fe fc57 	bl	80002c8 <__aeabi_dsub>
 8001a1a:	4602      	mov	r2, r0
 8001a1c:	460b      	mov	r3, r1
 8001a1e:	4614      	mov	r4, r2
 8001a20:	461d      	mov	r5, r3
         (((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0)) *
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fd9c 	bl	8000564 <__aeabi_i2d>
 8001a2c:	f04f 0200 	mov.w	r2, #0
 8001a30:	f04f 4382 	mov.w	r3, #1090519040	@ 0x41000000
 8001a34:	f7fe ff2a 	bl	800088c <__aeabi_ddiv>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	460b      	mov	r3, r1
 8001a3c:	4690      	mov	r8, r2
 8001a3e:	4699      	mov	r9, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	8b9b      	ldrh	r3, [r3, #28]
 8001a44:	4618      	mov	r0, r3
 8001a46:	f7fe fd7d 	bl	8000544 <__aeabi_ui2d>
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b40 <compensate_temperature+0x1dc>)
 8001a50:	f7fe ff1c 	bl	800088c <__aeabi_ddiv>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4640      	mov	r0, r8
 8001a5a:	4649      	mov	r1, r9
 8001a5c:	f7fe fc34 	bl	80002c8 <__aeabi_dsub>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
        ((((double) uncomp_data->temperature) / 131072.0 - ((double) dev->calib_param.dig_t1) / 8192.0) *
 8001a64:	4620      	mov	r0, r4
 8001a66:	4629      	mov	r1, r5
 8001a68:	f7fe fde6 	bl	8000638 <__aeabi_dmul>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	460b      	mov	r3, r1
 8001a70:	4614      	mov	r4, r2
 8001a72:	461d      	mov	r5, r3
        ((double) dev->calib_param.dig_t3);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd72 	bl	8000564 <__aeabi_i2d>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
    var2 =
 8001a84:	4620      	mov	r0, r4
 8001a86:	4629      	mov	r1, r5
 8001a88:	f7fe fdd6 	bl	8000638 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	e9c7 2304 	strd	r2, r3, [r7, #16]

    dev->calib_param.t_fine = (int32_t) (var1 + var2);
 8001a94:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001a98:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a9c:	f7fe fc16 	bl	80002cc <__adddf3>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	4610      	mov	r0, r2
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	f7ff f876 	bl	8000b98 <__aeabi_d2iz>
 8001aac:	4602      	mov	r2, r0
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	639a      	str	r2, [r3, #56]	@ 0x38
    temperature = (var1 + var2) / 5120.0;
 8001ab2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aba:	f7fe fc07 	bl	80002cc <__adddf3>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	4610      	mov	r0, r2
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	f04f 0200 	mov.w	r2, #0
 8001aca:	4b1e      	ldr	r3, [pc, #120]	@ (8001b44 <compensate_temperature+0x1e0>)
 8001acc:	f7fe fede 	bl	800088c <__aeabi_ddiv>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	e9c7 2308 	strd	r2, r3, [r7, #32]

    if (temperature < BMP2_MIN_TEMP_DOUBLE)
 8001ad8:	f04f 0200 	mov.w	r2, #0
 8001adc:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001ade:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ae2:	f7ff f81b 	bl	8000b1c <__aeabi_dcmplt>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <compensate_temperature+0x198>
    {
        temperature = BMP2_MIN_TEMP_DOUBLE;
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <compensate_temperature+0x1e4>)
 8001af2:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MIN_TEMP;
 8001af6:	2301      	movs	r3, #1
 8001af8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    if (temperature > BMP2_MAX_TEMP_DOUBLE)
 8001afc:	f04f 0200 	mov.w	r2, #0
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b02:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b06:	f7ff f827 	bl	8000b58 <__aeabi_dcmpgt>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <compensate_temperature+0x1bc>
    {
        temperature = BMP2_MAX_TEMP_DOUBLE;
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	4b0d      	ldr	r3, [pc, #52]	@ (8001b4c <compensate_temperature+0x1e8>)
 8001b16:	e9c7 2308 	strd	r2, r3, [r7, #32]
        rslt = BMP2_W_MAX_TEMP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    (*comp_temperature) = temperature;
 8001b20:	68f9      	ldr	r1, [r7, #12]
 8001b22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001b26:	e9c1 2300 	strd	r2, r3, [r1]

    return rslt;
 8001b2a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3730      	adds	r7, #48	@ 0x30
 8001b32:	46bd      	mov	sp, r7
 8001b34:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b38:	40d00000 	.word	0x40d00000
 8001b3c:	40900000 	.word	0x40900000
 8001b40:	40c00000 	.word	0x40c00000
 8001b44:	40b40000 	.word	0x40b40000
 8001b48:	c0440000 	.word	0xc0440000
 8001b4c:	40554000 	.word	0x40554000

08001b50 <compensate_pressure>:
 * uncompensated pressure. This API uses double floating precision.
 */
static int8_t compensate_pressure(double *comp_pressure,
                                  const struct bmp2_uncomp_data *uncomp_data,
                                  const struct bmp2_dev *dev)
{
 8001b50:	b5b0      	push	{r4, r5, r7, lr}
 8001b52:	b08c      	sub	sp, #48	@ 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
    int8_t rslt = BMP2_OK;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    double var1, var2;
    double pressure = 0.0;
 8001b62:	f04f 0200 	mov.w	r2, #0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	e9c7 2308 	strd	r2, r3, [r7, #32]

    var1 = ((double) dev->calib_param.t_fine / 2.0) - 64000.0;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe fcf6 	bl	8000564 <__aeabi_i2d>
 8001b78:	f04f 0200 	mov.w	r2, #0
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	f7fe fe84 	bl	800088c <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	4610      	mov	r0, r2
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	4bcb      	ldr	r3, [pc, #812]	@ (8001ec0 <compensate_pressure+0x370>)
 8001b92:	f7fe fb99 	bl	80002c8 <__aeabi_dsub>
 8001b96:	4602      	mov	r2, r0
 8001b98:	460b      	mov	r3, r1
 8001b9a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    var2 = var1 * var1 * ((double) dev->calib_param.dig_p6) / 32768.0;
 8001b9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ba2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ba6:	f7fe fd47 	bl	8000638 <__aeabi_dmul>
 8001baa:	4602      	mov	r2, r0
 8001bac:	460b      	mov	r3, r1
 8001bae:	4614      	mov	r4, r2
 8001bb0:	461d      	mov	r5, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	@ 0x2c
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcd3 	bl	8000564 <__aeabi_i2d>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	4620      	mov	r0, r4
 8001bc4:	4629      	mov	r1, r5
 8001bc6:	f7fe fd37 	bl	8000638 <__aeabi_dmul>
 8001bca:	4602      	mov	r2, r0
 8001bcc:	460b      	mov	r3, r1
 8001bce:	4610      	mov	r0, r2
 8001bd0:	4619      	mov	r1, r3
 8001bd2:	f04f 0200 	mov.w	r2, #0
 8001bd6:	4bbb      	ldr	r3, [pc, #748]	@ (8001ec4 <compensate_pressure+0x374>)
 8001bd8:	f7fe fe58 	bl	800088c <__aeabi_ddiv>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = var2 + var1 * ((double) dev->calib_param.dig_p5) * 2.0;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f9b3 302a 	ldrsh.w	r3, [r3, #42]	@ 0x2a
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7fe fcba 	bl	8000564 <__aeabi_i2d>
 8001bf0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bf4:	f7fe fd20 	bl	8000638 <__aeabi_dmul>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	4610      	mov	r0, r2
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	f7fe fb62 	bl	80002cc <__adddf3>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	460b      	mov	r3, r1
 8001c0c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c10:	f7fe fb5c 	bl	80002cc <__adddf3>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var2 = (var2 / 4.0) + (((double) dev->calib_param.dig_p4) * 65536.0);
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	4ba9      	ldr	r3, [pc, #676]	@ (8001ec8 <compensate_pressure+0x378>)
 8001c22:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c26:	f7fe fe31 	bl	800088c <__aeabi_ddiv>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	460b      	mov	r3, r1
 8001c2e:	4614      	mov	r4, r2
 8001c30:	461d      	mov	r5, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	@ 0x28
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7fe fc93 	bl	8000564 <__aeabi_i2d>
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	4ba2      	ldr	r3, [pc, #648]	@ (8001ecc <compensate_pressure+0x37c>)
 8001c44:	f7fe fcf8 	bl	8000638 <__aeabi_dmul>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	4629      	mov	r1, r5
 8001c50:	f7fe fb3c 	bl	80002cc <__adddf3>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	e9c7 2304 	strd	r2, r3, [r7, #16]
    var1 = (((double)dev->calib_param.dig_p3) * var1 * var1 / 524288.0 + ((double)dev->calib_param.dig_p2) * var1) /
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	@ 0x26
 8001c62:	4618      	mov	r0, r3
 8001c64:	f7fe fc7e 	bl	8000564 <__aeabi_i2d>
 8001c68:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c6c:	f7fe fce4 	bl	8000638 <__aeabi_dmul>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	4610      	mov	r0, r2
 8001c76:	4619      	mov	r1, r3
 8001c78:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c7c:	f7fe fcdc 	bl	8000638 <__aeabi_dmul>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	4610      	mov	r0, r2
 8001c86:	4619      	mov	r1, r3
 8001c88:	f04f 0200 	mov.w	r2, #0
 8001c8c:	4b90      	ldr	r3, [pc, #576]	@ (8001ed0 <compensate_pressure+0x380>)
 8001c8e:	f7fe fdfd 	bl	800088c <__aeabi_ddiv>
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4614      	mov	r4, r2
 8001c98:	461d      	mov	r5, r3
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	@ 0x24
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc5f 	bl	8000564 <__aeabi_i2d>
 8001ca6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001caa:	f7fe fcc5 	bl	8000638 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe fb09 	bl	80002cc <__adddf3>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4610      	mov	r0, r2
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f04f 0200 	mov.w	r2, #0
 8001cc6:	4b82      	ldr	r3, [pc, #520]	@ (8001ed0 <compensate_pressure+0x380>)
 8001cc8:	f7fe fde0 	bl	800088c <__aeabi_ddiv>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	e9c7 2306 	strd	r2, r3, [r7, #24]
           524288.0;
    var1 = (1.0 + var1 / 32768.0) * ((double) dev->calib_param.dig_p1);
 8001cd4:	f04f 0200 	mov.w	r2, #0
 8001cd8:	4b7a      	ldr	r3, [pc, #488]	@ (8001ec4 <compensate_pressure+0x374>)
 8001cda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001cde:	f7fe fdd5 	bl	800088c <__aeabi_ddiv>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4610      	mov	r0, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	f04f 0200 	mov.w	r2, #0
 8001cee:	4b79      	ldr	r3, [pc, #484]	@ (8001ed4 <compensate_pressure+0x384>)
 8001cf0:	f7fe faec 	bl	80002cc <__adddf3>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7fe fc1f 	bl	8000544 <__aeabi_ui2d>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	4629      	mov	r1, r5
 8001d0e:	f7fe fc93 	bl	8000638 <__aeabi_dmul>
 8001d12:	4602      	mov	r2, r0
 8001d14:	460b      	mov	r3, r1
 8001d16:	e9c7 2306 	strd	r2, r3, [r7, #24]

    if (var1 < 0 || var1 > 0)
 8001d1a:	f04f 0200 	mov.w	r2, #0
 8001d1e:	f04f 0300 	mov.w	r3, #0
 8001d22:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d26:	f7fe fef9 	bl	8000b1c <__aeabi_dcmplt>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10b      	bne.n	8001d48 <compensate_pressure+0x1f8>
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d3c:	f7fe ff0c 	bl	8000b58 <__aeabi_dcmpgt>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	f000 80de 	beq.w	8001f04 <compensate_pressure+0x3b4>
    {
        pressure = 1048576.0 - (double)uncomp_data->pressure;
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7fe fbf9 	bl	8000544 <__aeabi_ui2d>
 8001d52:	4602      	mov	r2, r0
 8001d54:	460b      	mov	r3, r1
 8001d56:	f04f 0000 	mov.w	r0, #0
 8001d5a:	495f      	ldr	r1, [pc, #380]	@ (8001ed8 <compensate_pressure+0x388>)
 8001d5c:	f7fe fab4 	bl	80002c8 <__aeabi_dsub>
 8001d60:	4602      	mov	r2, r0
 8001d62:	460b      	mov	r3, r1
 8001d64:	e9c7 2308 	strd	r2, r3, [r7, #32]
        pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8001d68:	f04f 0200 	mov.w	r2, #0
 8001d6c:	4b5b      	ldr	r3, [pc, #364]	@ (8001edc <compensate_pressure+0x38c>)
 8001d6e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d72:	f7fe fd8b 	bl	800088c <__aeabi_ddiv>
 8001d76:	4602      	mov	r2, r0
 8001d78:	460b      	mov	r3, r1
 8001d7a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001d7e:	f7fe faa3 	bl	80002c8 <__aeabi_dsub>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	4610      	mov	r0, r2
 8001d88:	4619      	mov	r1, r3
 8001d8a:	a347      	add	r3, pc, #284	@ (adr r3, 8001ea8 <compensate_pressure+0x358>)
 8001d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d90:	f7fe fc52 	bl	8000638 <__aeabi_dmul>
 8001d94:	4602      	mov	r2, r0
 8001d96:	460b      	mov	r3, r1
 8001d98:	4610      	mov	r0, r2
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001da0:	f7fe fd74 	bl	800088c <__aeabi_ddiv>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	e9c7 2308 	strd	r2, r3, [r7, #32]
        var1 = ((double)dev->calib_param.dig_p9) * pressure * pressure / 2147483648.0;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f9b3 3032 	ldrsh.w	r3, [r3, #50]	@ 0x32
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbd6 	bl	8000564 <__aeabi_i2d>
 8001db8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dbc:	f7fe fc3c 	bl	8000638 <__aeabi_dmul>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dcc:	f7fe fc34 	bl	8000638 <__aeabi_dmul>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	460b      	mov	r3, r1
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	4b40      	ldr	r3, [pc, #256]	@ (8001ee0 <compensate_pressure+0x390>)
 8001dde:	f7fe fd55 	bl	800088c <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
        var2 = pressure * ((double)dev->calib_param.dig_p8) / 32768.0;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbb7 	bl	8000564 <__aeabi_i2d>
 8001df6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001dfa:	f7fe fc1d 	bl	8000638 <__aeabi_dmul>
 8001dfe:	4602      	mov	r2, r0
 8001e00:	460b      	mov	r3, r1
 8001e02:	4610      	mov	r0, r2
 8001e04:	4619      	mov	r1, r3
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec4 <compensate_pressure+0x374>)
 8001e0c:	f7fe fd3e 	bl	800088c <__aeabi_ddiv>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	e9c7 2304 	strd	r2, r3, [r7, #16]

        pressure = pressure + (var1 + var2 + ((double)dev->calib_param.dig_p7)) / 16.0;
 8001e18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001e1c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001e20:	f7fe fa54 	bl	80002cc <__adddf3>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4614      	mov	r4, r2
 8001e2a:	461d      	mov	r5, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	@ 0x2e
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7fe fb96 	bl	8000564 <__aeabi_i2d>
 8001e38:	4602      	mov	r2, r0
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	4620      	mov	r0, r4
 8001e3e:	4629      	mov	r1, r5
 8001e40:	f7fe fa44 	bl	80002cc <__adddf3>
 8001e44:	4602      	mov	r2, r0
 8001e46:	460b      	mov	r3, r1
 8001e48:	4610      	mov	r0, r2
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	4b24      	ldr	r3, [pc, #144]	@ (8001ee4 <compensate_pressure+0x394>)
 8001e52:	f7fe fd1b 	bl	800088c <__aeabi_ddiv>
 8001e56:	4602      	mov	r2, r0
 8001e58:	460b      	mov	r3, r1
 8001e5a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e5e:	f7fe fa35 	bl	80002cc <__adddf3>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	e9c7 2308 	strd	r2, r3, [r7, #32]

        if (pressure < BMP2_MIN_PRES_DOUBLE)
 8001e6a:	a311      	add	r3, pc, #68	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e70:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e74:	f7fe fe52 	bl	8000b1c <__aeabi_dcmplt>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d007      	beq.n	8001e8e <compensate_pressure+0x33e>
        {
            pressure = BMP2_MIN_PRES_DOUBLE;
 8001e7e:	a30c      	add	r3, pc, #48	@ (adr r3, 8001eb0 <compensate_pressure+0x360>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MIN_PRES;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        if (pressure > BMP2_MAX_PRES_DOUBLE)
 8001e8e:	a30a      	add	r3, pc, #40	@ (adr r3, 8001eb8 <compensate_pressure+0x368>)
 8001e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e94:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001e98:	f7fe fe5e 	bl	8000b58 <__aeabi_dcmpgt>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	e022      	b.n	8001ee8 <compensate_pressure+0x398>
 8001ea2:	bf00      	nop
 8001ea4:	f3af 8000 	nop.w
 8001ea8:	00000000 	.word	0x00000000
 8001eac:	40b86a00 	.word	0x40b86a00
 8001eb0:	00000000 	.word	0x00000000
 8001eb4:	40dd4c00 	.word	0x40dd4c00
 8001eb8:	00000000 	.word	0x00000000
 8001ebc:	40fadb00 	.word	0x40fadb00
 8001ec0:	40ef4000 	.word	0x40ef4000
 8001ec4:	40e00000 	.word	0x40e00000
 8001ec8:	40100000 	.word	0x40100000
 8001ecc:	40f00000 	.word	0x40f00000
 8001ed0:	41200000 	.word	0x41200000
 8001ed4:	3ff00000 	.word	0x3ff00000
 8001ed8:	41300000 	.word	0x41300000
 8001edc:	40b00000 	.word	0x40b00000
 8001ee0:	41e00000 	.word	0x41e00000
 8001ee4:	40300000 	.word	0x40300000
 8001ee8:	d007      	beq.n	8001efa <compensate_pressure+0x3aa>
        {
            pressure = BMP2_MAX_PRES_DOUBLE;
 8001eea:	a309      	add	r3, pc, #36	@ (adr r3, 8001f10 <compensate_pressure+0x3c0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	e9c7 2308 	strd	r2, r3, [r7, #32]
            rslt = BMP2_W_MAX_PRES;
 8001ef4:	2304      	movs	r3, #4
 8001ef6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        (*comp_pressure) = pressure;
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001f00:	e9c1 2300 	strd	r2, r3, [r1]
    }

    return rslt;
 8001f04:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	@ 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f10:	00000000 	.word	0x00000000
 8001f14:	40fadb00 	.word	0x40fadb00

08001f18 <st_check_boundaries>:
/*!
 * @This internal API checks whether the uncompensated temperature and
 * uncompensated pressure are within the range
 */
static int8_t st_check_boundaries(int32_t utemperature, int32_t upressure)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b085      	sub	sp, #20
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	6039      	str	r1, [r7, #0]
    int8_t rslt = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	73fb      	strb	r3, [r7, #15]

    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in valid range */
    if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	db03      	blt.n	8001f34 <st_check_boundaries+0x1c>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	dd09      	ble.n	8001f48 <st_check_boundaries+0x30>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	db06      	blt.n	8001f48 <st_check_boundaries+0x30>
        (utemperature >= BMP2_ST_ADC_T_MIN && utemperature <= BMP2_ST_ADC_T_MAX))
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4a18      	ldr	r2, [pc, #96]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	dc02      	bgt.n	8001f48 <st_check_boundaries+0x30>
    {
        rslt = BMP2_E_UNCOMP_PRESS_RANGE;
 8001f42:	23fa      	movs	r3, #250	@ 0xfa
 8001f44:	73fb      	strb	r3, [r7, #15]
 8001f46:	e023      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated temperature in not valid range AND uncompensated pressure in valid range */
    else if ((utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX) &&
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	db03      	blt.n	8001f56 <st_check_boundaries+0x3e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a13      	ldr	r2, [pc, #76]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	dd09      	ble.n	8001f6a <st_check_boundaries+0x52>
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	db06      	blt.n	8001f6a <st_check_boundaries+0x52>
             (upressure >= BMP2_ST_ADC_P_MIN && upressure <= BMP2_ST_ADC_P_MAX))
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	4a10      	ldr	r2, [pc, #64]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	dc02      	bgt.n	8001f6a <st_check_boundaries+0x52>
    {
        rslt = BMP2_E_UNCOMP_TEMP_RANGE;
 8001f64:	23fb      	movs	r3, #251	@ 0xfb
 8001f66:	73fb      	strb	r3, [r7, #15]
 8001f68:	e012      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    /* Check Uncompensated pressure in not valid range AND uncompensated temperature in not valid range */
    else if ((upressure < BMP2_ST_ADC_P_MIN || upressure > BMP2_ST_ADC_P_MAX) &&
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	db03      	blt.n	8001f78 <st_check_boundaries+0x60>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	4a0b      	ldr	r2, [pc, #44]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	dd09      	ble.n	8001f8c <st_check_boundaries+0x74>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	db03      	blt.n	8001f86 <st_check_boundaries+0x6e>
             (utemperature < BMP2_ST_ADC_T_MIN || utemperature > BMP2_ST_ADC_T_MAX))
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	4a07      	ldr	r2, [pc, #28]	@ (8001fa0 <st_check_boundaries+0x88>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	dd02      	ble.n	8001f8c <st_check_boundaries+0x74>
    {
        rslt = BMP2_E_UNCOMP_TEMP_AND_PRESS_RANGE;
 8001f86:	23f9      	movs	r3, #249	@ 0xf9
 8001f88:	73fb      	strb	r3, [r7, #15]
 8001f8a:	e001      	b.n	8001f90 <st_check_boundaries+0x78>
    }
    else
    {
        rslt = BMP2_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8001f90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	000ffff0 	.word	0x000ffff0

08001fa4 <BMP2_Init>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
int8_t BMP2_Init(struct bmp2_dev* dev)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint32_t meas_time;
  struct bmp2_config conf;

  rslt = bmp2_init(dev);
 8001fac:	6878      	ldr	r0, [r7, #4]
 8001fae:	f7ff f839 	bl	8001024 <bmp2_init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]

  /* Always read the current settings before writing, especially when all the configuration is not modified */
  rslt = bmp2_get_config(&conf, dev);
 8001fb6:	f107 0308 	add.w	r3, r7, #8
 8001fba:	6879      	ldr	r1, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	f7ff f91e 	bl	80011fe <bmp2_get_config>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	75fb      	strb	r3, [r7, #23]

  /* Configuring the over-sampling mode, filter coefficient and output data rate */
  /* Overwrite the desired settings */
  conf.filter = BMP2_FILTER_COEFF_8;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	733b      	strb	r3, [r7, #12]
  /* Over-sampling mode is set as ultra low resolution i.e., os_pres = 1x and os_temp = 1x */
  conf.os_mode = BMP2_OS_MODE_ULTRA_LOW_POWER;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	72fb      	strb	r3, [r7, #11]
  /* Setting the output data rate */
  conf.odr = BMP2_ODR_250_MS;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	72bb      	strb	r3, [r7, #10]

  rslt = bmp2_set_config(&conf, dev);
 8001fd2:	f107 0308 	add.w	r3, r7, #8
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f950 	bl	800127e <bmp2_set_config>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	75fb      	strb	r3, [r7, #23]

  /* Set normal power mode */
  rslt = bmp2_set_power_mode(BMP2_POWERMODE_NORMAL, &conf, dev);
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	2003      	movs	r0, #3
 8001fec:	f7ff f982 	bl	80012f4 <bmp2_set_power_mode>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	75fb      	strb	r3, [r7, #23]

  /* Calculate measurement time in microseconds */
  rslt = bmp2_compute_meas_time(&meas_time, &conf, dev);
 8001ff4:	f107 0108 	add.w	r1, r7, #8
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	687a      	ldr	r2, [r7, #4]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f7ff fa0c 	bl	800141c <bmp2_compute_meas_time>
 8002004:	4603      	mov	r3, r0
 8002006:	75fb      	strb	r3, [r7, #23]

  return rslt;
 8002008:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <bmp2_spi_read>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	60b9      	str	r1, [r7, #8]
 800201c:	607a      	str	r2, [r7, #4]
 800201e:	603b      	str	r3, [r7, #0]
 8002020:	4603      	mov	r3, r0
 8002022:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI read routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 8002028:	2300      	movs	r3, #0
 800202a:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	6858      	ldr	r0, [r3, #4]
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	891b      	ldrh	r3, [r3, #8]
 8002038:	2200      	movs	r2, #0
 800203a:	4619      	mov	r1, r3
 800203c:	f001 fda4 	bl	8003b88 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI , &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	6818      	ldr	r0, [r3, #0]
 8002044:	f107 010f 	add.w	r1, r7, #15
 8002048:	2305      	movs	r3, #5
 800204a:	2201      	movs	r2, #1
 800204c:	f002 ff7b 	bl	8004f46 <HAL_SPI_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Receive( hbmp2->SPI,  reg_data, length,            BMP2_TIMEOUT);
 8002054:	693b      	ldr	r3, [r7, #16]
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2305      	movs	r3, #5
 800205e:	68b9      	ldr	r1, [r7, #8]
 8002060:	f003 f8e6 	bl	8005230 <HAL_SPI_Receive>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	7dbb      	ldrb	r3, [r7, #22]
 800206a:	4413      	add	r3, r2
 800206c:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	6858      	ldr	r0, [r3, #4]
 8002072:	693b      	ldr	r3, [r7, #16]
 8002074:	891b      	ldrh	r3, [r3, #8]
 8002076:	2201      	movs	r2, #1
 8002078:	4619      	mov	r1, r3
 800207a:	f001 fd85 	bl	8003b88 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 800207e:	7dbb      	ldrb	r3, [r7, #22]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <bmp2_spi_read+0x74>
    iError = -1;
 8002084:	23ff      	movs	r3, #255	@ 0xff
 8002086:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002088:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800208c:	4618      	mov	r0, r3
 800208e:	3718      	adds	r7, #24
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}

08002094 <bmp2_spi_write>:
 *  @retval BMP2_INTF_RET_SUCCESS -> Success.
 *  @retval != BMP2_INTF_RET_SUCCESS -> Failure.
 *
 */
BMP2_INTF_RET_TYPE bmp2_spi_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t length, void *intf_ptr)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60b9      	str	r1, [r7, #8]
 800209c:	607a      	str	r2, [r7, #4]
 800209e:	603b      	str	r3, [r7, #0]
 80020a0:	4603      	mov	r3, r0
 80020a2:	73fb      	strb	r3, [r7, #15]
  /* Implement the SPI write routine according to the target machine. */
  HAL_StatusTypeDef status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	75bb      	strb	r3, [r7, #22]
  int8_t iError = BMP2_INTF_RET_SUCCESS;
 80020a8:	2300      	movs	r3, #0
 80020aa:	75fb      	strb	r3, [r7, #23]
  BMP2_HandleTypeDef* hbmp2 = (BMP2_HandleTypeDef*)intf_ptr;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	613b      	str	r3, [r7, #16]

  /* Software slave selection procedure */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_RESET);
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	6858      	ldr	r0, [r3, #4]
 80020b4:	693b      	ldr	r3, [r7, #16]
 80020b6:	891b      	ldrh	r3, [r3, #8]
 80020b8:	2200      	movs	r2, #0
 80020ba:	4619      	mov	r1, r3
 80020bc:	f001 fd64 	bl	8003b88 <HAL_GPIO_WritePin>

  /* Data exchange */
  status  = HAL_SPI_Transmit(hbmp2->SPI, &reg_addr, BMP2_REG_ADDR_LEN, BMP2_TIMEOUT);
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	6818      	ldr	r0, [r3, #0]
 80020c4:	f107 010f 	add.w	r1, r7, #15
 80020c8:	2305      	movs	r3, #5
 80020ca:	2201      	movs	r2, #1
 80020cc:	f002 ff3b 	bl	8004f46 <HAL_SPI_Transmit>
 80020d0:	4603      	mov	r3, r0
 80020d2:	75bb      	strb	r3, [r7, #22]
  status += HAL_SPI_Transmit(hbmp2->SPI, (uint8_t*)reg_data, length,   BMP2_TIMEOUT);
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	6818      	ldr	r0, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	b29a      	uxth	r2, r3
 80020dc:	2305      	movs	r3, #5
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	f002 ff31 	bl	8004f46 <HAL_SPI_Transmit>
 80020e4:	4603      	mov	r3, r0
 80020e6:	461a      	mov	r2, r3
 80020e8:	7dbb      	ldrb	r3, [r7, #22]
 80020ea:	4413      	add	r3, r2
 80020ec:	75bb      	strb	r3, [r7, #22]

  /* Disable selected slaves */
  HAL_GPIO_WritePin(hbmp2->CS_Port, hbmp2->CS_Pin, GPIO_PIN_SET);
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	6858      	ldr	r0, [r3, #4]
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	891b      	ldrh	r3, [r3, #8]
 80020f6:	2201      	movs	r2, #1
 80020f8:	4619      	mov	r1, r3
 80020fa:	f001 fd45 	bl	8003b88 <HAL_GPIO_WritePin>

  // The BMP2xx API calls for 0 return value as a success, and -1 returned as failure
  if (status != HAL_OK)
 80020fe:	7dbb      	ldrb	r3, [r7, #22]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <bmp2_spi_write+0x74>
    iError = -1;
 8002104:	23ff      	movs	r3, #255	@ 0xff
 8002106:	75fb      	strb	r3, [r7, #23]

  return iError;
 8002108:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <bmp2_delay_us>:
 *  @param[in] intf_ptr   : Interface pointer
 *
 *  @return void.
 */
void bmp2_delay_us(uint32_t period_us, void *intf_ptr)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  UNUSED(intf_ptr);
  HAL_Delay(period_us / 1000uL);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a05      	ldr	r2, [pc, #20]	@ (8002138 <bmp2_delay_us+0x24>)
 8002122:	fba2 2303 	umull	r2, r3, r2, r3
 8002126:	099b      	lsrs	r3, r3, #6
 8002128:	4618      	mov	r0, r3
 800212a:	f001 f9b9 	bl	80034a0 <HAL_Delay>
}
 800212e:	bf00      	nop
 8002130:	3708      	adds	r7, #8
 8002132:	46bd      	mov	sp, r7
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	10624dd3 	.word	0x10624dd3

0800213c <BMP2_ReadData>:
 *  @retval 0 -> Success.
 *  @retval <0 -> Failure.
 *
 */
int8_t BMP2_ReadData(struct bmp2_dev *dev, double* press, double* temp)
{
 800213c:	b590      	push	{r4, r7, lr}
 800213e:	b08b      	sub	sp, #44	@ 0x2c
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  int8_t rslt = BMP2_E_NULL_PTR;
 8002148:	23ff      	movs	r3, #255	@ 0xff
 800214a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  struct bmp2_status status;
  struct bmp2_data comp_data;
  int8_t try = BMP2_GET_MAX_RETRY(dev);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	899b      	ldrh	r3, [r3, #12]
 8002154:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  do {
    /* Read sensor status */
    rslt = bmp2_get_status(&status, dev);
 8002158:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800215c:	68f9      	ldr	r1, [r7, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f7ff f89c 	bl	800129c <bmp2_get_status>
 8002164:	4603      	mov	r3, r0
 8002166:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    /* Read compensated data */
    rslt = bmp2_get_sensor_data(&comp_data, dev);
 800216a:	f107 0310 	add.w	r3, r7, #16
 800216e:	68f9      	ldr	r1, [r7, #12]
 8002170:	4618      	mov	r0, r3
 8002172:	f7ff f8d4 	bl	800131e <bmp2_get_sensor_data>
 8002176:	4603      	mov	r3, r0
 8002178:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    *temp = comp_data.temperature;
 800217c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002180:	6879      	ldr	r1, [r7, #4]
 8002182:	e9c1 2300 	strd	r2, r3, [r1]
    *press = comp_data.pressure / 100.0;
 8002186:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800218a:	f04f 0200 	mov.w	r2, #0
 800218e:	4b1c      	ldr	r3, [pc, #112]	@ (8002200 <BMP2_ReadData+0xc4>)
 8002190:	f7fe fb7c 	bl	800088c <__aeabi_ddiv>
 8002194:	4602      	mov	r2, r0
 8002196:	460b      	mov	r3, r1
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	e9c1 2300 	strd	r2, r3, [r1]
    try--;
 800219e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	3b01      	subs	r3, #1
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (status.measuring != BMP2_MEAS_DONE && try > 0);
 80021ac:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <BMP2_ReadData+0x80>
 80021b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	dccd      	bgt.n	8002158 <BMP2_ReadData+0x1c>

  /* Save reading result in sensor handler */
  BMP2_GET_PRESS(dev) = *press;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	68f9      	ldr	r1, [r7, #12]
 80021c4:	684c      	ldr	r4, [r1, #4]
 80021c6:	4610      	mov	r0, r2
 80021c8:	4619      	mov	r1, r3
 80021ca:	f7fe fd2d 	bl	8000c28 <__aeabi_d2f>
 80021ce:	4603      	mov	r3, r0
 80021d0:	6163      	str	r3, [r4, #20]
  BMP2_GET_TEMP(dev) = *temp;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d8:	68f9      	ldr	r1, [r7, #12]
 80021da:	684c      	ldr	r4, [r1, #4]
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fd22 	bl	8000c28 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
 80021e6:	6123      	str	r3, [r4, #16]
  BMP2_GET_STATUS(dev) = rslt;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80021f0:	729a      	strb	r2, [r3, #10]

  return rslt;
 80021f2:	f997 3026 	ldrsb.w	r3, [r7, #38]	@ 0x26
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	372c      	adds	r7, #44	@ 0x2c
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd90      	pop	{r4, r7, pc}
 80021fe:	bf00      	nop
 8002200:	40590000 	.word	0x40590000

08002204 <FAN_PWM_Init>:
  * @brief Initialize PWM fan control
  * @param[in] hfan   : Fan PWM handler
  * @retval None
  */
void FAN_PWM_Init(FAN_PWM_Handle_TypeDef* hfan)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (hfan->Output.Duty) : (100.0f - hfan->Output.Duty);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	7b1b      	ldrb	r3, [r3, #12]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d103      	bne.n	800221c <FAN_PWM_Init+0x18>
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	edd3 7a02 	vldr	s15, [r3, #8]
 800221a:	e006      	b.n	800222a <FAN_PWM_Init+0x26>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002222:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002240 <FAN_PWM_Init+0x3c>
 8002226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hfan->Output));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4618      	mov	r0, r3
 8002234:	f000 f8a8 	bl	8002388 <PWM_Init>
}
 8002238:	bf00      	nop
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	42c80000 	.word	0x42c80000

08002244 <FAN_PWM_WriteDuty>:
  * @param[in/out] hfan   : Fan PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void FAN_PWM_WriteDuty(FAN_PWM_Handle_TypeDef* hfan, float duty)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b084      	sub	sp, #16
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	ed87 0a00 	vstr	s0, [r7]
  const float minDuty = 60.0f; // Minimum duty cycle for the fan to start
 8002250:	4b27      	ldr	r3, [pc, #156]	@ (80022f0 <FAN_PWM_WriteDuty+0xac>)
 8002252:	60fb      	str	r3, [r7, #12]

  // Clamp the duty cycle to the valid range [0.0, 100.0]
  if (duty < 0.0f) {
 8002254:	edd7 7a00 	vldr	s15, [r7]
 8002258:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800225c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002260:	d503      	bpl.n	800226a <FAN_PWM_WriteDuty+0x26>
    duty = 0.0f;
 8002262:	f04f 0300 	mov.w	r3, #0
 8002266:	603b      	str	r3, [r7, #0]
 8002268:	e00a      	b.n	8002280 <FAN_PWM_WriteDuty+0x3c>
  } else if (duty > 100.0f) {
 800226a:	edd7 7a00 	vldr	s15, [r7]
 800226e:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227a:	dd01      	ble.n	8002280 <FAN_PWM_WriteDuty+0x3c>
    duty = 100.0f;
 800227c:	4b1e      	ldr	r3, [pc, #120]	@ (80022f8 <FAN_PWM_WriteDuty+0xb4>)
 800227e:	603b      	str	r3, [r7, #0]
  }

  // Map the duty cycle to the new range [minDuty, 100.0]
  if (duty > 0.0f) {
 8002280:	edd7 7a00 	vldr	s15, [r7]
 8002284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800228c:	dd13      	ble.n	80022b6 <FAN_PWM_WriteDuty+0x72>
      duty = minDuty + (duty * (100.0f - minDuty) / 100.0f);
 800228e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 8002292:	edd7 7a03 	vldr	s15, [r7, #12]
 8002296:	ee37 7a67 	vsub.f32	s14, s14, s15
 800229a:	edd7 7a00 	vldr	s15, [r7]
 800229e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a2:	eddf 6a14 	vldr	s13, [pc, #80]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 80022a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022aa:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b2:	edc7 7a00 	vstr	s15, [r7]
  }

  hfan->Output.Duty = (hfan->ActiveState == FAN_ON_HIGH) ? (duty) : (100.0f - duty);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	7b1b      	ldrb	r3, [r3, #12]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d006      	beq.n	80022cc <FAN_PWM_WriteDuty+0x88>
 80022be:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80022f4 <FAN_PWM_WriteDuty+0xb0>
 80022c2:	edd7 7a00 	vldr	s15, [r7]
 80022c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ca:	e001      	b.n	80022d0 <FAN_PWM_WriteDuty+0x8c>
 80022cc:	edd7 7a00 	vldr	s15, [r7]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hfan->Output), hfan->Output.Duty);
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	edd3 7a02 	vldr	s15, [r3, #8]
 80022de:	eeb0 0a67 	vmov.f32	s0, s15
 80022e2:	4610      	mov	r0, r2
 80022e4:	f000 f868 	bl	80023b8 <PWM_WriteDuty>
}
 80022e8:	bf00      	nop
 80022ea:	3710      	adds	r7, #16
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	42700000 	.word	0x42700000
 80022f4:	42c80000 	.word	0x42c80000
 80022f8:	42c80000 	.word	0x42c80000

080022fc <HEATER_PWM_Init>:
  * @brief Initialize PWM heater control
  * @param[in] hhtr   : Heater PWM handler
  * @retval None
  */
void HEATER_PWM_Init(HEATER_PWM_Handle_TypeDef* hhtr)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (hhtr->Output.Duty) : (100.0f - hhtr->Output.Duty);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	7b1b      	ldrb	r3, [r3, #12]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d103      	bne.n	8002314 <HEATER_PWM_Init+0x18>
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002312:	e006      	b.n	8002322 <HEATER_PWM_Init+0x26>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	edd3 7a02 	vldr	s15, [r3, #8]
 800231a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8002338 <HEATER_PWM_Init+0x3c>
 800231e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_Init(&(hhtr->Output));
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4618      	mov	r0, r3
 800232c:	f000 f82c 	bl	8002388 <PWM_Init>
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	42c80000 	.word	0x42c80000

0800233c <HEATER_PWM_WriteDuty>:
  * @param[in/out] hhtr   : Heater PWM handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void HEATER_PWM_WriteDuty(HEATER_PWM_Handle_TypeDef* hhtr, float duty)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b082      	sub	sp, #8
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	ed87 0a00 	vstr	s0, [r7]
  hhtr->Output.Duty = (hhtr->ActiveState == HEATER_ON_HIGH) ? (duty) : (100.0f - duty);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7b1b      	ldrb	r3, [r3, #12]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d006      	beq.n	800235e <HEATER_PWM_WriteDuty+0x22>
 8002350:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8002384 <HEATER_PWM_WriteDuty+0x48>
 8002354:	edd7 7a00 	vldr	s15, [r7]
 8002358:	ee77 7a67 	vsub.f32	s15, s14, s15
 800235c:	e001      	b.n	8002362 <HEATER_PWM_WriteDuty+0x26>
 800235e:	edd7 7a00 	vldr	s15, [r7]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	edc3 7a02 	vstr	s15, [r3, #8]
  PWM_WriteDuty(&(hhtr->Output), hhtr->Output.Duty);
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002370:	eeb0 0a67 	vmov.f32	s0, s15
 8002374:	4610      	mov	r0, r2
 8002376:	f000 f81f 	bl	80023b8 <PWM_WriteDuty>
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	42c80000 	.word	0x42c80000

08002388 <PWM_Init>:
  * @brief Initialize PWM output
  * @param[in/out] hpwm   : PWM output handler
  * @retval None
  */
void PWM_Init(PWM_Handle_TypeDef* hpwm)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b082      	sub	sp, #8
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  PWM_WriteDuty(hpwm, hpwm->Duty);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	edd3 7a02 	vldr	s15, [r3, #8]
 8002396:	eeb0 0a67 	vmov.f32	s0, s15
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f000 f80c 	bl	80023b8 <PWM_WriteDuty>
  HAL_TIM_PWM_Start(hpwm->Timer, hpwm->Channel);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	4619      	mov	r1, r3
 80023aa:	4610      	mov	r0, r2
 80023ac:	f003 fdbe 	bl	8005f2c <HAL_TIM_PWM_Start>
}
 80023b0:	bf00      	nop
 80023b2:	3708      	adds	r7, #8
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <PWM_WriteDuty>:
  * @param[in/out] hpwm   : PWM output handler
  * @param[in]     duty   : PWM duty cycle in percents (0. - 100.)
  * @retval None
  */
void PWM_WriteDuty(PWM_Handle_TypeDef* hpwm, float duty)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
 80023c0:	ed87 0a00 	vstr	s0, [r7]
  // Saturate duty cycle value
  if(duty < 0.0f)
 80023c4:	edd7 7a00 	vldr	s15, [r7]
 80023c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023d0:	d503      	bpl.n	80023da <PWM_WriteDuty+0x22>
    duty = 0.0;
 80023d2:	f04f 0300 	mov.w	r3, #0
 80023d6:	603b      	str	r3, [r7, #0]
 80023d8:	e00a      	b.n	80023f0 <PWM_WriteDuty+0x38>
  else if(duty > 100.0f)
 80023da:	edd7 7a00 	vldr	s15, [r7]
 80023de:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800249c <PWM_WriteDuty+0xe4>
 80023e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ea:	dd01      	ble.n	80023f0 <PWM_WriteDuty+0x38>
    duty = 100.0f;
 80023ec:	4b2c      	ldr	r3, [pc, #176]	@ (80024a0 <PWM_WriteDuty+0xe8>)
 80023ee:	603b      	str	r3, [r7, #0]
  // Write duty to handle field
  hpwm->Duty = duty;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	609a      	str	r2, [r3, #8]
  // Compute Capture/Compare Register value
  int COMPARE = (duty * (__HAL_TIM_GET_AUTORELOAD(hpwm->Timer)+1)) / 100;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023fe:	3301      	adds	r3, #1
 8002400:	ee07 3a90 	vmov	s15, r3
 8002404:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002408:	edd7 7a00 	vldr	s15, [r7]
 800240c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002410:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800249c <PWM_WriteDuty+0xe4>
 8002414:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002418:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800241c:	ee17 3a90 	vmov	r3, s15
 8002420:	60fb      	str	r3, [r7, #12]
  // Write value to register
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d105      	bne.n	8002436 <PWM_WriteDuty+0x7e>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68fa      	ldr	r2, [r7, #12]
 8002432:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002434:	e02c      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b04      	cmp	r3, #4
 800243c:	d105      	bne.n	800244a <PWM_WriteDuty+0x92>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002448:	e022      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b08      	cmp	r3, #8
 8002450:	d105      	bne.n	800245e <PWM_WriteDuty+0xa6>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	681a      	ldr	r2, [r3, #0]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 800245c:	e018      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	2b0c      	cmp	r3, #12
 8002464:	d105      	bne.n	8002472 <PWM_WriteDuty+0xba>
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8002470:	e00e      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	2b10      	cmp	r3, #16
 8002478:	d105      	bne.n	8002486 <PWM_WriteDuty+0xce>
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8002484:	e004      	b.n	8002490 <PWM_WriteDuty+0xd8>
  __HAL_TIM_SET_COMPARE(hpwm->Timer, hpwm->Channel, COMPARE);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681a      	ldr	r2, [r3, #0]
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8002490:	bf00      	nop
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	42c80000 	.word	0x42c80000
 80024a0:	42c80000 	.word	0x42c80000

080024a4 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b08c      	sub	sp, #48	@ 0x30
 80024a8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024aa:	f107 031c 	add.w	r3, r7, #28
 80024ae:	2200      	movs	r2, #0
 80024b0:	601a      	str	r2, [r3, #0]
 80024b2:	605a      	str	r2, [r3, #4]
 80024b4:	609a      	str	r2, [r3, #8]
 80024b6:	60da      	str	r2, [r3, #12]
 80024b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80024ba:	4b86      	ldr	r3, [pc, #536]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024be:	4a85      	ldr	r2, [pc, #532]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024c0:	f043 0310 	orr.w	r3, r3, #16
 80024c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024c6:	4b83      	ldr	r3, [pc, #524]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ca:	f003 0310 	and.w	r3, r3, #16
 80024ce:	61bb      	str	r3, [r7, #24]
 80024d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024d2:	4b80      	ldr	r3, [pc, #512]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d6:	4a7f      	ldr	r2, [pc, #508]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024d8:	f043 0304 	orr.w	r3, r3, #4
 80024dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80024de:	4b7d      	ldr	r3, [pc, #500]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e2:	f003 0304 	and.w	r3, r3, #4
 80024e6:	617b      	str	r3, [r7, #20]
 80024e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80024ea:	4b7a      	ldr	r3, [pc, #488]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ee:	4a79      	ldr	r2, [pc, #484]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80024f6:	4b77      	ldr	r3, [pc, #476]	@ (80026d4 <MX_GPIO_Init+0x230>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024fe:	613b      	str	r3, [r7, #16]
 8002500:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002502:	4b74      	ldr	r3, [pc, #464]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	4a73      	ldr	r2, [pc, #460]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	6313      	str	r3, [r2, #48]	@ 0x30
 800250e:	4b71      	ldr	r3, [pc, #452]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	60fb      	str	r3, [r7, #12]
 8002518:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800251a:	4b6e      	ldr	r3, [pc, #440]	@ (80026d4 <MX_GPIO_Init+0x230>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251e:	4a6d      	ldr	r2, [pc, #436]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002520:	f043 0302 	orr.w	r3, r3, #2
 8002524:	6313      	str	r3, [r2, #48]	@ 0x30
 8002526:	4b6b      	ldr	r3, [pc, #428]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002532:	4b68      	ldr	r3, [pc, #416]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	4a67      	ldr	r2, [pc, #412]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002538:	f043 0308 	orr.w	r3, r3, #8
 800253c:	6313      	str	r3, [r2, #48]	@ 0x30
 800253e:	4b65      	ldr	r3, [pc, #404]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	f003 0308 	and.w	r3, r3, #8
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800254a:	4b62      	ldr	r3, [pc, #392]	@ (80026d4 <MX_GPIO_Init+0x230>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a61      	ldr	r2, [pc, #388]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b5f      	ldr	r3, [pc, #380]	@ (80026d4 <MX_GPIO_Init+0x230>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800255e:	603b      	str	r3, [r7, #0]
 8002560:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMP280_SPI_CS1_GPIO_Port, BMP280_SPI_CS1_Pin, GPIO_PIN_RESET);
 8002562:	2200      	movs	r2, #0
 8002564:	2110      	movs	r1, #16
 8002566:	485c      	ldr	r0, [pc, #368]	@ (80026d8 <MX_GPIO_Init+0x234>)
 8002568:	f001 fb0e 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800256c:	2200      	movs	r2, #0
 800256e:	f244 4181 	movw	r1, #17537	@ 0x4481
 8002572:	485a      	ldr	r0, [pc, #360]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002574:	f001 fb08 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002578:	2200      	movs	r2, #0
 800257a:	2140      	movs	r1, #64	@ 0x40
 800257c:	4858      	ldr	r0, [pc, #352]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 800257e:	f001 fb03 	bl	8003b88 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BMP280_SPI_CS1_Pin;
 8002582:	2310      	movs	r3, #16
 8002584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002586:	2301      	movs	r3, #1
 8002588:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800258a:	2300      	movs	r3, #0
 800258c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800258e:	2300      	movs	r3, #0
 8002590:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BMP280_SPI_CS1_GPIO_Port, &GPIO_InitStruct);
 8002592:	f107 031c 	add.w	r3, r7, #28
 8002596:	4619      	mov	r1, r3
 8002598:	484f      	ldr	r0, [pc, #316]	@ (80026d8 <MX_GPIO_Init+0x234>)
 800259a:	f001 f949 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800259e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80025a4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80025a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025aa:	2300      	movs	r3, #0
 80025ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	4619      	mov	r1, r3
 80025b4:	484b      	ldr	r0, [pc, #300]	@ (80026e4 <MX_GPIO_Init+0x240>)
 80025b6:	f001 f93b 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80025ba:	2332      	movs	r3, #50	@ 0x32
 80025bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025be:	2302      	movs	r3, #2
 80025c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c2:	2300      	movs	r3, #0
 80025c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025c6:	2303      	movs	r3, #3
 80025c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ca:	230b      	movs	r3, #11
 80025cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025ce:	f107 031c 	add.w	r3, r7, #28
 80025d2:	4619      	mov	r1, r3
 80025d4:	4843      	ldr	r0, [pc, #268]	@ (80026e4 <MX_GPIO_Init+0x240>)
 80025d6:	f001 f92b 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80025da:	2386      	movs	r3, #134	@ 0x86
 80025dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025e6:	2303      	movs	r3, #3
 80025e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80025ea:	230b      	movs	r3, #11
 80025ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ee:	f107 031c 	add.w	r3, r7, #28
 80025f2:	4619      	mov	r1, r3
 80025f4:	483c      	ldr	r0, [pc, #240]	@ (80026e8 <MX_GPIO_Init+0x244>)
 80025f6:	f001 f91b 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|Fan_Pin|LD3_Pin|LD2_Pin;
 80025fa:	f244 4381 	movw	r3, #17537	@ 0x4481
 80025fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002600:	2301      	movs	r3, #1
 8002602:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002604:	2300      	movs	r3, #0
 8002606:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002608:	2300      	movs	r3, #0
 800260a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800260c:	f107 031c 	add.w	r3, r7, #28
 8002610:	4619      	mov	r1, r3
 8002612:	4832      	ldr	r0, [pc, #200]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002614:	f001 f90c 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002618:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800261c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800261e:	2302      	movs	r3, #2
 8002620:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002622:	2300      	movs	r3, #0
 8002624:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002626:	2303      	movs	r3, #3
 8002628:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800262a:	230b      	movs	r3, #11
 800262c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800262e:	f107 031c 	add.w	r3, r7, #28
 8002632:	4619      	mov	r1, r3
 8002634:	4829      	ldr	r0, [pc, #164]	@ (80026dc <MX_GPIO_Init+0x238>)
 8002636:	f001 f8fb 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 800263a:	2340      	movs	r3, #64	@ 0x40
 800263c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263e:	2301      	movs	r3, #1
 8002640:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800264a:	f107 031c 	add.w	r3, r7, #28
 800264e:	4619      	mov	r1, r3
 8002650:	4823      	ldr	r0, [pc, #140]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 8002652:	f001 f8ed 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002656:	2380      	movs	r3, #128	@ 0x80
 8002658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800265a:	2300      	movs	r3, #0
 800265c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002662:	f107 031c 	add.w	r3, r7, #28
 8002666:	4619      	mov	r1, r3
 8002668:	481d      	ldr	r0, [pc, #116]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 800266a:	f001 f8e1 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800266e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002672:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002674:	2302      	movs	r3, #2
 8002676:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002678:	2300      	movs	r3, #0
 800267a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800267c:	2303      	movs	r3, #3
 800267e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002680:	230a      	movs	r3, #10
 8002682:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002684:	f107 031c 	add.w	r3, r7, #28
 8002688:	4619      	mov	r1, r3
 800268a:	4817      	ldr	r0, [pc, #92]	@ (80026e8 <MX_GPIO_Init+0x244>)
 800268c:	f001 f8d0 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002690:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002694:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002696:	2300      	movs	r3, #0
 8002698:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269a:	2300      	movs	r3, #0
 800269c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800269e:	f107 031c 	add.w	r3, r7, #28
 80026a2:	4619      	mov	r1, r3
 80026a4:	4810      	ldr	r0, [pc, #64]	@ (80026e8 <MX_GPIO_Init+0x244>)
 80026a6:	f001 f8c3 	bl	8003830 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80026aa:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80026ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b0:	2302      	movs	r3, #2
 80026b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	2300      	movs	r3, #0
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026b8:	2303      	movs	r3, #3
 80026ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80026bc:	230b      	movs	r3, #11
 80026be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80026c0:	f107 031c 	add.w	r3, r7, #28
 80026c4:	4619      	mov	r1, r3
 80026c6:	4806      	ldr	r0, [pc, #24]	@ (80026e0 <MX_GPIO_Init+0x23c>)
 80026c8:	f001 f8b2 	bl	8003830 <HAL_GPIO_Init>

}
 80026cc:	bf00      	nop
 80026ce:	3730      	adds	r7, #48	@ 0x30
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}
 80026d4:	40023800 	.word	0x40023800
 80026d8:	40021000 	.word	0x40021000
 80026dc:	40020400 	.word	0x40020400
 80026e0:	40021800 	.word	0x40021800
 80026e4:	40020800 	.word	0x40020800
 80026e8:	40020000 	.word	0x40020000

080026ec <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b084      	sub	sp, #16
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	60f8      	str	r0, [r7, #12]
 80026f4:	60b9      	str	r1, [r7, #8]
 80026f6:	607a      	str	r2, [r7, #4]
  return (HAL_UART_Transmit(&huart3, (uint8_t*)ptr, len, HAL_MAX_DELAY) == HAL_OK) ? len : -1;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	4807      	ldr	r0, [pc, #28]	@ (8002720 <_write+0x34>)
 8002704:	f004 fb90 	bl	8006e28 <HAL_UART_Transmit>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <_write+0x26>
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	e001      	b.n	8002716 <_write+0x2a>
 8002712:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20000418 	.word	0x20000418

08002724 <HAL_UART_RxCpltCallback>:
 * @brief  Rx Transfer completed callback.
 * @param  huart UART handle.
 * @retval None
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
    if (huart == &huart3)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	4a0b      	ldr	r2, [pc, #44]	@ (800275c <HAL_UART_RxCpltCallback+0x38>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d10e      	bne.n	8002752 <HAL_UART_RxCpltCallback+0x2e>
    {
        // Check for a specific command to change the target temperature
        if (strncmp((char*)rx_buffer, "settemp:", 8) == 0)
 8002734:	2208      	movs	r2, #8
 8002736:	490a      	ldr	r1, [pc, #40]	@ (8002760 <HAL_UART_RxCpltCallback+0x3c>)
 8002738:	480a      	ldr	r0, [pc, #40]	@ (8002764 <HAL_UART_RxCpltCallback+0x40>)
 800273a:	f006 fedb 	bl	80094f4 <strncmp>
 800273e:	4603      	mov	r3, r0
 8002740:	2b00      	cmp	r3, #0
 8002742:	d101      	bne.n	8002748 <HAL_UART_RxCpltCallback+0x24>
        {
            process_user_input();
 8002744:	f000 f810 	bl	8002768 <process_user_input>
        }

        // Restart the UART receive with the maximum buffer size
        HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer));
 8002748:	2214      	movs	r2, #20
 800274a:	4906      	ldr	r1, [pc, #24]	@ (8002764 <HAL_UART_RxCpltCallback+0x40>)
 800274c:	4803      	ldr	r0, [pc, #12]	@ (800275c <HAL_UART_RxCpltCallback+0x38>)
 800274e:	f004 fbf4 	bl	8006f3a <HAL_UART_Receive_IT>
    }
}
 8002752:	bf00      	nop
 8002754:	3708      	adds	r7, #8
 8002756:	46bd      	mov	sp, r7
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	20000418 	.word	0x20000418
 8002760:	0800d3bc 	.word	0x0800d3bc
 8002764:	20000268 	.word	0x20000268

08002768 <process_user_input>:

void process_user_input() {
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af02      	add	r7, sp, #8
    float new_target_temp;

    // Attempt to parse the new target temperature
    if (sscanf((char*)rx_buffer, "settemp:%f", &new_target_temp) == 1) {
 800276e:	1d3b      	adds	r3, r7, #4
 8002770:	461a      	mov	r2, r3
 8002772:	491f      	ldr	r1, [pc, #124]	@ (80027f0 <process_user_input+0x88>)
 8002774:	481f      	ldr	r0, [pc, #124]	@ (80027f4 <process_user_input+0x8c>)
 8002776:	f006 fdb1 	bl	80092dc <siscanf>
 800277a:	4603      	mov	r3, r0
 800277c:	2b01      	cmp	r3, #1
 800277e:	d12b      	bne.n	80027d8 <process_user_input+0x70>
        if (new_target_temp >= MIN_TEMP && new_target_temp <= MAX_TEMP) {
 8002780:	edd7 7a01 	vldr	s15, [r7, #4]
 8002784:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8002788:	eef4 7ac7 	vcmpe.f32	s15, s14
 800278c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002790:	db16      	blt.n	80027c0 <process_user_input+0x58>
 8002792:	edd7 7a01 	vldr	s15, [r7, #4]
 8002796:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800279a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a2:	d80d      	bhi.n	80027c0 <process_user_input+0x58>
            target_temperature = new_target_temp;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	4a14      	ldr	r2, [pc, #80]	@ (80027f8 <process_user_input+0x90>)
 80027a8:	6013      	str	r3, [r2, #0]
            printf("Target temperature updated to: %.1f C\r\n", target_temperature);
 80027aa:	4b13      	ldr	r3, [pc, #76]	@ (80027f8 <process_user_input+0x90>)
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7fd feea 	bl	8000588 <__aeabi_f2d>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4810      	ldr	r0, [pc, #64]	@ (80027fc <process_user_input+0x94>)
 80027ba:	f006 fcff 	bl	80091bc <iprintf>
 80027be:	e00e      	b.n	80027de <process_user_input+0x76>
        } else {
            printf("Invalid temperature. Please enter a value between %.1f and %.1f C.\r\n", MIN_TEMP, MAX_TEMP);
 80027c0:	f04f 0200 	mov.w	r2, #0
 80027c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002800 <process_user_input+0x98>)
 80027c6:	e9cd 2300 	strd	r2, r3, [sp]
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002804 <process_user_input+0x9c>)
 80027d0:	480d      	ldr	r0, [pc, #52]	@ (8002808 <process_user_input+0xa0>)
 80027d2:	f006 fcf3 	bl	80091bc <iprintf>
 80027d6:	e002      	b.n	80027de <process_user_input+0x76>
        }
    } else {
        printf("Invalid command format. Use 'settemp:XX.X'.\r\n");
 80027d8:	480c      	ldr	r0, [pc, #48]	@ (800280c <process_user_input+0xa4>)
 80027da:	f006 fd57 	bl	800928c <puts>
    }

    // Clear the buffer after processing
    memset(rx_buffer, 0, sizeof(rx_buffer));
 80027de:	2214      	movs	r2, #20
 80027e0:	2100      	movs	r1, #0
 80027e2:	4804      	ldr	r0, [pc, #16]	@ (80027f4 <process_user_input+0x8c>)
 80027e4:	f006 fe7e 	bl	80094e4 <memset>
}
 80027e8:	bf00      	nop
 80027ea:	3708      	adds	r7, #8
 80027ec:	46bd      	mov	sp, r7
 80027ee:	bd80      	pop	{r7, pc}
 80027f0:	0800d3c8 	.word	0x0800d3c8
 80027f4:	20000268 	.word	0x20000268
 80027f8:	20000074 	.word	0x20000074
 80027fc:	0800d3d4 	.word	0x0800d3d4
 8002800:	403e0000 	.word	0x403e0000
 8002804:	40390000 	.word	0x40390000
 8002808:	0800d400 	.word	0x0800d400
 800280c:	0800d448 	.word	0x0800d448

08002810 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002810:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002814:	b088      	sub	sp, #32
 8002816:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002818:	f000 fde5 	bl	80033e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800281c:	f000 f95e 	bl	8002adc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002820:	f7ff fe40 	bl	80024a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8002824:	f000 fd1e 	bl	8003264 <MX_USART3_UART_Init>
  MX_SPI4_Init();
 8002828:	f000 f9cc 	bl	8002bc4 <MX_SPI4_Init>
  MX_TIM2_Init();
 800282c:	f000 fb66 	bl	8002efc <MX_TIM2_Init>
  MX_TIM7_Init();
 8002830:	f000 fc34 	bl	800309c <MX_TIM7_Init>
  MX_TIM3_Init();
 8002834:	f000 fbd8 	bl	8002fe8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  BMP2_Init(&bmp2dev);
 8002838:	4890      	ldr	r0, [pc, #576]	@ (8002a7c <main+0x26c>)
 800283a:	f7ff fbb3 	bl	8001fa4 <BMP2_Init>
  HEATER_PWM_Init(&hheater);
 800283e:	4890      	ldr	r0, [pc, #576]	@ (8002a80 <main+0x270>)
 8002840:	f7ff fd5c 	bl	80022fc <HEATER_PWM_Init>
  FAN_PWM_Init(&hfan);
 8002844:	488f      	ldr	r0, [pc, #572]	@ (8002a84 <main+0x274>)
 8002846:	f7ff fcdd 	bl	8002204 <FAN_PWM_Init>
  HAL_UART_Receive_IT(&huart3, rx_buffer, sizeof(rx_buffer)); // Start receiving user input
 800284a:	2214      	movs	r2, #20
 800284c:	498e      	ldr	r1, [pc, #568]	@ (8002a88 <main+0x278>)
 800284e:	488f      	ldr	r0, [pc, #572]	@ (8002a8c <main+0x27c>)
 8002850:	f004 fb73 	bl	8006f3a <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start(&htim7);
 8002854:	488e      	ldr	r0, [pc, #568]	@ (8002a90 <main+0x280>)
 8002856:	f003 faa1 	bl	8005d9c <HAL_TIM_Base_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if(__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE))
 800285a:	4b8d      	ldr	r3, [pc, #564]	@ (8002a90 <main+0x280>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	f003 0301 	and.w	r3, r3, #1
 8002864:	2b01      	cmp	r3, #1
 8002866:	f040 8104 	bne.w	8002a72 <main+0x262>
    {
        __HAL_TIM_CLEAR_FLAG(&htim7, TIM_FLAG_UPDATE);
 800286a:	4b89      	ldr	r3, [pc, #548]	@ (8002a90 <main+0x280>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f06f 0201 	mvn.w	r2, #1
 8002872:	611a      	str	r2, [r3, #16]

        double temp;
        BMP2_ReadData(&bmp2dev, NULL, &temp);
 8002874:	463b      	mov	r3, r7
 8002876:	461a      	mov	r2, r3
 8002878:	2100      	movs	r1, #0
 800287a:	4880      	ldr	r0, [pc, #512]	@ (8002a7c <main+0x26c>)
 800287c:	f7ff fc5e 	bl	800213c <BMP2_ReadData>
        current_temperature = (float)temp;
 8002880:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002884:	4610      	mov	r0, r2
 8002886:	4619      	mov	r1, r3
 8002888:	f7fe f9ce 	bl	8000c28 <__aeabi_d2f>
 800288c:	4603      	mov	r3, r0
 800288e:	4a81      	ldr	r2, [pc, #516]	@ (8002a94 <main+0x284>)
 8002890:	6013      	str	r3, [r2, #0]

        // PID Control
        pid_error = target_temperature - current_temperature;
 8002892:	4b81      	ldr	r3, [pc, #516]	@ (8002a98 <main+0x288>)
 8002894:	ed93 7a00 	vldr	s14, [r3]
 8002898:	4b7e      	ldr	r3, [pc, #504]	@ (8002a94 <main+0x284>)
 800289a:	edd3 7a00 	vldr	s15, [r3]
 800289e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a2:	4b7e      	ldr	r3, [pc, #504]	@ (8002a9c <main+0x28c>)
 80028a4:	edc3 7a00 	vstr	s15, [r3]
        pid_integral += pid_error;
 80028a8:	4b7d      	ldr	r3, [pc, #500]	@ (8002aa0 <main+0x290>)
 80028aa:	ed93 7a00 	vldr	s14, [r3]
 80028ae:	4b7b      	ldr	r3, [pc, #492]	@ (8002a9c <main+0x28c>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028b8:	4b79      	ldr	r3, [pc, #484]	@ (8002aa0 <main+0x290>)
 80028ba:	edc3 7a00 	vstr	s15, [r3]
        pid_derivative = pid_error - previous_error;
 80028be:	4b77      	ldr	r3, [pc, #476]	@ (8002a9c <main+0x28c>)
 80028c0:	ed93 7a00 	vldr	s14, [r3]
 80028c4:	4b77      	ldr	r3, [pc, #476]	@ (8002aa4 <main+0x294>)
 80028c6:	edd3 7a00 	vldr	s15, [r3]
 80028ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028ce:	4b76      	ldr	r3, [pc, #472]	@ (8002aa8 <main+0x298>)
 80028d0:	edc3 7a00 	vstr	s15, [r3]
        previous_error = pid_error;
 80028d4:	4b71      	ldr	r3, [pc, #452]	@ (8002a9c <main+0x28c>)
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4a72      	ldr	r2, [pc, #456]	@ (8002aa4 <main+0x294>)
 80028da:	6013      	str	r3, [r2, #0]

        // Control Logic
        if (current_temperature < target_temperature) {
 80028dc:	4b6d      	ldr	r3, [pc, #436]	@ (8002a94 <main+0x284>)
 80028de:	ed93 7a00 	vldr	s14, [r3]
 80028e2:	4b6d      	ldr	r3, [pc, #436]	@ (8002a98 <main+0x288>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f0:	d544      	bpl.n	800297c <main+0x16c>
            // Heating
            pid_output = (PID_KP_HEAT * pid_error) + (PID_KI_HEAT * pid_integral) + (PID_KD_HEAT * pid_derivative);
 80028f2:	4b6a      	ldr	r3, [pc, #424]	@ (8002a9c <main+0x28c>)
 80028f4:	edd3 7a00 	vldr	s15, [r3]
 80028f8:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8002aac <main+0x29c>
 80028fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002900:	4b67      	ldr	r3, [pc, #412]	@ (8002aa0 <main+0x290>)
 8002902:	edd3 7a00 	vldr	s15, [r3]
 8002906:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8002ab0 <main+0x2a0>
 800290a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800290e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002912:	4b65      	ldr	r3, [pc, #404]	@ (8002aa8 <main+0x298>)
 8002914:	edd3 7a00 	vldr	s15, [r3]
 8002918:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8002ab4 <main+0x2a4>
 800291c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002924:	4b64      	ldr	r3, [pc, #400]	@ (8002ab8 <main+0x2a8>)
 8002926:	edc3 7a00 	vstr	s15, [r3]
            float heater_duty = pid_output;
 800292a:	4b63      	ldr	r3, [pc, #396]	@ (8002ab8 <main+0x2a8>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	60fb      	str	r3, [r7, #12]
            if (heater_duty < 0.0f) heater_duty = 0.0f;
 8002930:	edd7 7a03 	vldr	s15, [r7, #12]
 8002934:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800293c:	d502      	bpl.n	8002944 <main+0x134>
 800293e:	f04f 0300 	mov.w	r3, #0
 8002942:	60fb      	str	r3, [r7, #12]
            if (heater_duty > 100.0f) heater_duty = 100.0f;
 8002944:	edd7 7a03 	vldr	s15, [r7, #12]
 8002948:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 8002abc <main+0x2ac>
 800294c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002950:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002954:	dd01      	ble.n	800295a <main+0x14a>
 8002956:	4b5a      	ldr	r3, [pc, #360]	@ (8002ac0 <main+0x2b0>)
 8002958:	60fb      	str	r3, [r7, #12]

            HEATER_PWM_WriteDuty(&hheater, 5*heater_duty);
 800295a:	edd7 7a03 	vldr	s15, [r7, #12]
 800295e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002966:	eeb0 0a67 	vmov.f32	s0, s15
 800296a:	4845      	ldr	r0, [pc, #276]	@ (8002a80 <main+0x270>)
 800296c:	f7ff fce6 	bl	800233c <HEATER_PWM_WriteDuty>
            FAN_PWM_WriteDuty(&hfan, 0.0f);
 8002970:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 8002ac4 <main+0x2b4>
 8002974:	4843      	ldr	r0, [pc, #268]	@ (8002a84 <main+0x274>)
 8002976:	f7ff fc65 	bl	8002244 <FAN_PWM_WriteDuty>
 800297a:	e041      	b.n	8002a00 <main+0x1f0>
        } else {
            // Cooling
            pid_output = (PID_KP_COOL * pid_error) + (PID_KI_COOL * pid_integral) + (PID_KD_COOL * pid_derivative);
 800297c:	4b47      	ldr	r3, [pc, #284]	@ (8002a9c <main+0x28c>)
 800297e:	edd3 7a00 	vldr	s15, [r3]
 8002982:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8002ac8 <main+0x2b8>
 8002986:	ee27 7a87 	vmul.f32	s14, s15, s14
 800298a:	4b45      	ldr	r3, [pc, #276]	@ (8002aa0 <main+0x290>)
 800298c:	edd3 7a00 	vldr	s15, [r3]
 8002990:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002ab4 <main+0x2a4>
 8002994:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002998:	ee37 7a27 	vadd.f32	s14, s14, s15
 800299c:	4b42      	ldr	r3, [pc, #264]	@ (8002aa8 <main+0x298>)
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8002acc <main+0x2bc>
 80029a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80029aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ae:	4b42      	ldr	r3, [pc, #264]	@ (8002ab8 <main+0x2a8>)
 80029b0:	edc3 7a00 	vstr	s15, [r3]
            HEATER_PWM_WriteDuty(&hheater, 0.0f);
 80029b4:	ed9f 0a43 	vldr	s0, [pc, #268]	@ 8002ac4 <main+0x2b4>
 80029b8:	4831      	ldr	r0, [pc, #196]	@ (8002a80 <main+0x270>)
 80029ba:	f7ff fcbf 	bl	800233c <HEATER_PWM_WriteDuty>

            float fan_duty = -pid_output;
 80029be:	4b3e      	ldr	r3, [pc, #248]	@ (8002ab8 <main+0x2a8>)
 80029c0:	edd3 7a00 	vldr	s15, [r3]
 80029c4:	eef1 7a67 	vneg.f32	s15, s15
 80029c8:	edc7 7a02 	vstr	s15, [r7, #8]
            if (fan_duty < 0.0f) fan_duty = 0.0f;
 80029cc:	edd7 7a02 	vldr	s15, [r7, #8]
 80029d0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80029d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029d8:	d502      	bpl.n	80029e0 <main+0x1d0>
 80029da:	f04f 0300 	mov.w	r3, #0
 80029de:	60bb      	str	r3, [r7, #8]
            if (fan_duty > 100.0f) fan_duty = 100.0f;
 80029e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80029e4:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8002abc <main+0x2ac>
 80029e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f0:	dd01      	ble.n	80029f6 <main+0x1e6>
 80029f2:	4b33      	ldr	r3, [pc, #204]	@ (8002ac0 <main+0x2b0>)
 80029f4:	60bb      	str	r3, [r7, #8]

            FAN_PWM_WriteDuty(&hfan, fan_duty);
 80029f6:	ed97 0a02 	vldr	s0, [r7, #8]
 80029fa:	4822      	ldr	r0, [pc, #136]	@ (8002a84 <main+0x274>)
 80029fc:	f7ff fc22 	bl	8002244 <FAN_PWM_WriteDuty>
        }

        // Print temperature every 5 seconds
        if (HAL_GetTick() - last_temp_print_time >= 5000) {
 8002a00:	f000 fd42 	bl	8003488 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	4b32      	ldr	r3, [pc, #200]	@ (8002ad0 <main+0x2c0>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d92e      	bls.n	8002a72 <main+0x262>
            sprintf((char*)temp_msg_buffer, "{\"id\":1, \"target_temp\":%5.2f, \"temp\":%5.2f, \"pid_output\":%5.2f}\r\n", target_temperature, current_temperature, pid_output);
 8002a14:	4b20      	ldr	r3, [pc, #128]	@ (8002a98 <main+0x288>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fd fdb5 	bl	8000588 <__aeabi_f2d>
 8002a1e:	4680      	mov	r8, r0
 8002a20:	4689      	mov	r9, r1
 8002a22:	4b1c      	ldr	r3, [pc, #112]	@ (8002a94 <main+0x284>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fd fdae 	bl	8000588 <__aeabi_f2d>
 8002a2c:	4604      	mov	r4, r0
 8002a2e:	460d      	mov	r5, r1
 8002a30:	4b21      	ldr	r3, [pc, #132]	@ (8002ab8 <main+0x2a8>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4618      	mov	r0, r3
 8002a36:	f7fd fda7 	bl	8000588 <__aeabi_f2d>
 8002a3a:	4602      	mov	r2, r0
 8002a3c:	460b      	mov	r3, r1
 8002a3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a42:	e9cd 4500 	strd	r4, r5, [sp]
 8002a46:	4642      	mov	r2, r8
 8002a48:	464b      	mov	r3, r9
 8002a4a:	4922      	ldr	r1, [pc, #136]	@ (8002ad4 <main+0x2c4>)
 8002a4c:	4822      	ldr	r0, [pc, #136]	@ (8002ad8 <main+0x2c8>)
 8002a4e:	f006 fc25 	bl	800929c <siprintf>
            HAL_UART_Transmit(&huart3, temp_msg_buffer, strlen((char*)temp_msg_buffer), HAL_MAX_DELAY);
 8002a52:	4821      	ldr	r0, [pc, #132]	@ (8002ad8 <main+0x2c8>)
 8002a54:	f7fd fc2c 	bl	80002b0 <strlen>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a60:	491d      	ldr	r1, [pc, #116]	@ (8002ad8 <main+0x2c8>)
 8002a62:	480a      	ldr	r0, [pc, #40]	@ (8002a8c <main+0x27c>)
 8002a64:	f004 f9e0 	bl	8006e28 <HAL_UART_Transmit>
            last_temp_print_time = HAL_GetTick();
 8002a68:	f000 fd0e 	bl	8003488 <HAL_GetTick>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	4a18      	ldr	r2, [pc, #96]	@ (8002ad0 <main+0x2c0>)
 8002a70:	6013      	str	r3, [r2, #0]
        }
    }

    HAL_Delay(100); // Adjust control loop frequency if needed
 8002a72:	2064      	movs	r0, #100	@ 0x64
 8002a74:	f000 fd14 	bl	80034a0 <HAL_Delay>
    if(__HAL_TIM_GET_FLAG(&htim7, TIM_FLAG_UPDATE))
 8002a78:	e6ef      	b.n	800285a <main+0x4a>
 8002a7a:	bf00      	nop
 8002a7c:	20000018 	.word	0x20000018
 8002a80:	20000064 	.word	0x20000064
 8002a84:	20000054 	.word	0x20000054
 8002a88:	20000268 	.word	0x20000268
 8002a8c:	20000418 	.word	0x20000418
 8002a90:	200003cc 	.word	0x200003cc
 8002a94:	200002b4 	.word	0x200002b4
 8002a98:	20000074 	.word	0x20000074
 8002a9c:	200002b8 	.word	0x200002b8
 8002aa0:	200002bc 	.word	0x200002bc
 8002aa4:	200002c8 	.word	0x200002c8
 8002aa8:	200002c0 	.word	0x200002c0
 8002aac:	3f4ccccd 	.word	0x3f4ccccd
 8002ab0:	3dcccccd 	.word	0x3dcccccd
 8002ab4:	3ca3d70a 	.word	0x3ca3d70a
 8002ab8:	200002c4 	.word	0x200002c4
 8002abc:	42c80000 	.word	0x42c80000
 8002ac0:	42c80000 	.word	0x42c80000
 8002ac4:	00000000 	.word	0x00000000
 8002ac8:	3ecccccd 	.word	0x3ecccccd
 8002acc:	3c23d70a 	.word	0x3c23d70a
 8002ad0:	200002b0 	.word	0x200002b0
 8002ad4:	0800d478 	.word	0x0800d478
 8002ad8:	2000027c 	.word	0x2000027c

08002adc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b094      	sub	sp, #80	@ 0x50
 8002ae0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ae2:	f107 0320 	add.w	r3, r7, #32
 8002ae6:	2230      	movs	r2, #48	@ 0x30
 8002ae8:	2100      	movs	r1, #0
 8002aea:	4618      	mov	r0, r3
 8002aec:	f006 fcfa 	bl	80094e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002af0:	f107 030c 	add.w	r3, r7, #12
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]
 8002af8:	605a      	str	r2, [r3, #4]
 8002afa:	609a      	str	r2, [r3, #8]
 8002afc:	60da      	str	r2, [r3, #12]
 8002afe:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002b00:	f001 f85c 	bl	8003bbc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b04:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb0 <SystemClock_Config+0xd4>)
 8002b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b08:	4a29      	ldr	r2, [pc, #164]	@ (8002bb0 <SystemClock_Config+0xd4>)
 8002b0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b0e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b10:	4b27      	ldr	r3, [pc, #156]	@ (8002bb0 <SystemClock_Config+0xd4>)
 8002b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b1c:	4b25      	ldr	r3, [pc, #148]	@ (8002bb4 <SystemClock_Config+0xd8>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a24      	ldr	r2, [pc, #144]	@ (8002bb4 <SystemClock_Config+0xd8>)
 8002b22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	4b22      	ldr	r3, [pc, #136]	@ (8002bb4 <SystemClock_Config+0xd8>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002b30:	607b      	str	r3, [r7, #4]
 8002b32:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b34:	2301      	movs	r3, #1
 8002b36:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b38:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b3e:	2302      	movs	r3, #2
 8002b40:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002b46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002b48:	2304      	movs	r3, #4
 8002b4a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002b4c:	23d8      	movs	r3, #216	@ 0xd8
 8002b4e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b50:	2302      	movs	r3, #2
 8002b52:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002b54:	2303      	movs	r3, #3
 8002b56:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b58:	f107 0320 	add.w	r3, r7, #32
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f001 f88d 	bl	8003c7c <HAL_RCC_OscConfig>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <SystemClock_Config+0x90>
  {
    Error_Handler();
 8002b68:	f000 f826 	bl	8002bb8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002b6c:	f001 f836 	bl	8003bdc <HAL_PWREx_EnableOverDrive>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8002b76:	f000 f81f 	bl	8002bb8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b7a:	230f      	movs	r3, #15
 8002b7c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002b86:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b8a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002b8c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002b90:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002b92:	f107 030c 	add.w	r3, r7, #12
 8002b96:	2107      	movs	r1, #7
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f001 fb13 	bl	80041c4 <HAL_RCC_ClockConfig>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d001      	beq.n	8002ba8 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002ba4:	f000 f808 	bl	8002bb8 <Error_Handler>
  }
}
 8002ba8:	bf00      	nop
 8002baa:	3750      	adds	r7, #80	@ 0x50
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40023800 	.word	0x40023800
 8002bb4:	40007000 	.word	0x40007000

08002bb8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002bbc:	b672      	cpsid	i
}
 8002bbe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <Error_Handler+0x8>

08002bc4 <MX_SPI4_Init>:

SPI_HandleTypeDef hspi4;

/* SPI4 init function */
void MX_SPI4_Init(void)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI4_Init 0 */

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  hspi4.Instance = SPI4;
 8002bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bca:	4a1c      	ldr	r2, [pc, #112]	@ (8002c3c <MX_SPI4_Init+0x78>)
 8002bcc:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002bce:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bd0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002bd4:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8002bd6:	4b18      	ldr	r3, [pc, #96]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8002bdc:	4b16      	ldr	r3, [pc, #88]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bde:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002be2:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002be4:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002be6:	2202      	movs	r2, #2
 8002be8:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002bea:	4b13      	ldr	r3, [pc, #76]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bec:	2201      	movs	r2, #1
 8002bee:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002bf0:	4b11      	ldr	r3, [pc, #68]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002bf6:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002bf8:	4b0f      	ldr	r3, [pc, #60]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002bfa:	2210      	movs	r2, #16
 8002bfc:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002c04:	4b0c      	ldr	r3, [pc, #48]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002c10:	4b09      	ldr	r3, [pc, #36]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c12:	2207      	movs	r2, #7
 8002c14:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002c16:	4b08      	ldr	r3, [pc, #32]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002c1c:	4b06      	ldr	r3, [pc, #24]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002c22:	4805      	ldr	r0, [pc, #20]	@ (8002c38 <MX_SPI4_Init+0x74>)
 8002c24:	f002 f8e4 	bl	8004df0 <HAL_SPI_Init>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_SPI4_Init+0x6e>
  {
    Error_Handler();
 8002c2e:	f7ff ffc3 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	200002cc 	.word	0x200002cc
 8002c3c:	40013400 	.word	0x40013400

08002c40 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b08a      	sub	sp, #40	@ 0x28
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c48:	f107 0314 	add.w	r3, r7, #20
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	601a      	str	r2, [r3, #0]
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	609a      	str	r2, [r3, #8]
 8002c54:	60da      	str	r2, [r3, #12]
 8002c56:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI4)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a17      	ldr	r2, [pc, #92]	@ (8002cbc <HAL_SPI_MspInit+0x7c>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d127      	bne.n	8002cb2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI4_MspInit 0 */

  /* USER CODE END SPI4_MspInit 0 */
    /* SPI4 clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002c62:	4b17      	ldr	r3, [pc, #92]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c66:	4a16      	ldr	r2, [pc, #88]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c6e:	4b14      	ldr	r3, [pc, #80]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c7a:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7e:	4a10      	ldr	r2, [pc, #64]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c80:	f043 0310 	orr.w	r3, r3, #16
 8002c84:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c86:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <HAL_SPI_MspInit+0x80>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	f003 0310 	and.w	r3, r3, #16
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = BMP280_SPI_SCK_Pin|BMP280_SPI_MISO_Pin|BMP280_SPI_MOSI_Pin;
 8002c92:	2364      	movs	r3, #100	@ 0x64
 8002c94:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c96:	2302      	movs	r3, #2
 8002c98:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002ca2:	2305      	movs	r3, #5
 8002ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002ca6:	f107 0314 	add.w	r3, r7, #20
 8002caa:	4619      	mov	r1, r3
 8002cac:	4805      	ldr	r0, [pc, #20]	@ (8002cc4 <HAL_SPI_MspInit+0x84>)
 8002cae:	f000 fdbf 	bl	8003830 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI4_MspInit 1 */

  /* USER CODE END SPI4_MspInit 1 */
  }
}
 8002cb2:	bf00      	nop
 8002cb4:	3728      	adds	r7, #40	@ 0x28
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	40013400 	.word	0x40013400
 8002cc0:	40023800 	.word	0x40023800
 8002cc4:	40021000 	.word	0x40021000

08002cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002cce:	4b0f      	ldr	r3, [pc, #60]	@ (8002d0c <HAL_MspInit+0x44>)
 8002cd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002d0c <HAL_MspInit+0x44>)
 8002cd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002cd8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002cda:	4b0c      	ldr	r3, [pc, #48]	@ (8002d0c <HAL_MspInit+0x44>)
 8002cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ce2:	607b      	str	r3, [r7, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ce6:	4b09      	ldr	r3, [pc, #36]	@ (8002d0c <HAL_MspInit+0x44>)
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	4a08      	ldr	r2, [pc, #32]	@ (8002d0c <HAL_MspInit+0x44>)
 8002cec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf0:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cf2:	4b06      	ldr	r3, [pc, #24]	@ (8002d0c <HAL_MspInit+0x44>)
 8002cf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002cfa:	603b      	str	r3, [r7, #0]
 8002cfc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
 8002d0a:	bf00      	nop
 8002d0c:	40023800 	.word	0x40023800

08002d10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d10:	b480      	push	{r7}
 8002d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002d14:	bf00      	nop
 8002d16:	e7fd      	b.n	8002d14 <NMI_Handler+0x4>

08002d18 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d1c:	bf00      	nop
 8002d1e:	e7fd      	b.n	8002d1c <HardFault_Handler+0x4>

08002d20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d20:	b480      	push	{r7}
 8002d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d24:	bf00      	nop
 8002d26:	e7fd      	b.n	8002d24 <MemManage_Handler+0x4>

08002d28 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d2c:	bf00      	nop
 8002d2e:	e7fd      	b.n	8002d2c <BusFault_Handler+0x4>

08002d30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d34:	bf00      	nop
 8002d36:	e7fd      	b.n	8002d34 <UsageFault_Handler+0x4>

08002d38 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr

08002d46 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d46:	b480      	push	{r7}
 8002d48:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr

08002d54 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d54:	b480      	push	{r7}
 8002d56:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d66:	f000 fb7b 	bl	8003460 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d6a:	bf00      	nop
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002d74:	4802      	ldr	r0, [pc, #8]	@ (8002d80 <USART3_IRQHandler+0x10>)
 8002d76:	f004 f925 	bl	8006fc4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002d7a:	bf00      	nop
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	20000418 	.word	0x20000418

08002d84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  return 1;
 8002d88:	2301      	movs	r3, #1
}
 8002d8a:	4618      	mov	r0, r3
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <_kill>:

int _kill(int pid, int sig)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
 8002d9c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d9e:	f006 fc05 	bl	80095ac <__errno>
 8002da2:	4603      	mov	r3, r0
 8002da4:	2216      	movs	r2, #22
 8002da6:	601a      	str	r2, [r3, #0]
  return -1;
 8002da8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3708      	adds	r7, #8
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <_exit>:

void _exit (int status)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002dbc:	f04f 31ff 	mov.w	r1, #4294967295
 8002dc0:	6878      	ldr	r0, [r7, #4]
 8002dc2:	f7ff ffe7 	bl	8002d94 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002dc6:	bf00      	nop
 8002dc8:	e7fd      	b.n	8002dc6 <_exit+0x12>

08002dca <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b086      	sub	sp, #24
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	60f8      	str	r0, [r7, #12]
 8002dd2:	60b9      	str	r1, [r7, #8]
 8002dd4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	e00a      	b.n	8002df2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ddc:	f3af 8000 	nop.w
 8002de0:	4601      	mov	r1, r0
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	60ba      	str	r2, [r7, #8]
 8002de8:	b2ca      	uxtb	r2, r1
 8002dea:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	3301      	adds	r3, #1
 8002df0:	617b      	str	r3, [r7, #20]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	429a      	cmp	r2, r3
 8002df8:	dbf0      	blt.n	8002ddc <_read+0x12>
  }

  return len;
 8002dfa:	687b      	ldr	r3, [r7, #4]
}
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	3718      	adds	r7, #24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}

08002e04 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b083      	sub	sp, #12
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e0c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e2c:	605a      	str	r2, [r3, #4]
  return 0;
 8002e2e:	2300      	movs	r3, #0
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	370c      	adds	r7, #12
 8002e34:	46bd      	mov	sp, r7
 8002e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3a:	4770      	bx	lr

08002e3c <_isatty>:

int _isatty(int file)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	b083      	sub	sp, #12
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e44:	2301      	movs	r3, #1
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b085      	sub	sp, #20
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3714      	adds	r7, #20
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e74:	4a14      	ldr	r2, [pc, #80]	@ (8002ec8 <_sbrk+0x5c>)
 8002e76:	4b15      	ldr	r3, [pc, #84]	@ (8002ecc <_sbrk+0x60>)
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e80:	4b13      	ldr	r3, [pc, #76]	@ (8002ed0 <_sbrk+0x64>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d102      	bne.n	8002e8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e88:	4b11      	ldr	r3, [pc, #68]	@ (8002ed0 <_sbrk+0x64>)
 8002e8a:	4a12      	ldr	r2, [pc, #72]	@ (8002ed4 <_sbrk+0x68>)
 8002e8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e8e:	4b10      	ldr	r3, [pc, #64]	@ (8002ed0 <_sbrk+0x64>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	693a      	ldr	r2, [r7, #16]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d207      	bcs.n	8002eac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e9c:	f006 fb86 	bl	80095ac <__errno>
 8002ea0:	4603      	mov	r3, r0
 8002ea2:	220c      	movs	r2, #12
 8002ea4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eaa:	e009      	b.n	8002ec0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002eac:	4b08      	ldr	r3, [pc, #32]	@ (8002ed0 <_sbrk+0x64>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002eb2:	4b07      	ldr	r3, [pc, #28]	@ (8002ed0 <_sbrk+0x64>)
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	4413      	add	r3, r2
 8002eba:	4a05      	ldr	r2, [pc, #20]	@ (8002ed0 <_sbrk+0x64>)
 8002ebc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}
 8002ec8:	20050000 	.word	0x20050000
 8002ecc:	00000400 	.word	0x00000400
 8002ed0:	20000330 	.word	0x20000330
 8002ed4:	200005f0 	.word	0x200005f0

08002ed8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002edc:	4b06      	ldr	r3, [pc, #24]	@ (8002ef8 <SystemInit+0x20>)
 8002ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ee2:	4a05      	ldr	r2, [pc, #20]	@ (8002ef8 <SystemInit+0x20>)
 8002ee4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ee8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eec:	bf00      	nop
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop
 8002ef8:	e000ed00 	.word	0xe000ed00

08002efc <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b08e      	sub	sp, #56	@ 0x38
 8002f00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f02:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f06:	2200      	movs	r2, #0
 8002f08:	601a      	str	r2, [r3, #0]
 8002f0a:	605a      	str	r2, [r3, #4]
 8002f0c:	609a      	str	r2, [r3, #8]
 8002f0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f10:	f107 031c 	add.w	r3, r7, #28
 8002f14:	2200      	movs	r2, #0
 8002f16:	601a      	str	r2, [r3, #0]
 8002f18:	605a      	str	r2, [r3, #4]
 8002f1a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f1c:	463b      	mov	r3, r7
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	611a      	str	r2, [r3, #16]
 8002f2a:	615a      	str	r2, [r3, #20]
 8002f2c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002f2e:	4b2d      	ldr	r3, [pc, #180]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f30:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002f34:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 108-1;
 8002f36:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f38:	226b      	movs	r2, #107	@ 0x6b
 8002f3a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f3c:	4b29      	ldr	r3, [pc, #164]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002f42:	4b28      	ldr	r3, [pc, #160]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f44:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002f48:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f4a:	4b26      	ldr	r3, [pc, #152]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f50:	4b24      	ldr	r3, [pc, #144]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002f56:	4823      	ldr	r0, [pc, #140]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f58:	f002 fec8 	bl	8005cec <HAL_TIM_Base_Init>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002f62:	f7ff fe29 	bl	8002bb8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f66:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002f6c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f70:	4619      	mov	r1, r3
 8002f72:	481c      	ldr	r0, [pc, #112]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f74:	f003 f9e8 	bl	8006348 <HAL_TIM_ConfigClockSource>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002f7e:	f7ff fe1b 	bl	8002bb8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002f82:	4818      	ldr	r0, [pc, #96]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002f84:	f002 ff7a 	bl	8005e7c <HAL_TIM_PWM_Init>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8002f8e:	f7ff fe13 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f92:	2300      	movs	r3, #0
 8002f94:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f96:	2300      	movs	r3, #0
 8002f98:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002f9a:	f107 031c 	add.w	r3, r7, #28
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	4810      	ldr	r0, [pc, #64]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002fa2:	f003 fe65 	bl	8006c70 <HAL_TIMEx_MasterConfigSynchronization>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d001      	beq.n	8002fb0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002fac:	f7ff fe04 	bl	8002bb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002fb0:	2360      	movs	r3, #96	@ 0x60
 8002fb2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002fc0:	463b      	mov	r3, r7
 8002fc2:	220c      	movs	r2, #12
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4807      	ldr	r0, [pc, #28]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002fc8:	f003 f8aa 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8002fd2:	f7ff fdf1 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002fd6:	4803      	ldr	r0, [pc, #12]	@ (8002fe4 <MX_TIM2_Init+0xe8>)
 8002fd8:	f000 f8ea 	bl	80031b0 <HAL_TIM_MspPostInit>

}
 8002fdc:	bf00      	nop
 8002fde:	3738      	adds	r7, #56	@ 0x38
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	20000334 	.word	0x20000334

08002fe8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	@ 0x28
 8002fec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fee:	f107 031c 	add.w	r3, r7, #28
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	605a      	str	r2, [r3, #4]
 8002ff8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002ffa:	463b      	mov	r3, r7
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	601a      	str	r2, [r3, #0]
 8003000:	605a      	str	r2, [r3, #4]
 8003002:	609a      	str	r2, [r3, #8]
 8003004:	60da      	str	r2, [r3, #12]
 8003006:	611a      	str	r2, [r3, #16]
 8003008:	615a      	str	r2, [r3, #20]
 800300a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800300c:	4b21      	ldr	r3, [pc, #132]	@ (8003094 <MX_TIM3_Init+0xac>)
 800300e:	4a22      	ldr	r2, [pc, #136]	@ (8003098 <MX_TIM3_Init+0xb0>)
 8003010:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003012:	4b20      	ldr	r3, [pc, #128]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003014:	2200      	movs	r2, #0
 8003016:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003018:	4b1e      	ldr	r3, [pc, #120]	@ (8003094 <MX_TIM3_Init+0xac>)
 800301a:	2200      	movs	r2, #0
 800301c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800301e:	4b1d      	ldr	r3, [pc, #116]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003020:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003024:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003026:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003028:	2200      	movs	r2, #0
 800302a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800302c:	4b19      	ldr	r3, [pc, #100]	@ (8003094 <MX_TIM3_Init+0xac>)
 800302e:	2200      	movs	r2, #0
 8003030:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003032:	4818      	ldr	r0, [pc, #96]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003034:	f002 ff22 	bl	8005e7c <HAL_TIM_PWM_Init>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d001      	beq.n	8003042 <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 800303e:	f7ff fdbb 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003042:	2300      	movs	r3, #0
 8003044:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003046:	2300      	movs	r3, #0
 8003048:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800304a:	f107 031c 	add.w	r3, r7, #28
 800304e:	4619      	mov	r1, r3
 8003050:	4810      	ldr	r0, [pc, #64]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003052:	f003 fe0d 	bl	8006c70 <HAL_TIMEx_MasterConfigSynchronization>
 8003056:	4603      	mov	r3, r0
 8003058:	2b00      	cmp	r3, #0
 800305a:	d001      	beq.n	8003060 <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 800305c:	f7ff fdac 	bl	8002bb8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003060:	2360      	movs	r3, #96	@ 0x60
 8003062:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003064:	2300      	movs	r3, #0
 8003066:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003068:	2300      	movs	r3, #0
 800306a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800306c:	2300      	movs	r3, #0
 800306e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003070:	463b      	mov	r3, r7
 8003072:	2200      	movs	r2, #0
 8003074:	4619      	mov	r1, r3
 8003076:	4807      	ldr	r0, [pc, #28]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003078:	f003 f852 	bl	8006120 <HAL_TIM_PWM_ConfigChannel>
 800307c:	4603      	mov	r3, r0
 800307e:	2b00      	cmp	r3, #0
 8003080:	d001      	beq.n	8003086 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 8003082:	f7ff fd99 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003086:	4803      	ldr	r0, [pc, #12]	@ (8003094 <MX_TIM3_Init+0xac>)
 8003088:	f000 f892 	bl	80031b0 <HAL_TIM_MspPostInit>

}
 800308c:	bf00      	nop
 800308e:	3728      	adds	r7, #40	@ 0x28
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20000380 	.word	0x20000380
 8003098:	40000400 	.word	0x40000400

0800309c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030a2:	1d3b      	adds	r3, r7, #4
 80030a4:	2200      	movs	r2, #0
 80030a6:	601a      	str	r2, [r3, #0]
 80030a8:	605a      	str	r2, [r3, #4]
 80030aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80030ac:	4b15      	ldr	r3, [pc, #84]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030ae:	4a16      	ldr	r2, [pc, #88]	@ (8003108 <MX_TIM7_Init+0x6c>)
 80030b0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10799;
 80030b2:	4b14      	ldr	r3, [pc, #80]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030b4:	f642 222f 	movw	r2, #10799	@ 0x2a2f
 80030b8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ba:	4b12      	ldr	r3, [pc, #72]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030bc:	2200      	movs	r2, #0
 80030be:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9999;
 80030c0:	4b10      	ldr	r3, [pc, #64]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030c2:	f242 720f 	movw	r2, #9999	@ 0x270f
 80030c6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80030ce:	480d      	ldr	r0, [pc, #52]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030d0:	f002 fe0c 	bl	8005cec <HAL_TIM_Base_Init>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d001      	beq.n	80030de <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80030da:	f7ff fd6d 	bl	8002bb8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80030de:	2300      	movs	r3, #0
 80030e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80030e2:	2300      	movs	r3, #0
 80030e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80030e6:	1d3b      	adds	r3, r7, #4
 80030e8:	4619      	mov	r1, r3
 80030ea:	4806      	ldr	r0, [pc, #24]	@ (8003104 <MX_TIM7_Init+0x68>)
 80030ec:	f003 fdc0 	bl	8006c70 <HAL_TIMEx_MasterConfigSynchronization>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d001      	beq.n	80030fa <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80030f6:	f7ff fd5f 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80030fa:	bf00      	nop
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	200003cc 	.word	0x200003cc
 8003108:	40001400 	.word	0x40001400

0800310c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311c:	d10c      	bne.n	8003138 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800311e:	4b12      	ldr	r3, [pc, #72]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 8003120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003122:	4a11      	ldr	r2, [pc, #68]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 8003124:	f043 0301 	orr.w	r3, r3, #1
 8003128:	6413      	str	r3, [r2, #64]	@ 0x40
 800312a:	4b0f      	ldr	r3, [pc, #60]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 800312c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312e:	f003 0301 	and.w	r3, r3, #1
 8003132:	60fb      	str	r3, [r7, #12]
 8003134:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003136:	e010      	b.n	800315a <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a0b      	ldr	r2, [pc, #44]	@ (800316c <HAL_TIM_Base_MspInit+0x60>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d10b      	bne.n	800315a <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003142:	4b09      	ldr	r3, [pc, #36]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003146:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 8003148:	f043 0320 	orr.w	r3, r3, #32
 800314c:	6413      	str	r3, [r2, #64]	@ 0x40
 800314e:	4b06      	ldr	r3, [pc, #24]	@ (8003168 <HAL_TIM_Base_MspInit+0x5c>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	f003 0320 	and.w	r3, r3, #32
 8003156:	60bb      	str	r3, [r7, #8]
 8003158:	68bb      	ldr	r3, [r7, #8]
}
 800315a:	bf00      	nop
 800315c:	3714      	adds	r7, #20
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
 8003166:	bf00      	nop
 8003168:	40023800 	.word	0x40023800
 800316c:	40001400 	.word	0x40001400

08003170 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003170:	b480      	push	{r7}
 8003172:	b085      	sub	sp, #20
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a0a      	ldr	r2, [pc, #40]	@ (80031a8 <HAL_TIM_PWM_MspInit+0x38>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d10b      	bne.n	800319a <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003182:	4b0a      	ldr	r3, [pc, #40]	@ (80031ac <HAL_TIM_PWM_MspInit+0x3c>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	4a09      	ldr	r2, [pc, #36]	@ (80031ac <HAL_TIM_PWM_MspInit+0x3c>)
 8003188:	f043 0302 	orr.w	r3, r3, #2
 800318c:	6413      	str	r3, [r2, #64]	@ 0x40
 800318e:	4b07      	ldr	r3, [pc, #28]	@ (80031ac <HAL_TIM_PWM_MspInit+0x3c>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800319a:	bf00      	nop
 800319c:	3714      	adds	r7, #20
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	40000400 	.word	0x40000400
 80031ac:	40023800 	.word	0x40023800

080031b0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08a      	sub	sp, #40	@ 0x28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b8:	f107 0314 	add.w	r3, r7, #20
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80031d0:	d11c      	bne.n	800320c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031d2:	4b21      	ldr	r3, [pc, #132]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 80031d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031d6:	4a20      	ldr	r2, [pc, #128]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80031de:	4b1e      	ldr	r3, [pc, #120]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 80031e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	613b      	str	r3, [r7, #16]
 80031e8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = HEATER_PWM_Pin;
 80031ea:	2308      	movs	r3, #8
 80031ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031ee:	2302      	movs	r3, #2
 80031f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031f2:	2300      	movs	r3, #0
 80031f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031f6:	2300      	movs	r3, #0
 80031f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80031fa:	2301      	movs	r3, #1
 80031fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(HEATER_PWM_GPIO_Port, &GPIO_InitStruct);
 80031fe:	f107 0314 	add.w	r3, r7, #20
 8003202:	4619      	mov	r1, r3
 8003204:	4815      	ldr	r0, [pc, #84]	@ (800325c <HAL_TIM_MspPostInit+0xac>)
 8003206:	f000 fb13 	bl	8003830 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800320a:	e020      	b.n	800324e <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM3)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a13      	ldr	r2, [pc, #76]	@ (8003260 <HAL_TIM_MspPostInit+0xb0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d11b      	bne.n	800324e <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003216:	4b10      	ldr	r3, [pc, #64]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321a:	4a0f      	ldr	r2, [pc, #60]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 800321c:	f043 0301 	orr.w	r3, r3, #1
 8003220:	6313      	str	r3, [r2, #48]	@ 0x30
 8003222:	4b0d      	ldr	r3, [pc, #52]	@ (8003258 <HAL_TIM_MspPostInit+0xa8>)
 8003224:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003226:	f003 0301 	and.w	r3, r3, #1
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800322e:	2340      	movs	r3, #64	@ 0x40
 8003230:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003236:	2300      	movs	r3, #0
 8003238:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323a:	2300      	movs	r3, #0
 800323c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800323e:	2302      	movs	r3, #2
 8003240:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003242:	f107 0314 	add.w	r3, r7, #20
 8003246:	4619      	mov	r1, r3
 8003248:	4804      	ldr	r0, [pc, #16]	@ (800325c <HAL_TIM_MspPostInit+0xac>)
 800324a:	f000 faf1 	bl	8003830 <HAL_GPIO_Init>
}
 800324e:	bf00      	nop
 8003250:	3728      	adds	r7, #40	@ 0x28
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	40023800 	.word	0x40023800
 800325c:	40020000 	.word	0x40020000
 8003260:	40000400 	.word	0x40000400

08003264 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003268:	4b14      	ldr	r3, [pc, #80]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 800326a:	4a15      	ldr	r2, [pc, #84]	@ (80032c0 <MX_USART3_UART_Init+0x5c>)
 800326c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800326e:	4b13      	ldr	r3, [pc, #76]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 8003270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003274:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8003276:	4b11      	ldr	r3, [pc, #68]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 8003278:	2200      	movs	r2, #0
 800327a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800327c:	4b0f      	ldr	r3, [pc, #60]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 800327e:	2200      	movs	r2, #0
 8003280:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003282:	4b0e      	ldr	r3, [pc, #56]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 8003284:	2200      	movs	r2, #0
 8003286:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003288:	4b0c      	ldr	r3, [pc, #48]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 800328a:	220c      	movs	r2, #12
 800328c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800328e:	4b0b      	ldr	r3, [pc, #44]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 8003290:	2200      	movs	r2, #0
 8003292:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003294:	4b09      	ldr	r3, [pc, #36]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 8003296:	2200      	movs	r2, #0
 8003298:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800329a:	4b08      	ldr	r3, [pc, #32]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 800329c:	2200      	movs	r2, #0
 800329e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032a0:	4b06      	ldr	r3, [pc, #24]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032a6:	4805      	ldr	r0, [pc, #20]	@ (80032bc <MX_USART3_UART_Init+0x58>)
 80032a8:	f003 fd70 	bl	8006d8c <HAL_UART_Init>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d001      	beq.n	80032b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80032b2:	f7ff fc81 	bl	8002bb8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80032b6:	bf00      	nop
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	20000418 	.word	0x20000418
 80032c0:	40004800 	.word	0x40004800

080032c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b0aa      	sub	sp, #168	@ 0xa8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80032d0:	2200      	movs	r2, #0
 80032d2:	601a      	str	r2, [r3, #0]
 80032d4:	605a      	str	r2, [r3, #4]
 80032d6:	609a      	str	r2, [r3, #8]
 80032d8:	60da      	str	r2, [r3, #12]
 80032da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80032dc:	f107 0310 	add.w	r3, r7, #16
 80032e0:	2284      	movs	r2, #132	@ 0x84
 80032e2:	2100      	movs	r1, #0
 80032e4:	4618      	mov	r0, r3
 80032e6:	f006 f8fd 	bl	80094e4 <memset>
  if(uartHandle->Instance==USART3)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	4a26      	ldr	r2, [pc, #152]	@ (8003388 <HAL_UART_MspInit+0xc4>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d144      	bne.n	800337e <HAL_UART_MspInit+0xba>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80032f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032f8:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80032fa:	2300      	movs	r3, #0
 80032fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032fe:	f107 0310 	add.w	r3, r7, #16
 8003302:	4618      	mov	r0, r3
 8003304:	f001 f984 	bl	8004610 <HAL_RCCEx_PeriphCLKConfig>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d001      	beq.n	8003312 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800330e:	f7ff fc53 	bl	8002bb8 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8003312:	4b1e      	ldr	r3, [pc, #120]	@ (800338c <HAL_UART_MspInit+0xc8>)
 8003314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003316:	4a1d      	ldr	r2, [pc, #116]	@ (800338c <HAL_UART_MspInit+0xc8>)
 8003318:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800331c:	6413      	str	r3, [r2, #64]	@ 0x40
 800331e:	4b1b      	ldr	r3, [pc, #108]	@ (800338c <HAL_UART_MspInit+0xc8>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003322:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003326:	60fb      	str	r3, [r7, #12]
 8003328:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800332a:	4b18      	ldr	r3, [pc, #96]	@ (800338c <HAL_UART_MspInit+0xc8>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800332e:	4a17      	ldr	r2, [pc, #92]	@ (800338c <HAL_UART_MspInit+0xc8>)
 8003330:	f043 0308 	orr.w	r3, r3, #8
 8003334:	6313      	str	r3, [r2, #48]	@ 0x30
 8003336:	4b15      	ldr	r3, [pc, #84]	@ (800338c <HAL_UART_MspInit+0xc8>)
 8003338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800333a:	f003 0308 	and.w	r3, r3, #8
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8003342:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003346:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800334a:	2302      	movs	r3, #2
 800334c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003350:	2301      	movs	r3, #1
 8003352:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003356:	2303      	movs	r3, #3
 8003358:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800335c:	2307      	movs	r3, #7
 800335e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003362:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003366:	4619      	mov	r1, r3
 8003368:	4809      	ldr	r0, [pc, #36]	@ (8003390 <HAL_UART_MspInit+0xcc>)
 800336a:	f000 fa61 	bl	8003830 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800336e:	2200      	movs	r2, #0
 8003370:	2100      	movs	r1, #0
 8003372:	2027      	movs	r0, #39	@ 0x27
 8003374:	f000 f993 	bl	800369e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003378:	2027      	movs	r0, #39	@ 0x27
 800337a:	f000 f9ac 	bl	80036d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800337e:	bf00      	nop
 8003380:	37a8      	adds	r7, #168	@ 0xa8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}
 8003386:	bf00      	nop
 8003388:	40004800 	.word	0x40004800
 800338c:	40023800 	.word	0x40023800
 8003390:	40020c00 	.word	0x40020c00

08003394 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003394:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80033cc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003398:	f7ff fd9e 	bl	8002ed8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800339c:	480c      	ldr	r0, [pc, #48]	@ (80033d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800339e:	490d      	ldr	r1, [pc, #52]	@ (80033d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80033a0:	4a0d      	ldr	r2, [pc, #52]	@ (80033d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80033a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033a4:	e002      	b.n	80033ac <LoopCopyDataInit>

080033a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033aa:	3304      	adds	r3, #4

080033ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033b0:	d3f9      	bcc.n	80033a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033b2:	4a0a      	ldr	r2, [pc, #40]	@ (80033dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80033b4:	4c0a      	ldr	r4, [pc, #40]	@ (80033e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80033b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033b8:	e001      	b.n	80033be <LoopFillZerobss>

080033ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033bc:	3204      	adds	r2, #4

080033be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033c0:	d3fb      	bcc.n	80033ba <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80033c2:	f006 f8f9 	bl	80095b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80033c6:	f7ff fa23 	bl	8002810 <main>
  bx  lr    
 80033ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80033cc:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80033d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033d4:	2000024c 	.word	0x2000024c
  ldr r2, =_sidata
 80033d8:	0800d93c 	.word	0x0800d93c
  ldr r2, =_sbss
 80033dc:	2000024c 	.word	0x2000024c
  ldr r4, =_ebss
 80033e0:	200005f0 	.word	0x200005f0

080033e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80033e4:	e7fe      	b.n	80033e4 <ADC_IRQHandler>

080033e6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033e6:	b580      	push	{r7, lr}
 80033e8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80033ea:	2003      	movs	r0, #3
 80033ec:	f000 f94c 	bl	8003688 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80033f0:	2000      	movs	r0, #0
 80033f2:	f000 f805 	bl	8003400 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033f6:	f7ff fc67 	bl	8002cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80033fa:	2300      	movs	r3, #0
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	bd80      	pop	{r7, pc}

08003400 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003408:	4b12      	ldr	r3, [pc, #72]	@ (8003454 <HAL_InitTick+0x54>)
 800340a:	681a      	ldr	r2, [r3, #0]
 800340c:	4b12      	ldr	r3, [pc, #72]	@ (8003458 <HAL_InitTick+0x58>)
 800340e:	781b      	ldrb	r3, [r3, #0]
 8003410:	4619      	mov	r1, r3
 8003412:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003416:	fbb3 f3f1 	udiv	r3, r3, r1
 800341a:	fbb2 f3f3 	udiv	r3, r2, r3
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f967 	bl	80036f2 <HAL_SYSTICK_Config>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d001      	beq.n	800342e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	e00e      	b.n	800344c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2b0f      	cmp	r3, #15
 8003432:	d80a      	bhi.n	800344a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003434:	2200      	movs	r2, #0
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	f04f 30ff 	mov.w	r0, #4294967295
 800343c:	f000 f92f 	bl	800369e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003440:	4a06      	ldr	r2, [pc, #24]	@ (800345c <HAL_InitTick+0x5c>)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003446:	2300      	movs	r3, #0
 8003448:	e000      	b.n	800344c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800344a:	2301      	movs	r3, #1
}
 800344c:	4618      	mov	r0, r3
 800344e:	3708      	adds	r7, #8
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	20000078 	.word	0x20000078
 8003458:	20000080 	.word	0x20000080
 800345c:	2000007c 	.word	0x2000007c

08003460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003464:	4b06      	ldr	r3, [pc, #24]	@ (8003480 <HAL_IncTick+0x20>)
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	461a      	mov	r2, r3
 800346a:	4b06      	ldr	r3, [pc, #24]	@ (8003484 <HAL_IncTick+0x24>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4413      	add	r3, r2
 8003470:	4a04      	ldr	r2, [pc, #16]	@ (8003484 <HAL_IncTick+0x24>)
 8003472:	6013      	str	r3, [r2, #0]
}
 8003474:	bf00      	nop
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000080 	.word	0x20000080
 8003484:	200004a0 	.word	0x200004a0

08003488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0
  return uwTick;
 800348c:	4b03      	ldr	r3, [pc, #12]	@ (800349c <HAL_GetTick+0x14>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	4618      	mov	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	200004a0 	.word	0x200004a0

080034a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b084      	sub	sp, #16
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034a8:	f7ff ffee 	bl	8003488 <HAL_GetTick>
 80034ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034b8:	d005      	beq.n	80034c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ba:	4b0a      	ldr	r3, [pc, #40]	@ (80034e4 <HAL_Delay+0x44>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	4413      	add	r3, r2
 80034c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80034c6:	bf00      	nop
 80034c8:	f7ff ffde 	bl	8003488 <HAL_GetTick>
 80034cc:	4602      	mov	r2, r0
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	1ad3      	subs	r3, r2, r3
 80034d2:	68fa      	ldr	r2, [r7, #12]
 80034d4:	429a      	cmp	r2, r3
 80034d6:	d8f7      	bhi.n	80034c8 <HAL_Delay+0x28>
  {
  }
}
 80034d8:	bf00      	nop
 80034da:	bf00      	nop
 80034dc:	3710      	adds	r7, #16
 80034de:	46bd      	mov	sp, r7
 80034e0:	bd80      	pop	{r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000080 	.word	0x20000080

080034e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b085      	sub	sp, #20
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	f003 0307 	and.w	r3, r3, #7
 80034f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80034f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003528 <__NVIC_SetPriorityGrouping+0x40>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80034fe:	68ba      	ldr	r2, [r7, #8]
 8003500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003504:	4013      	ands	r3, r2
 8003506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003510:	4b06      	ldr	r3, [pc, #24]	@ (800352c <__NVIC_SetPriorityGrouping+0x44>)
 8003512:	4313      	orrs	r3, r2
 8003514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003516:	4a04      	ldr	r2, [pc, #16]	@ (8003528 <__NVIC_SetPriorityGrouping+0x40>)
 8003518:	68bb      	ldr	r3, [r7, #8]
 800351a:	60d3      	str	r3, [r2, #12]
}
 800351c:	bf00      	nop
 800351e:	3714      	adds	r7, #20
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000ed00 	.word	0xe000ed00
 800352c:	05fa0000 	.word	0x05fa0000

08003530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003534:	4b04      	ldr	r3, [pc, #16]	@ (8003548 <__NVIC_GetPriorityGrouping+0x18>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	0a1b      	lsrs	r3, r3, #8
 800353a:	f003 0307 	and.w	r3, r3, #7
}
 800353e:	4618      	mov	r0, r3
 8003540:	46bd      	mov	sp, r7
 8003542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003546:	4770      	bx	lr
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354c:	b480      	push	{r7}
 800354e:	b083      	sub	sp, #12
 8003550:	af00      	add	r7, sp, #0
 8003552:	4603      	mov	r3, r0
 8003554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355a:	2b00      	cmp	r3, #0
 800355c:	db0b      	blt.n	8003576 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800355e:	79fb      	ldrb	r3, [r7, #7]
 8003560:	f003 021f 	and.w	r2, r3, #31
 8003564:	4907      	ldr	r1, [pc, #28]	@ (8003584 <__NVIC_EnableIRQ+0x38>)
 8003566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800356a:	095b      	lsrs	r3, r3, #5
 800356c:	2001      	movs	r0, #1
 800356e:	fa00 f202 	lsl.w	r2, r0, r2
 8003572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003576:	bf00      	nop
 8003578:	370c      	adds	r7, #12
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr
 8003582:	bf00      	nop
 8003584:	e000e100 	.word	0xe000e100

08003588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	4603      	mov	r3, r0
 8003590:	6039      	str	r1, [r7, #0]
 8003592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	2b00      	cmp	r3, #0
 800359a:	db0a      	blt.n	80035b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	490c      	ldr	r1, [pc, #48]	@ (80035d4 <__NVIC_SetPriority+0x4c>)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	0112      	lsls	r2, r2, #4
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	440b      	add	r3, r1
 80035ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035b0:	e00a      	b.n	80035c8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b2:	683b      	ldr	r3, [r7, #0]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	4908      	ldr	r1, [pc, #32]	@ (80035d8 <__NVIC_SetPriority+0x50>)
 80035b8:	79fb      	ldrb	r3, [r7, #7]
 80035ba:	f003 030f 	and.w	r3, r3, #15
 80035be:	3b04      	subs	r3, #4
 80035c0:	0112      	lsls	r2, r2, #4
 80035c2:	b2d2      	uxtb	r2, r2
 80035c4:	440b      	add	r3, r1
 80035c6:	761a      	strb	r2, [r3, #24]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr
 80035d4:	e000e100 	.word	0xe000e100
 80035d8:	e000ed00 	.word	0xe000ed00

080035dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	@ 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f003 0307 	and.w	r3, r3, #7
 80035ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	f1c3 0307 	rsb	r3, r3, #7
 80035f6:	2b04      	cmp	r3, #4
 80035f8:	bf28      	it	cs
 80035fa:	2304      	movcs	r3, #4
 80035fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	3304      	adds	r3, #4
 8003602:	2b06      	cmp	r3, #6
 8003604:	d902      	bls.n	800360c <NVIC_EncodePriority+0x30>
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	3b03      	subs	r3, #3
 800360a:	e000      	b.n	800360e <NVIC_EncodePriority+0x32>
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003610:	f04f 32ff 	mov.w	r2, #4294967295
 8003614:	69bb      	ldr	r3, [r7, #24]
 8003616:	fa02 f303 	lsl.w	r3, r2, r3
 800361a:	43da      	mvns	r2, r3
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	401a      	ands	r2, r3
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003624:	f04f 31ff 	mov.w	r1, #4294967295
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	fa01 f303 	lsl.w	r3, r1, r3
 800362e:	43d9      	mvns	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003634:	4313      	orrs	r3, r2
         );
}
 8003636:	4618      	mov	r0, r3
 8003638:	3724      	adds	r7, #36	@ 0x24
 800363a:	46bd      	mov	sp, r7
 800363c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003640:	4770      	bx	lr
	...

08003644 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b082      	sub	sp, #8
 8003648:	af00      	add	r7, sp, #0
 800364a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	3b01      	subs	r3, #1
 8003650:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003654:	d301      	bcc.n	800365a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003656:	2301      	movs	r3, #1
 8003658:	e00f      	b.n	800367a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800365a:	4a0a      	ldr	r2, [pc, #40]	@ (8003684 <SysTick_Config+0x40>)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	3b01      	subs	r3, #1
 8003660:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003662:	210f      	movs	r1, #15
 8003664:	f04f 30ff 	mov.w	r0, #4294967295
 8003668:	f7ff ff8e 	bl	8003588 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800366c:	4b05      	ldr	r3, [pc, #20]	@ (8003684 <SysTick_Config+0x40>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003672:	4b04      	ldr	r3, [pc, #16]	@ (8003684 <SysTick_Config+0x40>)
 8003674:	2207      	movs	r2, #7
 8003676:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	e000e010 	.word	0xe000e010

08003688 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff ff29 	bl	80034e8 <__NVIC_SetPriorityGrouping>
}
 8003696:	bf00      	nop
 8003698:	3708      	adds	r7, #8
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}

0800369e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800369e:	b580      	push	{r7, lr}
 80036a0:	b086      	sub	sp, #24
 80036a2:	af00      	add	r7, sp, #0
 80036a4:	4603      	mov	r3, r0
 80036a6:	60b9      	str	r1, [r7, #8]
 80036a8:	607a      	str	r2, [r7, #4]
 80036aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80036ac:	2300      	movs	r3, #0
 80036ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036b0:	f7ff ff3e 	bl	8003530 <__NVIC_GetPriorityGrouping>
 80036b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036b6:	687a      	ldr	r2, [r7, #4]
 80036b8:	68b9      	ldr	r1, [r7, #8]
 80036ba:	6978      	ldr	r0, [r7, #20]
 80036bc:	f7ff ff8e 	bl	80035dc <NVIC_EncodePriority>
 80036c0:	4602      	mov	r2, r0
 80036c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c6:	4611      	mov	r1, r2
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7ff ff5d 	bl	8003588 <__NVIC_SetPriority>
}
 80036ce:	bf00      	nop
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}

080036d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036d6:	b580      	push	{r7, lr}
 80036d8:	b082      	sub	sp, #8
 80036da:	af00      	add	r7, sp, #0
 80036dc:	4603      	mov	r3, r0
 80036de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036e4:	4618      	mov	r0, r3
 80036e6:	f7ff ff31 	bl	800354c <__NVIC_EnableIRQ>
}
 80036ea:	bf00      	nop
 80036ec:	3708      	adds	r7, #8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b082      	sub	sp, #8
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f7ff ffa2 	bl	8003644 <SysTick_Config>
 8003700:	4603      	mov	r3, r0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b084      	sub	sp, #16
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003716:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003718:	f7ff feb6 	bl	8003488 <HAL_GetTick>
 800371c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b02      	cmp	r3, #2
 8003728:	d008      	beq.n	800373c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2280      	movs	r2, #128	@ 0x80
 800372e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e052      	b.n	80037e2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681a      	ldr	r2, [r3, #0]
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f022 0216 	bic.w	r2, r2, #22
 800374a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695a      	ldr	r2, [r3, #20]
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800375a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003760:	2b00      	cmp	r3, #0
 8003762:	d103      	bne.n	800376c <HAL_DMA_Abort+0x62>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003768:	2b00      	cmp	r3, #0
 800376a:	d007      	beq.n	800377c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0208 	bic.w	r2, r2, #8
 800377a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800378c:	e013      	b.n	80037b6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800378e:	f7ff fe7b 	bl	8003488 <HAL_GetTick>
 8003792:	4602      	mov	r2, r0
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	1ad3      	subs	r3, r2, r3
 8003798:	2b05      	cmp	r3, #5
 800379a:	d90c      	bls.n	80037b6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2220      	movs	r2, #32
 80037a0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2203      	movs	r2, #3
 80037a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e015      	b.n	80037e2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 0301 	and.w	r3, r3, #1
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d1e4      	bne.n	800378e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c8:	223f      	movs	r2, #63	@ 0x3f
 80037ca:	409a      	lsls	r2, r3
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2201      	movs	r2, #1
 80037d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 80037e0:	2300      	movs	r3, #0
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	3710      	adds	r7, #16
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d004      	beq.n	8003808 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2280      	movs	r2, #128	@ 0x80
 8003802:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e00c      	b.n	8003822 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2205      	movs	r2, #5
 800380c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f022 0201 	bic.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
	...

08003830 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003830:	b480      	push	{r7}
 8003832:	b089      	sub	sp, #36	@ 0x24
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800383a:	2300      	movs	r3, #0
 800383c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003846:	2300      	movs	r3, #0
 8003848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e175      	b.n	8003b3c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003850:	2201      	movs	r2, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	429a      	cmp	r2, r3
 800386a:	f040 8164 	bne.w	8003b36 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d005      	beq.n	8003886 <HAL_GPIO_Init+0x56>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d130      	bne.n	80038e8 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	2203      	movs	r2, #3
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	4013      	ands	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038bc:	2201      	movs	r2, #1
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 0201 	and.w	r2, r3, #1
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d017      	beq.n	8003924 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 0303 	and.w	r3, r3, #3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d123      	bne.n	8003978 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	08da      	lsrs	r2, r3, #3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3208      	adds	r2, #8
 8003938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	220f      	movs	r2, #15
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	08da      	lsrs	r2, r3, #3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3208      	adds	r2, #8
 8003972:	69b9      	ldr	r1, [r7, #24]
 8003974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	2203      	movs	r2, #3
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4013      	ands	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0203 	and.w	r2, r3, #3
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80be 	beq.w	8003b36 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ba:	4b66      	ldr	r3, [pc, #408]	@ (8003b54 <HAL_GPIO_Init+0x324>)
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	4a65      	ldr	r2, [pc, #404]	@ (8003b54 <HAL_GPIO_Init+0x324>)
 80039c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80039c6:	4b63      	ldr	r3, [pc, #396]	@ (8003b54 <HAL_GPIO_Init+0x324>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039ce:	60fb      	str	r3, [r7, #12]
 80039d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80039d2:	4a61      	ldr	r2, [pc, #388]	@ (8003b58 <HAL_GPIO_Init+0x328>)
 80039d4:	69fb      	ldr	r3, [r7, #28]
 80039d6:	089b      	lsrs	r3, r3, #2
 80039d8:	3302      	adds	r3, #2
 80039da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039de:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	f003 0303 	and.w	r3, r3, #3
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	220f      	movs	r2, #15
 80039ea:	fa02 f303 	lsl.w	r3, r2, r3
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69ba      	ldr	r2, [r7, #24]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a58      	ldr	r2, [pc, #352]	@ (8003b5c <HAL_GPIO_Init+0x32c>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d037      	beq.n	8003a6e <HAL_GPIO_Init+0x23e>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a57      	ldr	r2, [pc, #348]	@ (8003b60 <HAL_GPIO_Init+0x330>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d031      	beq.n	8003a6a <HAL_GPIO_Init+0x23a>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	4a56      	ldr	r2, [pc, #344]	@ (8003b64 <HAL_GPIO_Init+0x334>)
 8003a0a:	4293      	cmp	r3, r2
 8003a0c:	d02b      	beq.n	8003a66 <HAL_GPIO_Init+0x236>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a55      	ldr	r2, [pc, #340]	@ (8003b68 <HAL_GPIO_Init+0x338>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d025      	beq.n	8003a62 <HAL_GPIO_Init+0x232>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a54      	ldr	r2, [pc, #336]	@ (8003b6c <HAL_GPIO_Init+0x33c>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d01f      	beq.n	8003a5e <HAL_GPIO_Init+0x22e>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a53      	ldr	r2, [pc, #332]	@ (8003b70 <HAL_GPIO_Init+0x340>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d019      	beq.n	8003a5a <HAL_GPIO_Init+0x22a>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a52      	ldr	r2, [pc, #328]	@ (8003b74 <HAL_GPIO_Init+0x344>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d013      	beq.n	8003a56 <HAL_GPIO_Init+0x226>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a51      	ldr	r2, [pc, #324]	@ (8003b78 <HAL_GPIO_Init+0x348>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d00d      	beq.n	8003a52 <HAL_GPIO_Init+0x222>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a50      	ldr	r2, [pc, #320]	@ (8003b7c <HAL_GPIO_Init+0x34c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d007      	beq.n	8003a4e <HAL_GPIO_Init+0x21e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a4f      	ldr	r2, [pc, #316]	@ (8003b80 <HAL_GPIO_Init+0x350>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d101      	bne.n	8003a4a <HAL_GPIO_Init+0x21a>
 8003a46:	2309      	movs	r3, #9
 8003a48:	e012      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a4a:	230a      	movs	r3, #10
 8003a4c:	e010      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a4e:	2308      	movs	r3, #8
 8003a50:	e00e      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a52:	2307      	movs	r3, #7
 8003a54:	e00c      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a56:	2306      	movs	r3, #6
 8003a58:	e00a      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a5a:	2305      	movs	r3, #5
 8003a5c:	e008      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a5e:	2304      	movs	r3, #4
 8003a60:	e006      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a62:	2303      	movs	r3, #3
 8003a64:	e004      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e002      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_GPIO_Init+0x240>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	69fa      	ldr	r2, [r7, #28]
 8003a72:	f002 0203 	and.w	r2, r2, #3
 8003a76:	0092      	lsls	r2, r2, #2
 8003a78:	4093      	lsls	r3, r2
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003a80:	4935      	ldr	r1, [pc, #212]	@ (8003b58 <HAL_GPIO_Init+0x328>)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	089b      	lsrs	r3, r3, #2
 8003a86:	3302      	adds	r3, #2
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a8e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ab2:	4a34      	ldr	r2, [pc, #208]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab8:	4b32      	ldr	r3, [pc, #200]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003adc:	4a29      	ldr	r2, [pc, #164]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ae2:	4b28      	ldr	r3, [pc, #160]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b06:	4a1f      	ldr	r2, [pc, #124]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b30:	4a14      	ldr	r2, [pc, #80]	@ (8003b84 <HAL_GPIO_Init+0x354>)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	2b0f      	cmp	r3, #15
 8003b40:	f67f ae86 	bls.w	8003850 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	3724      	adds	r7, #36	@ 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40013800 	.word	0x40013800
 8003b5c:	40020000 	.word	0x40020000
 8003b60:	40020400 	.word	0x40020400
 8003b64:	40020800 	.word	0x40020800
 8003b68:	40020c00 	.word	0x40020c00
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40021400 	.word	0x40021400
 8003b74:	40021800 	.word	0x40021800
 8003b78:	40021c00 	.word	0x40021c00
 8003b7c:	40022000 	.word	0x40022000
 8003b80:	40022400 	.word	0x40022400
 8003b84:	40013c00 	.word	0x40013c00

08003b88 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b083      	sub	sp, #12
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	460b      	mov	r3, r1
 8003b92:	807b      	strh	r3, [r7, #2]
 8003b94:	4613      	mov	r3, r2
 8003b96:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b98:	787b      	ldrb	r3, [r7, #1]
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d003      	beq.n	8003ba6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b9e:	887a      	ldrh	r2, [r7, #2]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003ba4:	e003      	b.n	8003bae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003ba6:	887b      	ldrh	r3, [r7, #2]
 8003ba8:	041a      	lsls	r2, r3, #16
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	619a      	str	r2, [r3, #24]
}
 8003bae:	bf00      	nop
 8003bb0:	370c      	adds	r7, #12
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr
	...

08003bbc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003bc0:	4b05      	ldr	r3, [pc, #20]	@ (8003bd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a04      	ldr	r2, [pc, #16]	@ (8003bd8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003bc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bca:	6013      	str	r3, [r2, #0]
}
 8003bcc:	bf00      	nop
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40007000 	.word	0x40007000

08003bdc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b082      	sub	sp, #8
 8003be0:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003be2:	2300      	movs	r3, #0
 8003be4:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003be6:	4b23      	ldr	r3, [pc, #140]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x98>)
 8003be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bea:	4a22      	ldr	r2, [pc, #136]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bf2:	4b20      	ldr	r3, [pc, #128]	@ (8003c74 <HAL_PWREx_EnableOverDrive+0x98>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bfa:	603b      	str	r3, [r7, #0]
 8003bfc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003bfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a1d      	ldr	r2, [pc, #116]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c08:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c0a:	f7ff fc3d 	bl	8003488 <HAL_GetTick>
 8003c0e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c10:	e009      	b.n	8003c26 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c12:	f7ff fc39 	bl	8003488 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c20:	d901      	bls.n	8003c26 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e022      	b.n	8003c6c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c26:	4b14      	ldr	r3, [pc, #80]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c32:	d1ee      	bne.n	8003c12 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003c34:	4b10      	ldr	r3, [pc, #64]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a0f      	ldr	r2, [pc, #60]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c3e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c40:	f7ff fc22 	bl	8003488 <HAL_GetTick>
 8003c44:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c46:	e009      	b.n	8003c5c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c48:	f7ff fc1e 	bl	8003488 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c56:	d901      	bls.n	8003c5c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e007      	b.n	8003c6c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c5c:	4b06      	ldr	r3, [pc, #24]	@ (8003c78 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c64:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c68:	d1ee      	bne.n	8003c48 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3708      	adds	r7, #8
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	40023800 	.word	0x40023800
 8003c78:	40007000 	.word	0x40007000

08003c7c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b086      	sub	sp, #24
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003c84:	2300      	movs	r3, #0
 8003c86:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d101      	bne.n	8003c92 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e291      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	f000 8087 	beq.w	8003dae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ca0:	4b96      	ldr	r3, [pc, #600]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003ca2:	689b      	ldr	r3, [r3, #8]
 8003ca4:	f003 030c 	and.w	r3, r3, #12
 8003ca8:	2b04      	cmp	r3, #4
 8003caa:	d00c      	beq.n	8003cc6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cac:	4b93      	ldr	r3, [pc, #588]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	f003 030c 	and.w	r3, r3, #12
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d112      	bne.n	8003cde <HAL_RCC_OscConfig+0x62>
 8003cb8:	4b90      	ldr	r3, [pc, #576]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cc0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cc4:	d10b      	bne.n	8003cde <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cc6:	4b8d      	ldr	r3, [pc, #564]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d06c      	beq.n	8003dac <HAL_RCC_OscConfig+0x130>
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d168      	bne.n	8003dac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e26b      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ce6:	d106      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x7a>
 8003ce8:	4b84      	ldr	r3, [pc, #528]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4a83      	ldr	r2, [pc, #524]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003cee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cf2:	6013      	str	r3, [r2, #0]
 8003cf4:	e02e      	b.n	8003d54 <HAL_RCC_OscConfig+0xd8>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	685b      	ldr	r3, [r3, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10c      	bne.n	8003d18 <HAL_RCC_OscConfig+0x9c>
 8003cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a7e      	ldr	r2, [pc, #504]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d08:	6013      	str	r3, [r2, #0]
 8003d0a:	4b7c      	ldr	r3, [pc, #496]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	4a7b      	ldr	r2, [pc, #492]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d10:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d14:	6013      	str	r3, [r2, #0]
 8003d16:	e01d      	b.n	8003d54 <HAL_RCC_OscConfig+0xd8>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d20:	d10c      	bne.n	8003d3c <HAL_RCC_OscConfig+0xc0>
 8003d22:	4b76      	ldr	r3, [pc, #472]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a75      	ldr	r2, [pc, #468]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d28:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d2c:	6013      	str	r3, [r2, #0]
 8003d2e:	4b73      	ldr	r3, [pc, #460]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a72      	ldr	r2, [pc, #456]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d38:	6013      	str	r3, [r2, #0]
 8003d3a:	e00b      	b.n	8003d54 <HAL_RCC_OscConfig+0xd8>
 8003d3c:	4b6f      	ldr	r3, [pc, #444]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a6e      	ldr	r2, [pc, #440]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d46:	6013      	str	r3, [r2, #0]
 8003d48:	4b6c      	ldr	r3, [pc, #432]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a6b      	ldr	r2, [pc, #428]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d013      	beq.n	8003d84 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d5c:	f7ff fb94 	bl	8003488 <HAL_GetTick>
 8003d60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d62:	e008      	b.n	8003d76 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d64:	f7ff fb90 	bl	8003488 <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	2b64      	cmp	r3, #100	@ 0x64
 8003d70:	d901      	bls.n	8003d76 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d72:	2303      	movs	r3, #3
 8003d74:	e21f      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d76:	4b61      	ldr	r3, [pc, #388]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d0f0      	beq.n	8003d64 <HAL_RCC_OscConfig+0xe8>
 8003d82:	e014      	b.n	8003dae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d84:	f7ff fb80 	bl	8003488 <HAL_GetTick>
 8003d88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d8a:	e008      	b.n	8003d9e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d8c:	f7ff fb7c 	bl	8003488 <HAL_GetTick>
 8003d90:	4602      	mov	r2, r0
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	1ad3      	subs	r3, r2, r3
 8003d96:	2b64      	cmp	r3, #100	@ 0x64
 8003d98:	d901      	bls.n	8003d9e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e20b      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d9e:	4b57      	ldr	r3, [pc, #348]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d1f0      	bne.n	8003d8c <HAL_RCC_OscConfig+0x110>
 8003daa:	e000      	b.n	8003dae <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d069      	beq.n	8003e8e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dba:	4b50      	ldr	r3, [pc, #320]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d00b      	beq.n	8003dde <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dc6:	4b4d      	ldr	r3, [pc, #308]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	f003 030c 	and.w	r3, r3, #12
 8003dce:	2b08      	cmp	r3, #8
 8003dd0:	d11c      	bne.n	8003e0c <HAL_RCC_OscConfig+0x190>
 8003dd2:	4b4a      	ldr	r3, [pc, #296]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d116      	bne.n	8003e0c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dde:	4b47      	ldr	r3, [pc, #284]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d005      	beq.n	8003df6 <HAL_RCC_OscConfig+0x17a>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d001      	beq.n	8003df6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	e1df      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df6:	4b41      	ldr	r3, [pc, #260]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	691b      	ldr	r3, [r3, #16]
 8003e02:	00db      	lsls	r3, r3, #3
 8003e04:	493d      	ldr	r1, [pc, #244]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e06:	4313      	orrs	r3, r2
 8003e08:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e0a:	e040      	b.n	8003e8e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d023      	beq.n	8003e5c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e14:	4b39      	ldr	r3, [pc, #228]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a38      	ldr	r2, [pc, #224]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e1a:	f043 0301 	orr.w	r3, r3, #1
 8003e1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e20:	f7ff fb32 	bl	8003488 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e26:	e008      	b.n	8003e3a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e28:	f7ff fb2e 	bl	8003488 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d901      	bls.n	8003e3a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e1bd      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e3a:	4b30      	ldr	r3, [pc, #192]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0302 	and.w	r3, r3, #2
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d0f0      	beq.n	8003e28 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e46:	4b2d      	ldr	r3, [pc, #180]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	691b      	ldr	r3, [r3, #16]
 8003e52:	00db      	lsls	r3, r3, #3
 8003e54:	4929      	ldr	r1, [pc, #164]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e56:	4313      	orrs	r3, r2
 8003e58:	600b      	str	r3, [r1, #0]
 8003e5a:	e018      	b.n	8003e8e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e5c:	4b27      	ldr	r3, [pc, #156]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e62:	f023 0301 	bic.w	r3, r3, #1
 8003e66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e68:	f7ff fb0e 	bl	8003488 <HAL_GetTick>
 8003e6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e6e:	e008      	b.n	8003e82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e70:	f7ff fb0a 	bl	8003488 <HAL_GetTick>
 8003e74:	4602      	mov	r2, r0
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d901      	bls.n	8003e82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e7e:	2303      	movs	r3, #3
 8003e80:	e199      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e82:	4b1e      	ldr	r3, [pc, #120]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d1f0      	bne.n	8003e70 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0308 	and.w	r3, r3, #8
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d038      	beq.n	8003f0c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	695b      	ldr	r3, [r3, #20]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d019      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ea2:	4b16      	ldr	r3, [pc, #88]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea6:	4a15      	ldr	r2, [pc, #84]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003ea8:	f043 0301 	orr.w	r3, r3, #1
 8003eac:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eae:	f7ff faeb 	bl	8003488 <HAL_GetTick>
 8003eb2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb4:	e008      	b.n	8003ec8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb6:	f7ff fae7 	bl	8003488 <HAL_GetTick>
 8003eba:	4602      	mov	r2, r0
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e176      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003eca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0f0      	beq.n	8003eb6 <HAL_RCC_OscConfig+0x23a>
 8003ed4:	e01a      	b.n	8003f0c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ed6:	4b09      	ldr	r3, [pc, #36]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003ed8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eda:	4a08      	ldr	r2, [pc, #32]	@ (8003efc <HAL_RCC_OscConfig+0x280>)
 8003edc:	f023 0301 	bic.w	r3, r3, #1
 8003ee0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee2:	f7ff fad1 	bl	8003488 <HAL_GetTick>
 8003ee6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ee8:	e00a      	b.n	8003f00 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eea:	f7ff facd 	bl	8003488 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	693b      	ldr	r3, [r7, #16]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d903      	bls.n	8003f00 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	e15c      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
 8003efc:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f00:	4b91      	ldr	r3, [pc, #580]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f02:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f04:	f003 0302 	and.w	r3, r3, #2
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1ee      	bne.n	8003eea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 0304 	and.w	r3, r3, #4
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f000 80a4 	beq.w	8004062 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f1a:	4b8b      	ldr	r3, [pc, #556]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d10d      	bne.n	8003f42 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f26:	4b88      	ldr	r3, [pc, #544]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2a:	4a87      	ldr	r2, [pc, #540]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f30:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f32:	4b85      	ldr	r3, [pc, #532]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3a:	60bb      	str	r3, [r7, #8]
 8003f3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f42:	4b82      	ldr	r3, [pc, #520]	@ (800414c <HAL_RCC_OscConfig+0x4d0>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d118      	bne.n	8003f80 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003f4e:	4b7f      	ldr	r3, [pc, #508]	@ (800414c <HAL_RCC_OscConfig+0x4d0>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a7e      	ldr	r2, [pc, #504]	@ (800414c <HAL_RCC_OscConfig+0x4d0>)
 8003f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f5a:	f7ff fa95 	bl	8003488 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f62:	f7ff fa91 	bl	8003488 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b64      	cmp	r3, #100	@ 0x64
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e120      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f74:	4b75      	ldr	r3, [pc, #468]	@ (800414c <HAL_RCC_OscConfig+0x4d0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d0f0      	beq.n	8003f62 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d106      	bne.n	8003f96 <HAL_RCC_OscConfig+0x31a>
 8003f88:	4b6f      	ldr	r3, [pc, #444]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f8c:	4a6e      	ldr	r2, [pc, #440]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003f8e:	f043 0301 	orr.w	r3, r3, #1
 8003f92:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f94:	e02d      	b.n	8003ff2 <HAL_RCC_OscConfig+0x376>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10c      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x33c>
 8003f9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa2:	4a69      	ldr	r2, [pc, #420]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fa4:	f023 0301 	bic.w	r3, r3, #1
 8003fa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003faa:	4b67      	ldr	r3, [pc, #412]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fae:	4a66      	ldr	r2, [pc, #408]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fb0:	f023 0304 	bic.w	r3, r3, #4
 8003fb4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fb6:	e01c      	b.n	8003ff2 <HAL_RCC_OscConfig+0x376>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	2b05      	cmp	r3, #5
 8003fbe:	d10c      	bne.n	8003fda <HAL_RCC_OscConfig+0x35e>
 8003fc0:	4b61      	ldr	r3, [pc, #388]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc4:	4a60      	ldr	r2, [pc, #384]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fc6:	f043 0304 	orr.w	r3, r3, #4
 8003fca:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fcc:	4b5e      	ldr	r3, [pc, #376]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd0:	4a5d      	ldr	r2, [pc, #372]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fd2:	f043 0301 	orr.w	r3, r3, #1
 8003fd6:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fd8:	e00b      	b.n	8003ff2 <HAL_RCC_OscConfig+0x376>
 8003fda:	4b5b      	ldr	r3, [pc, #364]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fde:	4a5a      	ldr	r2, [pc, #360]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fe0:	f023 0301 	bic.w	r3, r3, #1
 8003fe4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003fe6:	4b58      	ldr	r3, [pc, #352]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fea:	4a57      	ldr	r2, [pc, #348]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8003fec:	f023 0304 	bic.w	r3, r3, #4
 8003ff0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d015      	beq.n	8004026 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffa:	f7ff fa45 	bl	8003488 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004000:	e00a      	b.n	8004018 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004002:	f7ff fa41 	bl	8003488 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004010:	4293      	cmp	r3, r2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e0ce      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004018:	4b4b      	ldr	r3, [pc, #300]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 800401a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0ee      	beq.n	8004002 <HAL_RCC_OscConfig+0x386>
 8004024:	e014      	b.n	8004050 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004026:	f7ff fa2f 	bl	8003488 <HAL_GetTick>
 800402a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800402c:	e00a      	b.n	8004044 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800402e:	f7ff fa2b 	bl	8003488 <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	f241 3288 	movw	r2, #5000	@ 0x1388
 800403c:	4293      	cmp	r3, r2
 800403e:	d901      	bls.n	8004044 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004040:	2303      	movs	r3, #3
 8004042:	e0b8      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004044:	4b40      	ldr	r3, [pc, #256]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	f003 0302 	and.w	r3, r3, #2
 800404c:	2b00      	cmp	r3, #0
 800404e:	d1ee      	bne.n	800402e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004050:	7dfb      	ldrb	r3, [r7, #23]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d105      	bne.n	8004062 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004056:	4b3c      	ldr	r3, [pc, #240]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405a:	4a3b      	ldr	r2, [pc, #236]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 800405c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004060:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	699b      	ldr	r3, [r3, #24]
 8004066:	2b00      	cmp	r3, #0
 8004068:	f000 80a4 	beq.w	80041b4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800406c:	4b36      	ldr	r3, [pc, #216]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	f003 030c 	and.w	r3, r3, #12
 8004074:	2b08      	cmp	r3, #8
 8004076:	d06b      	beq.n	8004150 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	699b      	ldr	r3, [r3, #24]
 800407c:	2b02      	cmp	r3, #2
 800407e:	d149      	bne.n	8004114 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004080:	4b31      	ldr	r3, [pc, #196]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a30      	ldr	r2, [pc, #192]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800408a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408c:	f7ff f9fc 	bl	8003488 <HAL_GetTick>
 8004090:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004092:	e008      	b.n	80040a6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004094:	f7ff f9f8 	bl	8003488 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d901      	bls.n	80040a6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	e087      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a6:	4b28      	ldr	r3, [pc, #160]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d1f0      	bne.n	8004094 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	69da      	ldr	r2, [r3, #28]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6a1b      	ldr	r3, [r3, #32]
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c0:	019b      	lsls	r3, r3, #6
 80040c2:	431a      	orrs	r2, r3
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040c8:	085b      	lsrs	r3, r3, #1
 80040ca:	3b01      	subs	r3, #1
 80040cc:	041b      	lsls	r3, r3, #16
 80040ce:	431a      	orrs	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	061b      	lsls	r3, r3, #24
 80040d6:	4313      	orrs	r3, r2
 80040d8:	4a1b      	ldr	r2, [pc, #108]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 80040da:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80040de:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040e0:	4b19      	ldr	r3, [pc, #100]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4a18      	ldr	r2, [pc, #96]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 80040e6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ec:	f7ff f9cc 	bl	8003488 <HAL_GetTick>
 80040f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040f2:	e008      	b.n	8004106 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f4:	f7ff f9c8 	bl	8003488 <HAL_GetTick>
 80040f8:	4602      	mov	r2, r0
 80040fa:	693b      	ldr	r3, [r7, #16]
 80040fc:	1ad3      	subs	r3, r2, r3
 80040fe:	2b02      	cmp	r3, #2
 8004100:	d901      	bls.n	8004106 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004102:	2303      	movs	r3, #3
 8004104:	e057      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004106:	4b10      	ldr	r3, [pc, #64]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d0f0      	beq.n	80040f4 <HAL_RCC_OscConfig+0x478>
 8004112:	e04f      	b.n	80041b4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004114:	4b0c      	ldr	r3, [pc, #48]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a0b      	ldr	r2, [pc, #44]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 800411a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800411e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7ff f9b2 	bl	8003488 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7ff f9ae 	bl	8003488 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e03d      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	4b03      	ldr	r3, [pc, #12]	@ (8004148 <HAL_RCC_OscConfig+0x4cc>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x4ac>
 8004146:	e035      	b.n	80041b4 <HAL_RCC_OscConfig+0x538>
 8004148:	40023800 	.word	0x40023800
 800414c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004150:	4b1b      	ldr	r3, [pc, #108]	@ (80041c0 <HAL_RCC_OscConfig+0x544>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	699b      	ldr	r3, [r3, #24]
 800415a:	2b01      	cmp	r3, #1
 800415c:	d028      	beq.n	80041b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004168:	429a      	cmp	r2, r3
 800416a:	d121      	bne.n	80041b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004176:	429a      	cmp	r2, r3
 8004178:	d11a      	bne.n	80041b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004180:	4013      	ands	r3, r2
 8004182:	687a      	ldr	r2, [r7, #4]
 8004184:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004186:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004188:	4293      	cmp	r3, r2
 800418a:	d111      	bne.n	80041b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004196:	085b      	lsrs	r3, r3, #1
 8004198:	3b01      	subs	r3, #1
 800419a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800419c:	429a      	cmp	r2, r3
 800419e:	d107      	bne.n	80041b0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041aa:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80041ac:	429a      	cmp	r2, r3
 80041ae:	d001      	beq.n	80041b4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e000      	b.n	80041b6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	40023800 	.word	0x40023800

080041c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
 80041cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0d0      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041dc:	4b6a      	ldr	r3, [pc, #424]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f003 030f 	and.w	r3, r3, #15
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d910      	bls.n	800420c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041ea:	4b67      	ldr	r3, [pc, #412]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f023 020f 	bic.w	r2, r3, #15
 80041f2:	4965      	ldr	r1, [pc, #404]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fa:	4b63      	ldr	r3, [pc, #396]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 030f 	and.w	r3, r3, #15
 8004202:	683a      	ldr	r2, [r7, #0]
 8004204:	429a      	cmp	r2, r3
 8004206:	d001      	beq.n	800420c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e0b8      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f003 0302 	and.w	r3, r3, #2
 8004214:	2b00      	cmp	r3, #0
 8004216:	d020      	beq.n	800425a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0304 	and.w	r3, r3, #4
 8004220:	2b00      	cmp	r3, #0
 8004222:	d005      	beq.n	8004230 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004224:	4b59      	ldr	r3, [pc, #356]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004226:	689b      	ldr	r3, [r3, #8]
 8004228:	4a58      	ldr	r2, [pc, #352]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 800422a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800422e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0308 	and.w	r3, r3, #8
 8004238:	2b00      	cmp	r3, #0
 800423a:	d005      	beq.n	8004248 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800423c:	4b53      	ldr	r3, [pc, #332]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	4a52      	ldr	r2, [pc, #328]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004242:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004246:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004248:	4b50      	ldr	r3, [pc, #320]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	494d      	ldr	r1, [pc, #308]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004256:	4313      	orrs	r3, r2
 8004258:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0301 	and.w	r3, r3, #1
 8004262:	2b00      	cmp	r3, #0
 8004264:	d040      	beq.n	80042e8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d107      	bne.n	800427e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800426e:	4b47      	ldr	r3, [pc, #284]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d115      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800427a:	2301      	movs	r3, #1
 800427c:	e07f      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	2b02      	cmp	r3, #2
 8004284:	d107      	bne.n	8004296 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004286:	4b41      	ldr	r3, [pc, #260]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d109      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e073      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004296:	4b3d      	ldr	r3, [pc, #244]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e06b      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042a6:	4b39      	ldr	r3, [pc, #228]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	f023 0203 	bic.w	r2, r3, #3
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	4936      	ldr	r1, [pc, #216]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 80042b4:	4313      	orrs	r3, r2
 80042b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042b8:	f7ff f8e6 	bl	8003488 <HAL_GetTick>
 80042bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042be:	e00a      	b.n	80042d6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042c0:	f7ff f8e2 	bl	8003488 <HAL_GetTick>
 80042c4:	4602      	mov	r2, r0
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	1ad3      	subs	r3, r2, r3
 80042ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d901      	bls.n	80042d6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80042d2:	2303      	movs	r3, #3
 80042d4:	e053      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042d6:	4b2d      	ldr	r3, [pc, #180]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 020c 	and.w	r2, r3, #12
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d1eb      	bne.n	80042c0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042e8:	4b27      	ldr	r3, [pc, #156]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 030f 	and.w	r3, r3, #15
 80042f0:	683a      	ldr	r2, [r7, #0]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d210      	bcs.n	8004318 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042f6:	4b24      	ldr	r3, [pc, #144]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f023 020f 	bic.w	r2, r3, #15
 80042fe:	4922      	ldr	r1, [pc, #136]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	4313      	orrs	r3, r2
 8004304:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004306:	4b20      	ldr	r3, [pc, #128]	@ (8004388 <HAL_RCC_ClockConfig+0x1c4>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f003 030f 	and.w	r3, r3, #15
 800430e:	683a      	ldr	r2, [r7, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d001      	beq.n	8004318 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e032      	b.n	800437e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0304 	and.w	r3, r3, #4
 8004320:	2b00      	cmp	r3, #0
 8004322:	d008      	beq.n	8004336 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004324:	4b19      	ldr	r3, [pc, #100]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	4916      	ldr	r1, [pc, #88]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004332:	4313      	orrs	r3, r2
 8004334:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d009      	beq.n	8004356 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004342:	4b12      	ldr	r3, [pc, #72]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004344:	689b      	ldr	r3, [r3, #8]
 8004346:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	490e      	ldr	r1, [pc, #56]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 8004352:	4313      	orrs	r3, r2
 8004354:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004356:	f000 f821 	bl	800439c <HAL_RCC_GetSysClockFreq>
 800435a:	4602      	mov	r2, r0
 800435c:	4b0b      	ldr	r3, [pc, #44]	@ (800438c <HAL_RCC_ClockConfig+0x1c8>)
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	091b      	lsrs	r3, r3, #4
 8004362:	f003 030f 	and.w	r3, r3, #15
 8004366:	490a      	ldr	r1, [pc, #40]	@ (8004390 <HAL_RCC_ClockConfig+0x1cc>)
 8004368:	5ccb      	ldrb	r3, [r1, r3]
 800436a:	fa22 f303 	lsr.w	r3, r2, r3
 800436e:	4a09      	ldr	r2, [pc, #36]	@ (8004394 <HAL_RCC_ClockConfig+0x1d0>)
 8004370:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004372:	4b09      	ldr	r3, [pc, #36]	@ (8004398 <HAL_RCC_ClockConfig+0x1d4>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f7ff f842 	bl	8003400 <HAL_InitTick>

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	40023c00 	.word	0x40023c00
 800438c:	40023800 	.word	0x40023800
 8004390:	0800d4c8 	.word	0x0800d4c8
 8004394:	20000078 	.word	0x20000078
 8004398:	2000007c 	.word	0x2000007c

0800439c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800439c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043a0:	b094      	sub	sp, #80	@ 0x50
 80043a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80043a4:	2300      	movs	r3, #0
 80043a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80043a8:	2300      	movs	r3, #0
 80043aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80043ac:	2300      	movs	r3, #0
 80043ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80043b0:	2300      	movs	r3, #0
 80043b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043b4:	4b79      	ldr	r3, [pc, #484]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 030c 	and.w	r3, r3, #12
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d00d      	beq.n	80043dc <HAL_RCC_GetSysClockFreq+0x40>
 80043c0:	2b08      	cmp	r3, #8
 80043c2:	f200 80e1 	bhi.w	8004588 <HAL_RCC_GetSysClockFreq+0x1ec>
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_RCC_GetSysClockFreq+0x34>
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d003      	beq.n	80043d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80043ce:	e0db      	b.n	8004588 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80043d0:	4b73      	ldr	r3, [pc, #460]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80043d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043d4:	e0db      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80043d6:	4b73      	ldr	r3, [pc, #460]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80043d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80043da:	e0d8      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80043dc:	4b6f      	ldr	r3, [pc, #444]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043de:	685b      	ldr	r3, [r3, #4]
 80043e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80043e6:	4b6d      	ldr	r3, [pc, #436]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d063      	beq.n	80044ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043f2:	4b6a      	ldr	r3, [pc, #424]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	099b      	lsrs	r3, r3, #6
 80043f8:	2200      	movs	r2, #0
 80043fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80043fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80043fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004400:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004404:	633b      	str	r3, [r7, #48]	@ 0x30
 8004406:	2300      	movs	r3, #0
 8004408:	637b      	str	r3, [r7, #52]	@ 0x34
 800440a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800440e:	4622      	mov	r2, r4
 8004410:	462b      	mov	r3, r5
 8004412:	f04f 0000 	mov.w	r0, #0
 8004416:	f04f 0100 	mov.w	r1, #0
 800441a:	0159      	lsls	r1, r3, #5
 800441c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004420:	0150      	lsls	r0, r2, #5
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4621      	mov	r1, r4
 8004428:	1a51      	subs	r1, r2, r1
 800442a:	6139      	str	r1, [r7, #16]
 800442c:	4629      	mov	r1, r5
 800442e:	eb63 0301 	sbc.w	r3, r3, r1
 8004432:	617b      	str	r3, [r7, #20]
 8004434:	f04f 0200 	mov.w	r2, #0
 8004438:	f04f 0300 	mov.w	r3, #0
 800443c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004440:	4659      	mov	r1, fp
 8004442:	018b      	lsls	r3, r1, #6
 8004444:	4651      	mov	r1, sl
 8004446:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800444a:	4651      	mov	r1, sl
 800444c:	018a      	lsls	r2, r1, #6
 800444e:	4651      	mov	r1, sl
 8004450:	ebb2 0801 	subs.w	r8, r2, r1
 8004454:	4659      	mov	r1, fp
 8004456:	eb63 0901 	sbc.w	r9, r3, r1
 800445a:	f04f 0200 	mov.w	r2, #0
 800445e:	f04f 0300 	mov.w	r3, #0
 8004462:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004466:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800446a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800446e:	4690      	mov	r8, r2
 8004470:	4699      	mov	r9, r3
 8004472:	4623      	mov	r3, r4
 8004474:	eb18 0303 	adds.w	r3, r8, r3
 8004478:	60bb      	str	r3, [r7, #8]
 800447a:	462b      	mov	r3, r5
 800447c:	eb49 0303 	adc.w	r3, r9, r3
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	f04f 0200 	mov.w	r2, #0
 8004486:	f04f 0300 	mov.w	r3, #0
 800448a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800448e:	4629      	mov	r1, r5
 8004490:	024b      	lsls	r3, r1, #9
 8004492:	4621      	mov	r1, r4
 8004494:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004498:	4621      	mov	r1, r4
 800449a:	024a      	lsls	r2, r1, #9
 800449c:	4610      	mov	r0, r2
 800449e:	4619      	mov	r1, r3
 80044a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80044a2:	2200      	movs	r2, #0
 80044a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80044ac:	f7fc fc0c 	bl	8000cc8 <__aeabi_uldivmod>
 80044b0:	4602      	mov	r2, r0
 80044b2:	460b      	mov	r3, r1
 80044b4:	4613      	mov	r3, r2
 80044b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044b8:	e058      	b.n	800456c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80044ba:	4b38      	ldr	r3, [pc, #224]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 80044bc:	685b      	ldr	r3, [r3, #4]
 80044be:	099b      	lsrs	r3, r3, #6
 80044c0:	2200      	movs	r2, #0
 80044c2:	4618      	mov	r0, r3
 80044c4:	4611      	mov	r1, r2
 80044c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80044ca:	623b      	str	r3, [r7, #32]
 80044cc:	2300      	movs	r3, #0
 80044ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80044d4:	4642      	mov	r2, r8
 80044d6:	464b      	mov	r3, r9
 80044d8:	f04f 0000 	mov.w	r0, #0
 80044dc:	f04f 0100 	mov.w	r1, #0
 80044e0:	0159      	lsls	r1, r3, #5
 80044e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80044e6:	0150      	lsls	r0, r2, #5
 80044e8:	4602      	mov	r2, r0
 80044ea:	460b      	mov	r3, r1
 80044ec:	4641      	mov	r1, r8
 80044ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80044f2:	4649      	mov	r1, r9
 80044f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80044f8:	f04f 0200 	mov.w	r2, #0
 80044fc:	f04f 0300 	mov.w	r3, #0
 8004500:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004504:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004508:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800450c:	ebb2 040a 	subs.w	r4, r2, sl
 8004510:	eb63 050b 	sbc.w	r5, r3, fp
 8004514:	f04f 0200 	mov.w	r2, #0
 8004518:	f04f 0300 	mov.w	r3, #0
 800451c:	00eb      	lsls	r3, r5, #3
 800451e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004522:	00e2      	lsls	r2, r4, #3
 8004524:	4614      	mov	r4, r2
 8004526:	461d      	mov	r5, r3
 8004528:	4643      	mov	r3, r8
 800452a:	18e3      	adds	r3, r4, r3
 800452c:	603b      	str	r3, [r7, #0]
 800452e:	464b      	mov	r3, r9
 8004530:	eb45 0303 	adc.w	r3, r5, r3
 8004534:	607b      	str	r3, [r7, #4]
 8004536:	f04f 0200 	mov.w	r2, #0
 800453a:	f04f 0300 	mov.w	r3, #0
 800453e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004542:	4629      	mov	r1, r5
 8004544:	028b      	lsls	r3, r1, #10
 8004546:	4621      	mov	r1, r4
 8004548:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800454c:	4621      	mov	r1, r4
 800454e:	028a      	lsls	r2, r1, #10
 8004550:	4610      	mov	r0, r2
 8004552:	4619      	mov	r1, r3
 8004554:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004556:	2200      	movs	r2, #0
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	61fa      	str	r2, [r7, #28]
 800455c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004560:	f7fc fbb2 	bl	8000cc8 <__aeabi_uldivmod>
 8004564:	4602      	mov	r2, r0
 8004566:	460b      	mov	r3, r1
 8004568:	4613      	mov	r3, r2
 800456a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800456c:	4b0b      	ldr	r3, [pc, #44]	@ (800459c <HAL_RCC_GetSysClockFreq+0x200>)
 800456e:	685b      	ldr	r3, [r3, #4]
 8004570:	0c1b      	lsrs	r3, r3, #16
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	3301      	adds	r3, #1
 8004578:	005b      	lsls	r3, r3, #1
 800457a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800457c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800457e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004580:	fbb2 f3f3 	udiv	r3, r2, r3
 8004584:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004586:	e002      	b.n	800458e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004588:	4b05      	ldr	r3, [pc, #20]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800458a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800458c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800458e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004590:	4618      	mov	r0, r3
 8004592:	3750      	adds	r7, #80	@ 0x50
 8004594:	46bd      	mov	sp, r7
 8004596:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800459a:	bf00      	nop
 800459c:	40023800 	.word	0x40023800
 80045a0:	00f42400 	.word	0x00f42400
 80045a4:	007a1200 	.word	0x007a1200

080045a8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045a8:	b480      	push	{r7}
 80045aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80045ac:	4b03      	ldr	r3, [pc, #12]	@ (80045bc <HAL_RCC_GetHCLKFreq+0x14>)
 80045ae:	681b      	ldr	r3, [r3, #0]
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	20000078 	.word	0x20000078

080045c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045c4:	f7ff fff0 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	4b05      	ldr	r3, [pc, #20]	@ (80045e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	0a9b      	lsrs	r3, r3, #10
 80045d0:	f003 0307 	and.w	r3, r3, #7
 80045d4:	4903      	ldr	r1, [pc, #12]	@ (80045e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80045d6:	5ccb      	ldrb	r3, [r1, r3]
 80045d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045dc:	4618      	mov	r0, r3
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40023800 	.word	0x40023800
 80045e4:	0800d4d8 	.word	0x0800d4d8

080045e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80045ec:	f7ff ffdc 	bl	80045a8 <HAL_RCC_GetHCLKFreq>
 80045f0:	4602      	mov	r2, r0
 80045f2:	4b05      	ldr	r3, [pc, #20]	@ (8004608 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	0b5b      	lsrs	r3, r3, #13
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	4903      	ldr	r1, [pc, #12]	@ (800460c <HAL_RCC_GetPCLK2Freq+0x24>)
 80045fe:	5ccb      	ldrb	r3, [r1, r3]
 8004600:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004604:	4618      	mov	r0, r3
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40023800 	.word	0x40023800
 800460c:	0800d4d8 	.word	0x0800d4d8

08004610 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b088      	sub	sp, #32
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004618:	2300      	movs	r3, #0
 800461a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800461c:	2300      	movs	r3, #0
 800461e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004620:	2300      	movs	r3, #0
 8004622:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004624:	2300      	movs	r3, #0
 8004626:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004628:	2300      	movs	r3, #0
 800462a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d012      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004638:	4b69      	ldr	r3, [pc, #420]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800463a:	689b      	ldr	r3, [r3, #8]
 800463c:	4a68      	ldr	r2, [pc, #416]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800463e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004642:	6093      	str	r3, [r2, #8]
 8004644:	4b66      	ldr	r3, [pc, #408]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004646:	689a      	ldr	r2, [r3, #8]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464c:	4964      	ldr	r1, [pc, #400]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800464e:	4313      	orrs	r3, r2
 8004650:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004656:	2b00      	cmp	r3, #0
 8004658:	d101      	bne.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800465a:	2301      	movs	r3, #1
 800465c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004666:	2b00      	cmp	r3, #0
 8004668:	d017      	beq.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800466a:	4b5d      	ldr	r3, [pc, #372]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800466c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004670:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004678:	4959      	ldr	r1, [pc, #356]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800467a:	4313      	orrs	r3, r2
 800467c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004684:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004688:	d101      	bne.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800468a:	2301      	movs	r3, #1
 800468c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004692:	2b00      	cmp	r3, #0
 8004694:	d101      	bne.n	800469a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004696:	2301      	movs	r3, #1
 8004698:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d017      	beq.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80046a6:	4b4e      	ldr	r3, [pc, #312]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046ac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046b4:	494a      	ldr	r1, [pc, #296]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046c4:	d101      	bne.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80046c6:	2301      	movs	r3, #1
 80046c8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d101      	bne.n	80046d6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80046d2:	2301      	movs	r3, #1
 80046d4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d001      	beq.n	80046e6 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80046e2:	2301      	movs	r3, #1
 80046e4:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0320 	and.w	r3, r3, #32
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f000 808b 	beq.w	800480a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80046f4:	4b3a      	ldr	r3, [pc, #232]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046f8:	4a39      	ldr	r2, [pc, #228]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80046fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80046fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8004700:	4b37      	ldr	r3, [pc, #220]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004704:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004708:	60bb      	str	r3, [r7, #8]
 800470a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800470c:	4b35      	ldr	r3, [pc, #212]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a34      	ldr	r2, [pc, #208]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004712:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004716:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004718:	f7fe feb6 	bl	8003488 <HAL_GetTick>
 800471c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800471e:	e008      	b.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004720:	f7fe feb2 	bl	8003488 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b64      	cmp	r3, #100	@ 0x64
 800472c:	d901      	bls.n	8004732 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e357      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004732:	4b2c      	ldr	r3, [pc, #176]	@ (80047e4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0f0      	beq.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800473e:	4b28      	ldr	r3, [pc, #160]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004740:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004746:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d035      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004752:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	429a      	cmp	r2, r3
 800475a:	d02e      	beq.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800475c:	4b20      	ldr	r3, [pc, #128]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800475e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004764:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004766:	4b1e      	ldr	r3, [pc, #120]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004768:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800476a:	4a1d      	ldr	r2, [pc, #116]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800476c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004770:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004772:	4b1b      	ldr	r3, [pc, #108]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004774:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004776:	4a1a      	ldr	r2, [pc, #104]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004778:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800477c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800477e:	4a18      	ldr	r2, [pc, #96]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004784:	4b16      	ldr	r3, [pc, #88]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004786:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004788:	f003 0301 	and.w	r3, r3, #1
 800478c:	2b01      	cmp	r3, #1
 800478e:	d114      	bne.n	80047ba <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004790:	f7fe fe7a 	bl	8003488 <HAL_GetTick>
 8004794:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004796:	e00a      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004798:	f7fe fe76 	bl	8003488 <HAL_GetTick>
 800479c:	4602      	mov	r2, r0
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	1ad3      	subs	r3, r2, r3
 80047a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80047a6:	4293      	cmp	r3, r2
 80047a8:	d901      	bls.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80047aa:	2303      	movs	r3, #3
 80047ac:	e319      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80047ae:	4b0c      	ldr	r3, [pc, #48]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0ee      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047c6:	d111      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80047c8:	4b05      	ldr	r3, [pc, #20]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80047d4:	4b04      	ldr	r3, [pc, #16]	@ (80047e8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80047d6:	400b      	ands	r3, r1
 80047d8:	4901      	ldr	r1, [pc, #4]	@ (80047e0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80047da:	4313      	orrs	r3, r2
 80047dc:	608b      	str	r3, [r1, #8]
 80047de:	e00b      	b.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80047e0:	40023800 	.word	0x40023800
 80047e4:	40007000 	.word	0x40007000
 80047e8:	0ffffcff 	.word	0x0ffffcff
 80047ec:	4baa      	ldr	r3, [pc, #680]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	4aa9      	ldr	r2, [pc, #676]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047f2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80047f6:	6093      	str	r3, [r2, #8]
 80047f8:	4ba7      	ldr	r3, [pc, #668]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80047fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004804:	49a4      	ldr	r1, [pc, #656]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004806:	4313      	orrs	r3, r2
 8004808:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f003 0310 	and.w	r3, r3, #16
 8004812:	2b00      	cmp	r3, #0
 8004814:	d010      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004816:	4ba0      	ldr	r3, [pc, #640]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004818:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800481c:	4a9e      	ldr	r2, [pc, #632]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800481e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004822:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8004826:	4b9c      	ldr	r3, [pc, #624]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004828:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004830:	4999      	ldr	r1, [pc, #612]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004832:	4313      	orrs	r3, r2
 8004834:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00a      	beq.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004844:	4b94      	ldr	r3, [pc, #592]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800484a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004852:	4991      	ldr	r1, [pc, #580]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004854:	4313      	orrs	r3, r2
 8004856:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d00a      	beq.n	800487c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004866:	4b8c      	ldr	r3, [pc, #560]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004868:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800486c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004874:	4988      	ldr	r1, [pc, #544]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004884:	2b00      	cmp	r3, #0
 8004886:	d00a      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004888:	4b83      	ldr	r3, [pc, #524]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800488a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800488e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004896:	4980      	ldr	r1, [pc, #512]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d00a      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048aa:	4b7b      	ldr	r3, [pc, #492]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048b0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048b8:	4977      	ldr	r1, [pc, #476]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d00a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048cc:	4b72      	ldr	r3, [pc, #456]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048d2:	f023 0203 	bic.w	r2, r3, #3
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048da:	496f      	ldr	r1, [pc, #444]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d00a      	beq.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048ee:	4b6a      	ldr	r3, [pc, #424]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f4:	f023 020c 	bic.w	r2, r3, #12
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048fc:	4966      	ldr	r1, [pc, #408]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80048fe:	4313      	orrs	r3, r2
 8004900:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00a      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004910:	4b61      	ldr	r3, [pc, #388]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004916:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491e:	495e      	ldr	r1, [pc, #376]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00a      	beq.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004932:	4b59      	ldr	r3, [pc, #356]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004934:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004938:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004940:	4955      	ldr	r1, [pc, #340]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004942:	4313      	orrs	r3, r2
 8004944:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004950:	2b00      	cmp	r3, #0
 8004952:	d00a      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004954:	4b50      	ldr	r3, [pc, #320]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800495a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004962:	494d      	ldr	r1, [pc, #308]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004964:	4313      	orrs	r3, r2
 8004966:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004972:	2b00      	cmp	r3, #0
 8004974:	d00a      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8004976:	4b48      	ldr	r3, [pc, #288]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004978:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004984:	4944      	ldr	r1, [pc, #272]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004986:	4313      	orrs	r3, r2
 8004988:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004994:	2b00      	cmp	r3, #0
 8004996:	d00a      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004998:	4b3f      	ldr	r3, [pc, #252]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800499a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800499e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049a6:	493c      	ldr	r1, [pc, #240]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d00a      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80049ba:	4b37      	ldr	r3, [pc, #220]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049c8:	4933      	ldr	r1, [pc, #204]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ca:	4313      	orrs	r3, r2
 80049cc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d00a      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049dc:	4b2e      	ldr	r3, [pc, #184]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e2:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80049ea:	492b      	ldr	r1, [pc, #172]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d011      	beq.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80049fe:	4b26      	ldr	r3, [pc, #152]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a04:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a0c:	4922      	ldr	r1, [pc, #136]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a18:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a1c:	d101      	bne.n	8004a22 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d00a      	beq.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a3e:	4b16      	ldr	r3, [pc, #88]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a44:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a4c:	4912      	ldr	r1, [pc, #72]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d00b      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004a60:	4b0d      	ldr	r3, [pc, #52]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a66:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a70:	4909      	ldr	r1, [pc, #36]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a72:	4313      	orrs	r3, r2
 8004a74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	2b01      	cmp	r3, #1
 8004a7c:	d006      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f000 80d9 	beq.w	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004a8c:	4b02      	ldr	r3, [pc, #8]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a01      	ldr	r2, [pc, #4]	@ (8004a98 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8004a92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a96:	e001      	b.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004a98:	40023800 	.word	0x40023800
 8004a9c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9e:	f7fe fcf3 	bl	8003488 <HAL_GetTick>
 8004aa2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004aa4:	e008      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004aa6:	f7fe fcef 	bl	8003488 <HAL_GetTick>
 8004aaa:	4602      	mov	r2, r0
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	1ad3      	subs	r3, r2, r3
 8004ab0:	2b64      	cmp	r3, #100	@ 0x64
 8004ab2:	d901      	bls.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ab4:	2303      	movs	r3, #3
 8004ab6:	e194      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004ab8:	4b6c      	ldr	r3, [pc, #432]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1f0      	bne.n	8004aa6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d021      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d11d      	bne.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004ad8:	4b64      	ldr	r3, [pc, #400]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ada:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ade:	0c1b      	lsrs	r3, r3, #16
 8004ae0:	f003 0303 	and.w	r3, r3, #3
 8004ae4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004ae6:	4b61      	ldr	r3, [pc, #388]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ae8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004aec:	0e1b      	lsrs	r3, r3, #24
 8004aee:	f003 030f 	and.w	r3, r3, #15
 8004af2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	019a      	lsls	r2, r3, #6
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	041b      	lsls	r3, r3, #16
 8004afe:	431a      	orrs	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	061b      	lsls	r3, r3, #24
 8004b04:	431a      	orrs	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	071b      	lsls	r3, r3, #28
 8004b0c:	4957      	ldr	r1, [pc, #348]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d004      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b28:	d00a      	beq.n	8004b40 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d02e      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b3a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004b3e:	d129      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004b40:	4b4a      	ldr	r3, [pc, #296]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b46:	0c1b      	lsrs	r3, r3, #16
 8004b48:	f003 0303 	and.w	r3, r3, #3
 8004b4c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004b4e:	4b47      	ldr	r3, [pc, #284]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b54:	0f1b      	lsrs	r3, r3, #28
 8004b56:	f003 0307 	and.w	r3, r3, #7
 8004b5a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	019a      	lsls	r2, r3, #6
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	041b      	lsls	r3, r3, #16
 8004b66:	431a      	orrs	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	68db      	ldr	r3, [r3, #12]
 8004b6c:	061b      	lsls	r3, r3, #24
 8004b6e:	431a      	orrs	r2, r3
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	071b      	lsls	r3, r3, #28
 8004b74:	493d      	ldr	r1, [pc, #244]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004b82:	f023 021f 	bic.w	r2, r3, #31
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	4937      	ldr	r1, [pc, #220]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d01d      	beq.n	8004bdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004ba0:	4b32      	ldr	r3, [pc, #200]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ba2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ba6:	0e1b      	lsrs	r3, r3, #24
 8004ba8:	f003 030f 	and.w	r3, r3, #15
 8004bac:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bae:	4b2f      	ldr	r3, [pc, #188]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bb0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bb4:	0f1b      	lsrs	r3, r3, #28
 8004bb6:	f003 0307 	and.w	r3, r3, #7
 8004bba:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	019a      	lsls	r2, r3, #6
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	691b      	ldr	r3, [r3, #16]
 8004bc6:	041b      	lsls	r3, r3, #16
 8004bc8:	431a      	orrs	r2, r3
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	061b      	lsls	r3, r3, #24
 8004bce:	431a      	orrs	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	071b      	lsls	r3, r3, #28
 8004bd4:	4925      	ldr	r1, [pc, #148]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d011      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	019a      	lsls	r2, r3, #6
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
 8004bf2:	041b      	lsls	r3, r3, #16
 8004bf4:	431a      	orrs	r2, r3
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	061b      	lsls	r3, r3, #24
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	071b      	lsls	r3, r3, #28
 8004c04:	4919      	ldr	r1, [pc, #100]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c06:	4313      	orrs	r3, r2
 8004c08:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c0c:	4b17      	ldr	r3, [pc, #92]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a16      	ldr	r2, [pc, #88]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c12:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c16:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c18:	f7fe fc36 	bl	8003488 <HAL_GetTick>
 8004c1c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c1e:	e008      	b.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004c20:	f7fe fc32 	bl	8003488 <HAL_GetTick>
 8004c24:	4602      	mov	r2, r0
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	1ad3      	subs	r3, r2, r3
 8004c2a:	2b64      	cmp	r3, #100	@ 0x64
 8004c2c:	d901      	bls.n	8004c32 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c2e:	2303      	movs	r3, #3
 8004c30:	e0d7      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c32:	4b0e      	ldr	r3, [pc, #56]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d0f0      	beq.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	f040 80cd 	bne.w	8004de0 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004c46:	4b09      	ldr	r3, [pc, #36]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a08      	ldr	r2, [pc, #32]	@ (8004c6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c52:	f7fe fc19 	bl	8003488 <HAL_GetTick>
 8004c56:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c58:	e00a      	b.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004c5a:	f7fe fc15 	bl	8003488 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b64      	cmp	r3, #100	@ 0x64
 8004c66:	d903      	bls.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e0ba      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8004c6c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c70:	4b5e      	ldr	r3, [pc, #376]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004c78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004c7c:	d0ed      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d003      	beq.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d009      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d02e      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d12a      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004ca6:	4b51      	ldr	r3, [pc, #324]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cac:	0c1b      	lsrs	r3, r3, #16
 8004cae:	f003 0303 	and.w	r3, r3, #3
 8004cb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cb4:	4b4d      	ldr	r3, [pc, #308]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cba:	0f1b      	lsrs	r3, r3, #28
 8004cbc:	f003 0307 	and.w	r3, r3, #7
 8004cc0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	695b      	ldr	r3, [r3, #20]
 8004cc6:	019a      	lsls	r2, r3, #6
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	041b      	lsls	r3, r3, #16
 8004ccc:	431a      	orrs	r2, r3
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	061b      	lsls	r3, r3, #24
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	071b      	lsls	r3, r3, #28
 8004cda:	4944      	ldr	r1, [pc, #272]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004ce2:	4b42      	ldr	r3, [pc, #264]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ce8:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	021b      	lsls	r3, r3, #8
 8004cf4:	493d      	ldr	r1, [pc, #244]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d022      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d10:	d11d      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d12:	4b36      	ldr	r3, [pc, #216]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d18:	0e1b      	lsrs	r3, r3, #24
 8004d1a:	f003 030f 	and.w	r3, r3, #15
 8004d1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004d20:	4b32      	ldr	r3, [pc, #200]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d26:	0f1b      	lsrs	r3, r3, #28
 8004d28:	f003 0307 	and.w	r3, r3, #7
 8004d2c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	695b      	ldr	r3, [r3, #20]
 8004d32:	019a      	lsls	r2, r3, #6
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	041b      	lsls	r3, r3, #16
 8004d3a:	431a      	orrs	r2, r3
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	061b      	lsls	r3, r3, #24
 8004d40:	431a      	orrs	r2, r3
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	071b      	lsls	r3, r3, #28
 8004d46:	4929      	ldr	r1, [pc, #164]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0308 	and.w	r3, r3, #8
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d028      	beq.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d5a:	4b24      	ldr	r3, [pc, #144]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d60:	0e1b      	lsrs	r3, r3, #24
 8004d62:	f003 030f 	and.w	r3, r3, #15
 8004d66:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004d68:	4b20      	ldr	r3, [pc, #128]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d6e:	0c1b      	lsrs	r3, r3, #16
 8004d70:	f003 0303 	and.w	r3, r3, #3
 8004d74:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	019a      	lsls	r2, r3, #6
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	041b      	lsls	r3, r3, #16
 8004d80:	431a      	orrs	r2, r3
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	061b      	lsls	r3, r3, #24
 8004d86:	431a      	orrs	r2, r3
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	071b      	lsls	r3, r3, #28
 8004d8e:	4917      	ldr	r1, [pc, #92]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d90:	4313      	orrs	r3, r2
 8004d92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d96:	4b15      	ldr	r3, [pc, #84]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004d98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004d9c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004da4:	4911      	ldr	r1, [pc, #68]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004da6:	4313      	orrs	r3, r2
 8004da8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004dac:	4b0f      	ldr	r3, [pc, #60]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a0e      	ldr	r2, [pc, #56]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004db2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004db6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004db8:	f7fe fb66 	bl	8003488 <HAL_GetTick>
 8004dbc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004dc0:	f7fe fb62 	bl	8003488 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b64      	cmp	r3, #100	@ 0x64
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e007      	b.n	8004de2 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004dd2:	4b06      	ldr	r3, [pc, #24]	@ (8004dec <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dda:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004dde:	d1ef      	bne.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3720      	adds	r7, #32
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	40023800 	.word	0x40023800

08004df0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b084      	sub	sp, #16
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	e09d      	b.n	8004f3e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d108      	bne.n	8004e1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e12:	d009      	beq.n	8004e28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	61da      	str	r2, [r3, #28]
 8004e1a:	e005      	b.n	8004e28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2200      	movs	r2, #0
 8004e26:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004e34:	b2db      	uxtb	r3, r3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d106      	bne.n	8004e48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7fd fefc 	bl	8002c40 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2202      	movs	r2, #2
 8004e4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	681a      	ldr	r2, [r3, #0]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e5e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	68db      	ldr	r3, [r3, #12]
 8004e64:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e68:	d902      	bls.n	8004e70 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	60fb      	str	r3, [r7, #12]
 8004e6e:	e002      	b.n	8004e76 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004e70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e74:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8004e7e:	d007      	beq.n	8004e90 <HAL_SPI_Init+0xa0>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004e88:	d002      	beq.n	8004e90 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689b      	ldr	r3, [r3, #8]
 8004e9c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004ea0:	431a      	orrs	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	f003 0302 	and.w	r3, r3, #2
 8004eaa:	431a      	orrs	r2, r3
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	f003 0301 	and.w	r3, r3, #1
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004ec8:	431a      	orrs	r2, r3
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a1b      	ldr	r3, [r3, #32]
 8004ece:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ed2:	ea42 0103 	orr.w	r1, r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eda:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	0c1b      	lsrs	r3, r3, #16
 8004eec:	f003 0204 	and.w	r2, r3, #4
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef4:	f003 0310 	and.w	r3, r3, #16
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004efe:	f003 0308 	and.w	r3, r3, #8
 8004f02:	431a      	orrs	r2, r3
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004f0c:	ea42 0103 	orr.w	r1, r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	69da      	ldr	r2, [r3, #28]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2200      	movs	r2, #0
 8004f32:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b088      	sub	sp, #32
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	60f8      	str	r0, [r7, #12]
 8004f4e:	60b9      	str	r1, [r7, #8]
 8004f50:	603b      	str	r3, [r7, #0]
 8004f52:	4613      	mov	r3, r2
 8004f54:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004f56:	2300      	movs	r3, #0
 8004f58:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004f60:	2b01      	cmp	r3, #1
 8004f62:	d101      	bne.n	8004f68 <HAL_SPI_Transmit+0x22>
 8004f64:	2302      	movs	r3, #2
 8004f66:	e15f      	b.n	8005228 <HAL_SPI_Transmit+0x2e2>
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004f70:	f7fe fa8a 	bl	8003488 <HAL_GetTick>
 8004f74:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d002      	beq.n	8004f8c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
 8004f88:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f8a:	e148      	b.n	800521e <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d002      	beq.n	8004f98 <HAL_SPI_Transmit+0x52>
 8004f92:	88fb      	ldrh	r3, [r7, #6]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d102      	bne.n	8004f9e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004f9c:	e13f      	b.n	800521e <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2203      	movs	r2, #3
 8004fa2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68ba      	ldr	r2, [r7, #8]
 8004fb0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	88fa      	ldrh	r2, [r7, #6]
 8004fb6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	88fa      	ldrh	r2, [r7, #6]
 8004fbc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fe8:	d10f      	bne.n	800500a <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004ff8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005008:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005014:	2b40      	cmp	r3, #64	@ 0x40
 8005016:	d007      	beq.n	8005028 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005026:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005030:	d94f      	bls.n	80050d2 <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d002      	beq.n	8005040 <HAL_SPI_Transmit+0xfa>
 800503a:	8afb      	ldrh	r3, [r7, #22]
 800503c:	2b01      	cmp	r3, #1
 800503e:	d142      	bne.n	80050c6 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005044:	881a      	ldrh	r2, [r3, #0]
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005050:	1c9a      	adds	r2, r3, #2
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800505a:	b29b      	uxth	r3, r3
 800505c:	3b01      	subs	r3, #1
 800505e:	b29a      	uxth	r2, r3
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005064:	e02f      	b.n	80050c6 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f003 0302 	and.w	r3, r3, #2
 8005070:	2b02      	cmp	r3, #2
 8005072:	d112      	bne.n	800509a <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005078:	881a      	ldrh	r2, [r3, #0]
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005084:	1c9a      	adds	r2, r3, #2
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800508e:	b29b      	uxth	r3, r3
 8005090:	3b01      	subs	r3, #1
 8005092:	b29a      	uxth	r2, r3
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005098:	e015      	b.n	80050c6 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800509a:	f7fe f9f5 	bl	8003488 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	429a      	cmp	r2, r3
 80050a8:	d803      	bhi.n	80050b2 <HAL_SPI_Transmit+0x16c>
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b0:	d102      	bne.n	80050b8 <HAL_SPI_Transmit+0x172>
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 80050b8:	2303      	movs	r3, #3
 80050ba:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80050c4:	e0ab      	b.n	800521e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d1ca      	bne.n	8005066 <HAL_SPI_Transmit+0x120>
 80050d0:	e080      	b.n	80051d4 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d002      	beq.n	80050e0 <HAL_SPI_Transmit+0x19a>
 80050da:	8afb      	ldrh	r3, [r7, #22]
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d174      	bne.n	80051ca <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	2b01      	cmp	r3, #1
 80050e8:	d912      	bls.n	8005110 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ee:	881a      	ldrh	r2, [r3, #0]
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050fa:	1c9a      	adds	r2, r3, #2
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005104:	b29b      	uxth	r3, r3
 8005106:	3b02      	subs	r3, #2
 8005108:	b29a      	uxth	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800510e:	e05c      	b.n	80051ca <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	330c      	adds	r3, #12
 800511a:	7812      	ldrb	r2, [r2, #0]
 800511c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005122:	1c5a      	adds	r2, r3, #1
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800512c:	b29b      	uxth	r3, r3
 800512e:	3b01      	subs	r3, #1
 8005130:	b29a      	uxth	r2, r3
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8005136:	e048      	b.n	80051ca <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f003 0302 	and.w	r3, r3, #2
 8005142:	2b02      	cmp	r3, #2
 8005144:	d12b      	bne.n	800519e <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800514a:	b29b      	uxth	r3, r3
 800514c:	2b01      	cmp	r3, #1
 800514e:	d912      	bls.n	8005176 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005154:	881a      	ldrh	r2, [r3, #0]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005160:	1c9a      	adds	r2, r3, #2
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800516a:	b29b      	uxth	r3, r3
 800516c:	3b02      	subs	r3, #2
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005174:	e029      	b.n	80051ca <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	330c      	adds	r3, #12
 8005180:	7812      	ldrb	r2, [r2, #0]
 8005182:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005188:	1c5a      	adds	r2, r3, #1
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005192:	b29b      	uxth	r3, r3
 8005194:	3b01      	subs	r3, #1
 8005196:	b29a      	uxth	r2, r3
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800519c:	e015      	b.n	80051ca <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800519e:	f7fe f973 	bl	8003488 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	683a      	ldr	r2, [r7, #0]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d803      	bhi.n	80051b6 <HAL_SPI_Transmit+0x270>
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051b4:	d102      	bne.n	80051bc <HAL_SPI_Transmit+0x276>
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d106      	bne.n	80051ca <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80051c8:	e029      	b.n	800521e <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80051ce:	b29b      	uxth	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1b1      	bne.n	8005138 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	6839      	ldr	r1, [r7, #0]
 80051d8:	68f8      	ldr	r0, [r7, #12]
 80051da:	f000 fd1d 	bl	8005c18 <SPI_EndRxTxTransaction>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d002      	beq.n	80051ea <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2220      	movs	r2, #32
 80051e8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d10a      	bne.n	8005208 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80051f2:	2300      	movs	r3, #0
 80051f4:	613b      	str	r3, [r7, #16]
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	613b      	str	r3, [r7, #16]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	77fb      	strb	r3, [r7, #31]
 8005214:	e003      	b.n	800521e <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2201      	movs	r2, #1
 800521a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005226:	7ffb      	ldrb	r3, [r7, #31]
}
 8005228:	4618      	mov	r0, r3
 800522a:	3720      	adds	r7, #32
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005230:	b580      	push	{r7, lr}
 8005232:	b088      	sub	sp, #32
 8005234:	af02      	add	r7, sp, #8
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	603b      	str	r3, [r7, #0]
 800523c:	4613      	mov	r3, r2
 800523e:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005240:	2300      	movs	r3, #0
 8005242:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800524a:	b2db      	uxtb	r3, r3
 800524c:	2b01      	cmp	r3, #1
 800524e:	d002      	beq.n	8005256 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005250:	2302      	movs	r3, #2
 8005252:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005254:	e11a      	b.n	800548c <HAL_SPI_Receive+0x25c>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800525e:	d112      	bne.n	8005286 <HAL_SPI_Receive+0x56>
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d10e      	bne.n	8005286 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	2204      	movs	r2, #4
 800526c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005270:	88fa      	ldrh	r2, [r7, #6]
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	4613      	mov	r3, r2
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	68b9      	ldr	r1, [r7, #8]
 800527c:	68f8      	ldr	r0, [r7, #12]
 800527e:	f000 f90e 	bl	800549e <HAL_SPI_TransmitReceive>
 8005282:	4603      	mov	r3, r0
 8005284:	e107      	b.n	8005496 <HAL_SPI_Receive+0x266>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800528c:	2b01      	cmp	r3, #1
 800528e:	d101      	bne.n	8005294 <HAL_SPI_Receive+0x64>
 8005290:	2302      	movs	r3, #2
 8005292:	e100      	b.n	8005496 <HAL_SPI_Receive+0x266>
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800529c:	f7fe f8f4 	bl	8003488 <HAL_GetTick>
 80052a0:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 80052a2:	68bb      	ldr	r3, [r7, #8]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d002      	beq.n	80052ae <HAL_SPI_Receive+0x7e>
 80052a8:	88fb      	ldrh	r3, [r7, #6]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d102      	bne.n	80052b4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80052ae:	2301      	movs	r3, #1
 80052b0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80052b2:	e0eb      	b.n	800548c <HAL_SPI_Receive+0x25c>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	2204      	movs	r2, #4
 80052b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	2200      	movs	r2, #0
 80052c0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	68ba      	ldr	r2, [r7, #8]
 80052c6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	88fa      	ldrh	r2, [r7, #6]
 80052cc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	88fa      	ldrh	r2, [r7, #6]
 80052d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2200      	movs	r2, #0
 80052e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	68db      	ldr	r3, [r3, #12]
 80052fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80052fe:	d908      	bls.n	8005312 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800530e:	605a      	str	r2, [r3, #4]
 8005310:	e007      	b.n	8005322 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	685a      	ldr	r2, [r3, #4]
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8005320:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	689b      	ldr	r3, [r3, #8]
 8005326:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800532a:	d10f      	bne.n	800534c <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800533a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	681a      	ldr	r2, [r3, #0]
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800534a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005356:	2b40      	cmp	r3, #64	@ 0x40
 8005358:	d007      	beq.n	800536a <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005368:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005372:	d86f      	bhi.n	8005454 <HAL_SPI_Receive+0x224>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005374:	e034      	b.n	80053e0 <HAL_SPI_Receive+0x1b0>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 0301 	and.w	r3, r3, #1
 8005380:	2b01      	cmp	r3, #1
 8005382:	d117      	bne.n	80053b4 <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f103 020c 	add.w	r2, r3, #12
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005390:	7812      	ldrb	r2, [r2, #0]
 8005392:	b2d2      	uxtb	r2, r2
 8005394:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539a:	1c5a      	adds	r2, r3, #1
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	3b01      	subs	r3, #1
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80053b2:	e015      	b.n	80053e0 <HAL_SPI_Receive+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053b4:	f7fe f868 	bl	8003488 <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	683a      	ldr	r2, [r7, #0]
 80053c0:	429a      	cmp	r2, r3
 80053c2:	d803      	bhi.n	80053cc <HAL_SPI_Receive+0x19c>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ca:	d102      	bne.n	80053d2 <HAL_SPI_Receive+0x1a2>
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d106      	bne.n	80053e0 <HAL_SPI_Receive+0x1b0>
        {
          errorcode = HAL_TIMEOUT;
 80053d2:	2303      	movs	r3, #3
 80053d4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	2201      	movs	r2, #1
 80053da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 80053de:	e055      	b.n	800548c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d1c4      	bne.n	8005376 <HAL_SPI_Receive+0x146>
 80053ec:	e038      	b.n	8005460 <HAL_SPI_Receive+0x230>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	689b      	ldr	r3, [r3, #8]
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d115      	bne.n	8005428 <HAL_SPI_Receive+0x1f8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005406:	b292      	uxth	r2, r2
 8005408:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800540e:	1c9a      	adds	r2, r3, #2
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800541a:	b29b      	uxth	r3, r3
 800541c:	3b01      	subs	r3, #1
 800541e:	b29a      	uxth	r2, r3
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8005426:	e015      	b.n	8005454 <HAL_SPI_Receive+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005428:	f7fe f82e 	bl	8003488 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	683a      	ldr	r2, [r7, #0]
 8005434:	429a      	cmp	r2, r3
 8005436:	d803      	bhi.n	8005440 <HAL_SPI_Receive+0x210>
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800543e:	d102      	bne.n	8005446 <HAL_SPI_Receive+0x216>
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d106      	bne.n	8005454 <HAL_SPI_Receive+0x224>
        {
          errorcode = HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	2201      	movs	r2, #1
 800544e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8005452:	e01b      	b.n	800548c <HAL_SPI_Receive+0x25c>
    while (hspi->RxXferCount > 0U)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800545a:	b29b      	uxth	r3, r3
 800545c:	2b00      	cmp	r3, #0
 800545e:	d1c6      	bne.n	80053ee <HAL_SPI_Receive+0x1be>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005460:	693a      	ldr	r2, [r7, #16]
 8005462:	6839      	ldr	r1, [r7, #0]
 8005464:	68f8      	ldr	r0, [r7, #12]
 8005466:	f000 fb5b 	bl	8005b20 <SPI_EndRxTransaction>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d002      	beq.n	8005476 <HAL_SPI_Receive+0x246>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2220      	movs	r2, #32
 8005474:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800547a:	2b00      	cmp	r3, #0
 800547c:	d002      	beq.n	8005484 <HAL_SPI_Receive+0x254>
  {
    errorcode = HAL_ERROR;
 800547e:	2301      	movs	r3, #1
 8005480:	75fb      	strb	r3, [r7, #23]
 8005482:	e003      	b.n	800548c <HAL_SPI_Receive+0x25c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error :
  __HAL_UNLOCK(hspi);
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	2200      	movs	r2, #0
 8005490:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8005494:	7dfb      	ldrb	r3, [r7, #23]
}
 8005496:	4618      	mov	r0, r3
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}

0800549e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800549e:	b580      	push	{r7, lr}
 80054a0:	b08a      	sub	sp, #40	@ 0x28
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	60f8      	str	r0, [r7, #12]
 80054a6:	60b9      	str	r1, [r7, #8]
 80054a8:	607a      	str	r2, [r7, #4]
 80054aa:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80054ac:	2301      	movs	r3, #1
 80054ae:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80054b0:	2300      	movs	r3, #0
 80054b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80054bc:	2b01      	cmp	r3, #1
 80054be:	d101      	bne.n	80054c4 <HAL_SPI_TransmitReceive+0x26>
 80054c0:	2302      	movs	r3, #2
 80054c2:	e20a      	b.n	80058da <HAL_SPI_TransmitReceive+0x43c>
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054cc:	f7fd ffdc 	bl	8003488 <HAL_GetTick>
 80054d0:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80054d8:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80054e0:	887b      	ldrh	r3, [r7, #2]
 80054e2:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80054e8:	7efb      	ldrb	r3, [r7, #27]
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d00e      	beq.n	800550c <HAL_SPI_TransmitReceive+0x6e>
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054f4:	d106      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d102      	bne.n	8005504 <HAL_SPI_TransmitReceive+0x66>
 80054fe:	7efb      	ldrb	r3, [r7, #27]
 8005500:	2b04      	cmp	r3, #4
 8005502:	d003      	beq.n	800550c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8005504:	2302      	movs	r3, #2
 8005506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800550a:	e1e0      	b.n	80058ce <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d005      	beq.n	800551e <HAL_SPI_TransmitReceive+0x80>
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_SPI_TransmitReceive+0x80>
 8005518:	887b      	ldrh	r3, [r7, #2]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d103      	bne.n	8005526 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8005524:	e1d3      	b.n	80058ce <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b04      	cmp	r3, #4
 8005530:	d003      	beq.n	800553a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2205      	movs	r2, #5
 8005536:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	887a      	ldrh	r2, [r7, #2]
 800554a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	887a      	ldrh	r2, [r7, #2]
 8005552:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	887a      	ldrh	r2, [r7, #2]
 8005560:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	887a      	ldrh	r2, [r7, #2]
 8005566:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800557c:	d802      	bhi.n	8005584 <HAL_SPI_TransmitReceive+0xe6>
 800557e:	8a3b      	ldrh	r3, [r7, #16]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d908      	bls.n	8005596 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005592:	605a      	str	r2, [r3, #4]
 8005594:	e007      	b.n	80055a6 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80055a4:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b0:	2b40      	cmp	r3, #64	@ 0x40
 80055b2:	d007      	beq.n	80055c4 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80055c2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	68db      	ldr	r3, [r3, #12]
 80055c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80055cc:	f240 8081 	bls.w	80056d2 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d002      	beq.n	80055de <HAL_SPI_TransmitReceive+0x140>
 80055d8:	8a7b      	ldrh	r3, [r7, #18]
 80055da:	2b01      	cmp	r3, #1
 80055dc:	d16d      	bne.n	80056ba <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e2:	881a      	ldrh	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ee:	1c9a      	adds	r2, r3, #2
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	3b01      	subs	r3, #1
 80055fc:	b29a      	uxth	r2, r3
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005602:	e05a      	b.n	80056ba <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	689b      	ldr	r3, [r3, #8]
 800560a:	f003 0302 	and.w	r3, r3, #2
 800560e:	2b02      	cmp	r3, #2
 8005610:	d11b      	bne.n	800564a <HAL_SPI_TransmitReceive+0x1ac>
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005616:	b29b      	uxth	r3, r3
 8005618:	2b00      	cmp	r3, #0
 800561a:	d016      	beq.n	800564a <HAL_SPI_TransmitReceive+0x1ac>
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	2b01      	cmp	r3, #1
 8005620:	d113      	bne.n	800564a <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005626:	881a      	ldrh	r2, [r3, #0]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005632:	1c9a      	adds	r2, r3, #2
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800563c:	b29b      	uxth	r3, r3
 800563e:	3b01      	subs	r3, #1
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005646:	2300      	movs	r3, #0
 8005648:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b01      	cmp	r3, #1
 8005656:	d11c      	bne.n	8005692 <HAL_SPI_TransmitReceive+0x1f4>
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800565e:	b29b      	uxth	r3, r3
 8005660:	2b00      	cmp	r3, #0
 8005662:	d016      	beq.n	8005692 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	68da      	ldr	r2, [r3, #12]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566e:	b292      	uxth	r2, r2
 8005670:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005676:	1c9a      	adds	r2, r3, #2
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005682:	b29b      	uxth	r3, r3
 8005684:	3b01      	subs	r3, #1
 8005686:	b29a      	uxth	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800568e:	2301      	movs	r3, #1
 8005690:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005692:	f7fd fef9 	bl	8003488 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	69fb      	ldr	r3, [r7, #28]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800569e:	429a      	cmp	r2, r3
 80056a0:	d80b      	bhi.n	80056ba <HAL_SPI_TransmitReceive+0x21c>
 80056a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056a8:	d007      	beq.n	80056ba <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80056aa:	2303      	movs	r3, #3
 80056ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2201      	movs	r2, #1
 80056b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80056b8:	e109      	b.n	80058ce <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056be:	b29b      	uxth	r3, r3
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d19f      	bne.n	8005604 <HAL_SPI_TransmitReceive+0x166>
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80056ca:	b29b      	uxth	r3, r3
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d199      	bne.n	8005604 <HAL_SPI_TransmitReceive+0x166>
 80056d0:	e0e3      	b.n	800589a <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d003      	beq.n	80056e2 <HAL_SPI_TransmitReceive+0x244>
 80056da:	8a7b      	ldrh	r3, [r7, #18]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	f040 80cf 	bne.w	8005880 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80056e6:	b29b      	uxth	r3, r3
 80056e8:	2b01      	cmp	r3, #1
 80056ea:	d912      	bls.n	8005712 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f0:	881a      	ldrh	r2, [r3, #0]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	1c9a      	adds	r2, r3, #2
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005706:	b29b      	uxth	r3, r3
 8005708:	3b02      	subs	r3, #2
 800570a:	b29a      	uxth	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005710:	e0b6      	b.n	8005880 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	330c      	adds	r3, #12
 800571c:	7812      	ldrb	r2, [r2, #0]
 800571e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005724:	1c5a      	adds	r2, r3, #1
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800572e:	b29b      	uxth	r3, r3
 8005730:	3b01      	subs	r3, #1
 8005732:	b29a      	uxth	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005738:	e0a2      	b.n	8005880 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b02      	cmp	r3, #2
 8005746:	d134      	bne.n	80057b2 <HAL_SPI_TransmitReceive+0x314>
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800574c:	b29b      	uxth	r3, r3
 800574e:	2b00      	cmp	r3, #0
 8005750:	d02f      	beq.n	80057b2 <HAL_SPI_TransmitReceive+0x314>
 8005752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005754:	2b01      	cmp	r3, #1
 8005756:	d12c      	bne.n	80057b2 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800575c:	b29b      	uxth	r3, r3
 800575e:	2b01      	cmp	r3, #1
 8005760:	d912      	bls.n	8005788 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005766:	881a      	ldrh	r2, [r3, #0]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005772:	1c9a      	adds	r2, r3, #2
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800577c:	b29b      	uxth	r3, r3
 800577e:	3b02      	subs	r3, #2
 8005780:	b29a      	uxth	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005786:	e012      	b.n	80057ae <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	330c      	adds	r3, #12
 8005792:	7812      	ldrb	r2, [r2, #0]
 8005794:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579a:	1c5a      	adds	r2, r3, #1
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	3b01      	subs	r3, #1
 80057a8:	b29a      	uxth	r2, r3
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d148      	bne.n	8005852 <HAL_SPI_TransmitReceive+0x3b4>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057c6:	b29b      	uxth	r3, r3
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d042      	beq.n	8005852 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d923      	bls.n	8005820 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	68da      	ldr	r2, [r3, #12]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e2:	b292      	uxth	r2, r2
 80057e4:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ea:	1c9a      	adds	r2, r3, #2
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b02      	subs	r3, #2
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005808:	b29b      	uxth	r3, r3
 800580a:	2b01      	cmp	r3, #1
 800580c:	d81f      	bhi.n	800584e <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	685a      	ldr	r2, [r3, #4]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800581c:	605a      	str	r2, [r3, #4]
 800581e:	e016      	b.n	800584e <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f103 020c 	add.w	r2, r3, #12
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800582c:	7812      	ldrb	r2, [r2, #0]
 800582e:	b2d2      	uxtb	r2, r2
 8005830:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005836:	1c5a      	adds	r2, r3, #1
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005842:	b29b      	uxth	r3, r3
 8005844:	3b01      	subs	r3, #1
 8005846:	b29a      	uxth	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800584e:	2301      	movs	r3, #1
 8005850:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005852:	f7fd fe19 	bl	8003488 <HAL_GetTick>
 8005856:	4602      	mov	r2, r0
 8005858:	69fb      	ldr	r3, [r7, #28]
 800585a:	1ad3      	subs	r3, r2, r3
 800585c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800585e:	429a      	cmp	r2, r3
 8005860:	d803      	bhi.n	800586a <HAL_SPI_TransmitReceive+0x3cc>
 8005862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005868:	d102      	bne.n	8005870 <HAL_SPI_TransmitReceive+0x3d2>
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	2b00      	cmp	r3, #0
 800586e:	d107      	bne.n	8005880 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005870:	2303      	movs	r3, #3
 8005872:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2201      	movs	r2, #1
 800587a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800587e:	e026      	b.n	80058ce <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005884:	b29b      	uxth	r3, r3
 8005886:	2b00      	cmp	r3, #0
 8005888:	f47f af57 	bne.w	800573a <HAL_SPI_TransmitReceive+0x29c>
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8005892:	b29b      	uxth	r3, r3
 8005894:	2b00      	cmp	r3, #0
 8005896:	f47f af50 	bne.w	800573a <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800589a:	69fa      	ldr	r2, [r7, #28]
 800589c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800589e:	68f8      	ldr	r0, [r7, #12]
 80058a0:	f000 f9ba 	bl	8005c18 <SPI_EndRxTxTransaction>
 80058a4:	4603      	mov	r3, r0
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d005      	beq.n	80058b6 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2220      	movs	r2, #32
 80058b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d003      	beq.n	80058c6 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80058be:	2301      	movs	r3, #1
 80058c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80058c4:	e003      	b.n	80058ce <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 80058d6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3728      	adds	r7, #40	@ 0x28
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
	...

080058e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	603b      	str	r3, [r7, #0]
 80058f0:	4613      	mov	r3, r2
 80058f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80058f4:	f7fd fdc8 	bl	8003488 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058fc:	1a9b      	subs	r3, r3, r2
 80058fe:	683a      	ldr	r2, [r7, #0]
 8005900:	4413      	add	r3, r2
 8005902:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005904:	f7fd fdc0 	bl	8003488 <HAL_GetTick>
 8005908:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800590a:	4b39      	ldr	r3, [pc, #228]	@ (80059f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	015b      	lsls	r3, r3, #5
 8005910:	0d1b      	lsrs	r3, r3, #20
 8005912:	69fa      	ldr	r2, [r7, #28]
 8005914:	fb02 f303 	mul.w	r3, r2, r3
 8005918:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800591a:	e054      	b.n	80059c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005922:	d050      	beq.n	80059c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005924:	f7fd fdb0 	bl	8003488 <HAL_GetTick>
 8005928:	4602      	mov	r2, r0
 800592a:	69bb      	ldr	r3, [r7, #24]
 800592c:	1ad3      	subs	r3, r2, r3
 800592e:	69fa      	ldr	r2, [r7, #28]
 8005930:	429a      	cmp	r2, r3
 8005932:	d902      	bls.n	800593a <SPI_WaitFlagStateUntilTimeout+0x56>
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d13d      	bne.n	80059b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	685a      	ldr	r2, [r3, #4]
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005948:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005952:	d111      	bne.n	8005978 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800595c:	d004      	beq.n	8005968 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	689b      	ldr	r3, [r3, #8]
 8005962:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005966:	d107      	bne.n	8005978 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005976:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800597c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005980:	d10f      	bne.n	80059a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	681a      	ldr	r2, [r3, #0]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005990:	601a      	str	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80059a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2201      	movs	r2, #1
 80059a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80059b2:	2303      	movs	r3, #3
 80059b4:	e017      	b.n	80059e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80059b6:	697b      	ldr	r3, [r7, #20]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80059bc:	2300      	movs	r3, #0
 80059be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	3b01      	subs	r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689a      	ldr	r2, [r3, #8]
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	4013      	ands	r3, r2
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	bf0c      	ite	eq
 80059d6:	2301      	moveq	r3, #1
 80059d8:	2300      	movne	r3, #0
 80059da:	b2db      	uxtb	r3, r3
 80059dc:	461a      	mov	r2, r3
 80059de:	79fb      	ldrb	r3, [r7, #7]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d19b      	bne.n	800591c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80059e4:	2300      	movs	r3, #0
}
 80059e6:	4618      	mov	r0, r3
 80059e8:	3720      	adds	r7, #32
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bd80      	pop	{r7, pc}
 80059ee:	bf00      	nop
 80059f0:	20000078 	.word	0x20000078

080059f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b08a      	sub	sp, #40	@ 0x28
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	60f8      	str	r0, [r7, #12]
 80059fc:	60b9      	str	r1, [r7, #8]
 80059fe:	607a      	str	r2, [r7, #4]
 8005a00:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005a02:	2300      	movs	r3, #0
 8005a04:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005a06:	f7fd fd3f 	bl	8003488 <HAL_GetTick>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	1a9b      	subs	r3, r3, r2
 8005a10:	683a      	ldr	r2, [r7, #0]
 8005a12:	4413      	add	r3, r2
 8005a14:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8005a16:	f7fd fd37 	bl	8003488 <HAL_GetTick>
 8005a1a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	330c      	adds	r3, #12
 8005a22:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005a24:	4b3d      	ldr	r3, [pc, #244]	@ (8005b1c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	4613      	mov	r3, r2
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4413      	add	r3, r2
 8005a2e:	00da      	lsls	r2, r3, #3
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	0d1b      	lsrs	r3, r3, #20
 8005a34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a36:	fb02 f303 	mul.w	r3, r2, r3
 8005a3a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005a3c:	e060      	b.n	8005b00 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8005a44:	d107      	bne.n	8005a56 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d104      	bne.n	8005a56 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005a54:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a5c:	d050      	beq.n	8005b00 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005a5e:	f7fd fd13 	bl	8003488 <HAL_GetTick>
 8005a62:	4602      	mov	r2, r0
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	d902      	bls.n	8005a74 <SPI_WaitFifoStateUntilTimeout+0x80>
 8005a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d13d      	bne.n	8005af0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	685a      	ldr	r2, [r3, #4]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005a82:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a8c:	d111      	bne.n	8005ab2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a96:	d004      	beq.n	8005aa2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005aa0:	d107      	bne.n	8005ab2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	681a      	ldr	r2, [r3, #0]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ab0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ab6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005aba:	d10f      	bne.n	8005adc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005aca:	601a      	str	r2, [r3, #0]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005ada:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2200      	movs	r2, #0
 8005ae8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8005aec:	2303      	movs	r3, #3
 8005aee:	e010      	b.n	8005b12 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005af0:	69bb      	ldr	r3, [r7, #24]
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d101      	bne.n	8005afa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005af6:	2300      	movs	r3, #0
 8005af8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	3b01      	subs	r3, #1
 8005afe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	687a      	ldr	r2, [r7, #4]
 8005b0c:	429a      	cmp	r2, r3
 8005b0e:	d196      	bne.n	8005a3e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3728      	adds	r7, #40	@ 0x28
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	20000078 	.word	0x20000078

08005b20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b088      	sub	sp, #32
 8005b24:	af02      	add	r7, sp, #8
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b34:	d111      	bne.n	8005b5a <SPI_EndRxTransaction+0x3a>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b3e:	d004      	beq.n	8005b4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b48:	d107      	bne.n	8005b5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005b58:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b62:	d112      	bne.n	8005b8a <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	9300      	str	r3, [sp, #0]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	2180      	movs	r1, #128	@ 0x80
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f7ff feb8 	bl	80058e4 <SPI_WaitFlagStateUntilTimeout>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d021      	beq.n	8005bbe <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005b7e:	f043 0220 	orr.w	r2, r3, #32
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e03d      	b.n	8005c06 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in s */
    __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005b8a:	4b21      	ldr	r3, [pc, #132]	@ (8005c10 <SPI_EndRxTransaction+0xf0>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a21      	ldr	r2, [pc, #132]	@ (8005c14 <SPI_EndRxTransaction+0xf4>)
 8005b90:	fba2 2303 	umull	r2, r3, r2, r3
 8005b94:	0d5b      	lsrs	r3, r3, #21
 8005b96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005b9a:	fb02 f303 	mul.w	r3, r2, r3
 8005b9e:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ba0:	697b      	ldr	r3, [r7, #20]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d00a      	beq.n	8005bbc <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	3b01      	subs	r3, #1
 8005baa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005bb6:	2b80      	cmp	r3, #128	@ 0x80
 8005bb8:	d0f2      	beq.n	8005ba0 <SPI_EndRxTransaction+0x80>
 8005bba:	e000      	b.n	8005bbe <SPI_EndRxTransaction+0x9e>
        break;
 8005bbc:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	685b      	ldr	r3, [r3, #4]
 8005bc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bc6:	d11d      	bne.n	8005c04 <SPI_EndRxTransaction+0xe4>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bd0:	d004      	beq.n	8005bdc <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bda:	d113      	bne.n	8005c04 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	68bb      	ldr	r3, [r7, #8]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f7ff ff03 	bl	80059f4 <SPI_WaitFifoStateUntilTimeout>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d007      	beq.n	8005c04 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bf8:	f043 0220 	orr.w	r2, r3, #32
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005c00:	2303      	movs	r3, #3
 8005c02:	e000      	b.n	8005c06 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8005c04:	2300      	movs	r3, #0
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3718      	adds	r7, #24
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	20000078 	.word	0x20000078
 8005c14:	165e9f81 	.word	0x165e9f81

08005c18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b088      	sub	sp, #32
 8005c1c:	af02      	add	r7, sp, #8
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	9300      	str	r3, [sp, #0]
 8005c28:	68bb      	ldr	r3, [r7, #8]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005c30:	68f8      	ldr	r0, [r7, #12]
 8005c32:	f7ff fedf 	bl	80059f4 <SPI_WaitFifoStateUntilTimeout>
 8005c36:	4603      	mov	r3, r0
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d007      	beq.n	8005c4c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c40:	f043 0220 	orr.w	r2, r3, #32
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005c48:	2303      	movs	r3, #3
 8005c4a:	e046      	b.n	8005cda <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005c4c:	4b25      	ldr	r3, [pc, #148]	@ (8005ce4 <SPI_EndRxTxTransaction+0xcc>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a25      	ldr	r2, [pc, #148]	@ (8005ce8 <SPI_EndRxTxTransaction+0xd0>)
 8005c52:	fba2 2303 	umull	r2, r3, r2, r3
 8005c56:	0d5b      	lsrs	r3, r3, #21
 8005c58:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005c5c:	fb02 f303 	mul.w	r3, r2, r3
 8005c60:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	685b      	ldr	r3, [r3, #4]
 8005c66:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c6a:	d112      	bne.n	8005c92 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	9300      	str	r3, [sp, #0]
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	2200      	movs	r2, #0
 8005c74:	2180      	movs	r1, #128	@ 0x80
 8005c76:	68f8      	ldr	r0, [r7, #12]
 8005c78:	f7ff fe34 	bl	80058e4 <SPI_WaitFlagStateUntilTimeout>
 8005c7c:	4603      	mov	r3, r0
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d016      	beq.n	8005cb0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c86:	f043 0220 	orr.w	r2, r3, #32
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8005c8e:	2303      	movs	r3, #3
 8005c90:	e023      	b.n	8005cda <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00a      	beq.n	8005cae <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	689b      	ldr	r3, [r3, #8]
 8005ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ca8:	2b80      	cmp	r3, #128	@ 0x80
 8005caa:	d0f2      	beq.n	8005c92 <SPI_EndRxTxTransaction+0x7a>
 8005cac:	e000      	b.n	8005cb0 <SPI_EndRxTxTransaction+0x98>
        break;
 8005cae:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f7ff fe99 	bl	80059f4 <SPI_WaitFifoStateUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d007      	beq.n	8005cd8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ccc:	f043 0220 	orr.w	r2, r3, #32
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e000      	b.n	8005cda <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8005cd8:	2300      	movs	r3, #0
}
 8005cda:	4618      	mov	r0, r3
 8005cdc:	3718      	adds	r7, #24
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop
 8005ce4:	20000078 	.word	0x20000078
 8005ce8:	165e9f81 	.word	0x165e9f81

08005cec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e049      	b.n	8005d92 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fd f9fa 	bl	800310c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	f000 fbd6 	bl	80064dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
	...

08005d9c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005daa:	b2db      	uxtb	r3, r3
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d001      	beq.n	8005db4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e04c      	b.n	8005e4e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2202      	movs	r2, #2
 8005db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a26      	ldr	r2, [pc, #152]	@ (8005e5c <HAL_TIM_Base_Start+0xc0>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d022      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005dce:	d01d      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a22      	ldr	r2, [pc, #136]	@ (8005e60 <HAL_TIM_Base_Start+0xc4>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d018      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	4a21      	ldr	r2, [pc, #132]	@ (8005e64 <HAL_TIM_Base_Start+0xc8>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d013      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a1f      	ldr	r2, [pc, #124]	@ (8005e68 <HAL_TIM_Base_Start+0xcc>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d00e      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a1e      	ldr	r2, [pc, #120]	@ (8005e6c <HAL_TIM_Base_Start+0xd0>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d009      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a1c      	ldr	r2, [pc, #112]	@ (8005e70 <HAL_TIM_Base_Start+0xd4>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d004      	beq.n	8005e0c <HAL_TIM_Base_Start+0x70>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a1b      	ldr	r2, [pc, #108]	@ (8005e74 <HAL_TIM_Base_Start+0xd8>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d115      	bne.n	8005e38 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689a      	ldr	r2, [r3, #8]
 8005e12:	4b19      	ldr	r3, [pc, #100]	@ (8005e78 <HAL_TIM_Base_Start+0xdc>)
 8005e14:	4013      	ands	r3, r2
 8005e16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	2b06      	cmp	r3, #6
 8005e1c:	d015      	beq.n	8005e4a <HAL_TIM_Base_Start+0xae>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e24:	d011      	beq.n	8005e4a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	681a      	ldr	r2, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f042 0201 	orr.w	r2, r2, #1
 8005e34:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e36:	e008      	b.n	8005e4a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	681a      	ldr	r2, [r3, #0]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f042 0201 	orr.w	r2, r2, #1
 8005e46:	601a      	str	r2, [r3, #0]
 8005e48:	e000      	b.n	8005e4c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e4a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005e4c:	2300      	movs	r3, #0
}
 8005e4e:	4618      	mov	r0, r3
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40010400 	.word	0x40010400
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40001800 	.word	0x40001800
 8005e78:	00010007 	.word	0x00010007

08005e7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b082      	sub	sp, #8
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e049      	b.n	8005f22 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fd f964 	bl	8003170 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	3304      	adds	r3, #4
 8005eb8:	4619      	mov	r1, r3
 8005eba:	4610      	mov	r0, r2
 8005ebc:	f000 fb0e 	bl	80064dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2201      	movs	r2, #1
 8005eec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2201      	movs	r2, #1
 8005efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2201      	movs	r2, #1
 8005f04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
	...

08005f2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d109      	bne.n	8005f50 <HAL_TIM_PWM_Start+0x24>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005f42:	b2db      	uxtb	r3, r3
 8005f44:	2b01      	cmp	r3, #1
 8005f46:	bf14      	ite	ne
 8005f48:	2301      	movne	r3, #1
 8005f4a:	2300      	moveq	r3, #0
 8005f4c:	b2db      	uxtb	r3, r3
 8005f4e:	e03c      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	2b04      	cmp	r3, #4
 8005f54:	d109      	bne.n	8005f6a <HAL_TIM_PWM_Start+0x3e>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	bf14      	ite	ne
 8005f62:	2301      	movne	r3, #1
 8005f64:	2300      	moveq	r3, #0
 8005f66:	b2db      	uxtb	r3, r3
 8005f68:	e02f      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	2b08      	cmp	r3, #8
 8005f6e:	d109      	bne.n	8005f84 <HAL_TIM_PWM_Start+0x58>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	2b01      	cmp	r3, #1
 8005f7a:	bf14      	ite	ne
 8005f7c:	2301      	movne	r3, #1
 8005f7e:	2300      	moveq	r3, #0
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	e022      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	2b0c      	cmp	r3, #12
 8005f88:	d109      	bne.n	8005f9e <HAL_TIM_PWM_Start+0x72>
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f90:	b2db      	uxtb	r3, r3
 8005f92:	2b01      	cmp	r3, #1
 8005f94:	bf14      	ite	ne
 8005f96:	2301      	movne	r3, #1
 8005f98:	2300      	moveq	r3, #0
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	e015      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	2b10      	cmp	r3, #16
 8005fa2:	d109      	bne.n	8005fb8 <HAL_TIM_PWM_Start+0x8c>
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005faa:	b2db      	uxtb	r3, r3
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	bf14      	ite	ne
 8005fb0:	2301      	movne	r3, #1
 8005fb2:	2300      	moveq	r3, #0
 8005fb4:	b2db      	uxtb	r3, r3
 8005fb6:	e008      	b.n	8005fca <HAL_TIM_PWM_Start+0x9e>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	2b01      	cmp	r3, #1
 8005fc2:	bf14      	ite	ne
 8005fc4:	2301      	movne	r3, #1
 8005fc6:	2300      	moveq	r3, #0
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e092      	b.n	80060f8 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d104      	bne.n	8005fe2 <HAL_TIM_PWM_Start+0xb6>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fe0:	e023      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	2b04      	cmp	r3, #4
 8005fe6:	d104      	bne.n	8005ff2 <HAL_TIM_PWM_Start+0xc6>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ff0:	e01b      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d104      	bne.n	8006002 <HAL_TIM_PWM_Start+0xd6>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	2202      	movs	r2, #2
 8005ffc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006000:	e013      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	2b0c      	cmp	r3, #12
 8006006:	d104      	bne.n	8006012 <HAL_TIM_PWM_Start+0xe6>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006010:	e00b      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	2b10      	cmp	r3, #16
 8006016:	d104      	bne.n	8006022 <HAL_TIM_PWM_Start+0xf6>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2202      	movs	r2, #2
 800601c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006020:	e003      	b.n	800602a <HAL_TIM_PWM_Start+0xfe>
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2202      	movs	r2, #2
 8006026:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2201      	movs	r2, #1
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f000 fdf6 	bl	8006c24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a30      	ldr	r2, [pc, #192]	@ (8006100 <HAL_TIM_PWM_Start+0x1d4>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d004      	beq.n	800604c <HAL_TIM_PWM_Start+0x120>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a2f      	ldr	r2, [pc, #188]	@ (8006104 <HAL_TIM_PWM_Start+0x1d8>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d101      	bne.n	8006050 <HAL_TIM_PWM_Start+0x124>
 800604c:	2301      	movs	r3, #1
 800604e:	e000      	b.n	8006052 <HAL_TIM_PWM_Start+0x126>
 8006050:	2300      	movs	r3, #0
 8006052:	2b00      	cmp	r3, #0
 8006054:	d007      	beq.n	8006066 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006064:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a25      	ldr	r2, [pc, #148]	@ (8006100 <HAL_TIM_PWM_Start+0x1d4>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d022      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006078:	d01d      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a22      	ldr	r2, [pc, #136]	@ (8006108 <HAL_TIM_PWM_Start+0x1dc>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d018      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a20      	ldr	r2, [pc, #128]	@ (800610c <HAL_TIM_PWM_Start+0x1e0>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d013      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1f      	ldr	r2, [pc, #124]	@ (8006110 <HAL_TIM_PWM_Start+0x1e4>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00e      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a19      	ldr	r2, [pc, #100]	@ (8006104 <HAL_TIM_PWM_Start+0x1d8>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d009      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1b      	ldr	r2, [pc, #108]	@ (8006114 <HAL_TIM_PWM_Start+0x1e8>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d004      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x18a>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a19      	ldr	r2, [pc, #100]	@ (8006118 <HAL_TIM_PWM_Start+0x1ec>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d115      	bne.n	80060e2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	689a      	ldr	r2, [r3, #8]
 80060bc:	4b17      	ldr	r3, [pc, #92]	@ (800611c <HAL_TIM_PWM_Start+0x1f0>)
 80060be:	4013      	ands	r3, r2
 80060c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b06      	cmp	r3, #6
 80060c6:	d015      	beq.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060ce:	d011      	beq.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f042 0201 	orr.w	r2, r2, #1
 80060de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e0:	e008      	b.n	80060f4 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f042 0201 	orr.w	r2, r2, #1
 80060f0:	601a      	str	r2, [r3, #0]
 80060f2:	e000      	b.n	80060f6 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3710      	adds	r7, #16
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40010000 	.word	0x40010000
 8006104:	40010400 	.word	0x40010400
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800
 8006110:	40000c00 	.word	0x40000c00
 8006114:	40014000 	.word	0x40014000
 8006118:	40001800 	.word	0x40001800
 800611c:	00010007 	.word	0x00010007

08006120 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006120:	b580      	push	{r7, lr}
 8006122:	b086      	sub	sp, #24
 8006124:	af00      	add	r7, sp, #0
 8006126:	60f8      	str	r0, [r7, #12]
 8006128:	60b9      	str	r1, [r7, #8]
 800612a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800612c:	2300      	movs	r3, #0
 800612e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006136:	2b01      	cmp	r3, #1
 8006138:	d101      	bne.n	800613e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800613a:	2302      	movs	r3, #2
 800613c:	e0ff      	b.n	800633e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2201      	movs	r2, #1
 8006142:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b14      	cmp	r3, #20
 800614a:	f200 80f0 	bhi.w	800632e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800614e:	a201      	add	r2, pc, #4	@ (adr r2, 8006154 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006154:	080061a9 	.word	0x080061a9
 8006158:	0800632f 	.word	0x0800632f
 800615c:	0800632f 	.word	0x0800632f
 8006160:	0800632f 	.word	0x0800632f
 8006164:	080061e9 	.word	0x080061e9
 8006168:	0800632f 	.word	0x0800632f
 800616c:	0800632f 	.word	0x0800632f
 8006170:	0800632f 	.word	0x0800632f
 8006174:	0800622b 	.word	0x0800622b
 8006178:	0800632f 	.word	0x0800632f
 800617c:	0800632f 	.word	0x0800632f
 8006180:	0800632f 	.word	0x0800632f
 8006184:	0800626b 	.word	0x0800626b
 8006188:	0800632f 	.word	0x0800632f
 800618c:	0800632f 	.word	0x0800632f
 8006190:	0800632f 	.word	0x0800632f
 8006194:	080062ad 	.word	0x080062ad
 8006198:	0800632f 	.word	0x0800632f
 800619c:	0800632f 	.word	0x0800632f
 80061a0:	0800632f 	.word	0x0800632f
 80061a4:	080062ed 	.word	0x080062ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68b9      	ldr	r1, [r7, #8]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fa40 	bl	8006634 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0208 	orr.w	r2, r2, #8
 80061c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0204 	bic.w	r2, r2, #4
 80061d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6999      	ldr	r1, [r3, #24]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	691a      	ldr	r2, [r3, #16]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	619a      	str	r2, [r3, #24]
      break;
 80061e6:	e0a5      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68b9      	ldr	r1, [r7, #8]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fa92 	bl	8006718 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006202:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699a      	ldr	r2, [r3, #24]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006212:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6999      	ldr	r1, [r3, #24]
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	021a      	lsls	r2, r3, #8
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	619a      	str	r2, [r3, #24]
      break;
 8006228:	e084      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68b9      	ldr	r1, [r7, #8]
 8006230:	4618      	mov	r0, r3
 8006232:	f000 fae9 	bl	8006808 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f042 0208 	orr.w	r2, r2, #8
 8006244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69da      	ldr	r2, [r3, #28]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0204 	bic.w	r2, r2, #4
 8006254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69d9      	ldr	r1, [r3, #28]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	691a      	ldr	r2, [r3, #16]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	61da      	str	r2, [r3, #28]
      break;
 8006268:	e064      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	4618      	mov	r0, r3
 8006272:	f000 fb3f 	bl	80068f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69da      	ldr	r2, [r3, #28]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006284:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69da      	ldr	r2, [r3, #28]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006294:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	69d9      	ldr	r1, [r3, #28]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	021a      	lsls	r2, r3, #8
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	61da      	str	r2, [r3, #28]
      break;
 80062aa:	e043      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68b9      	ldr	r1, [r7, #8]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f000 fb76 	bl	80069a4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0208 	orr.w	r2, r2, #8
 80062c6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0204 	bic.w	r2, r2, #4
 80062d6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 80062ea:	e023      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68b9      	ldr	r1, [r7, #8]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fba8 	bl	8006a48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006306:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006316:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	021a      	lsls	r2, r3, #8
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800632c:	e002      	b.n	8006334 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800632e:	2301      	movs	r3, #1
 8006330:	75fb      	strb	r3, [r7, #23]
      break;
 8006332:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	2200      	movs	r2, #0
 8006338:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800633c:	7dfb      	ldrb	r3, [r7, #23]
}
 800633e:	4618      	mov	r0, r3
 8006340:	3718      	adds	r7, #24
 8006342:	46bd      	mov	sp, r7
 8006344:	bd80      	pop	{r7, pc}
 8006346:	bf00      	nop

08006348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b084      	sub	sp, #16
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
 8006350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006352:	2300      	movs	r3, #0
 8006354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_TIM_ConfigClockSource+0x1c>
 8006360:	2302      	movs	r3, #2
 8006362:	e0b4      	b.n	80064ce <HAL_TIM_ConfigClockSource+0x186>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800637c:	68ba      	ldr	r2, [r7, #8]
 800637e:	4b56      	ldr	r3, [pc, #344]	@ (80064d8 <HAL_TIM_ConfigClockSource+0x190>)
 8006380:	4013      	ands	r3, r2
 8006382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800638a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800639c:	d03e      	beq.n	800641c <HAL_TIM_ConfigClockSource+0xd4>
 800639e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063a2:	f200 8087 	bhi.w	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063aa:	f000 8086 	beq.w	80064ba <HAL_TIM_ConfigClockSource+0x172>
 80063ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063b2:	d87f      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063b4:	2b70      	cmp	r3, #112	@ 0x70
 80063b6:	d01a      	beq.n	80063ee <HAL_TIM_ConfigClockSource+0xa6>
 80063b8:	2b70      	cmp	r3, #112	@ 0x70
 80063ba:	d87b      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063bc:	2b60      	cmp	r3, #96	@ 0x60
 80063be:	d050      	beq.n	8006462 <HAL_TIM_ConfigClockSource+0x11a>
 80063c0:	2b60      	cmp	r3, #96	@ 0x60
 80063c2:	d877      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063c4:	2b50      	cmp	r3, #80	@ 0x50
 80063c6:	d03c      	beq.n	8006442 <HAL_TIM_ConfigClockSource+0xfa>
 80063c8:	2b50      	cmp	r3, #80	@ 0x50
 80063ca:	d873      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063cc:	2b40      	cmp	r3, #64	@ 0x40
 80063ce:	d058      	beq.n	8006482 <HAL_TIM_ConfigClockSource+0x13a>
 80063d0:	2b40      	cmp	r3, #64	@ 0x40
 80063d2:	d86f      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063d4:	2b30      	cmp	r3, #48	@ 0x30
 80063d6:	d064      	beq.n	80064a2 <HAL_TIM_ConfigClockSource+0x15a>
 80063d8:	2b30      	cmp	r3, #48	@ 0x30
 80063da:	d86b      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063dc:	2b20      	cmp	r3, #32
 80063de:	d060      	beq.n	80064a2 <HAL_TIM_ConfigClockSource+0x15a>
 80063e0:	2b20      	cmp	r3, #32
 80063e2:	d867      	bhi.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d05c      	beq.n	80064a2 <HAL_TIM_ConfigClockSource+0x15a>
 80063e8:	2b10      	cmp	r3, #16
 80063ea:	d05a      	beq.n	80064a2 <HAL_TIM_ConfigClockSource+0x15a>
 80063ec:	e062      	b.n	80064b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80063fe:	f000 fbf1 	bl	8006be4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006410:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	609a      	str	r2, [r3, #8]
      break;
 800641a:	e04f      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800642c:	f000 fbda 	bl	8006be4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	689a      	ldr	r2, [r3, #8]
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800643e:	609a      	str	r2, [r3, #8]
      break;
 8006440:	e03c      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800644e:	461a      	mov	r2, r3
 8006450:	f000 fb4e 	bl	8006af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	2150      	movs	r1, #80	@ 0x50
 800645a:	4618      	mov	r0, r3
 800645c:	f000 fba7 	bl	8006bae <TIM_ITRx_SetConfig>
      break;
 8006460:	e02c      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006466:	683b      	ldr	r3, [r7, #0]
 8006468:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800646e:	461a      	mov	r2, r3
 8006470:	f000 fb6d 	bl	8006b4e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2160      	movs	r1, #96	@ 0x60
 800647a:	4618      	mov	r0, r3
 800647c:	f000 fb97 	bl	8006bae <TIM_ITRx_SetConfig>
      break;
 8006480:	e01c      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800648e:	461a      	mov	r2, r3
 8006490:	f000 fb2e 	bl	8006af0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	2140      	movs	r1, #64	@ 0x40
 800649a:	4618      	mov	r0, r3
 800649c:	f000 fb87 	bl	8006bae <TIM_ITRx_SetConfig>
      break;
 80064a0:	e00c      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4619      	mov	r1, r3
 80064ac:	4610      	mov	r0, r2
 80064ae:	f000 fb7e 	bl	8006bae <TIM_ITRx_SetConfig>
      break;
 80064b2:	e003      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064b4:	2301      	movs	r3, #1
 80064b6:	73fb      	strb	r3, [r7, #15]
      break;
 80064b8:	e000      	b.n	80064bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2201      	movs	r2, #1
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80064ce:	4618      	mov	r0, r3
 80064d0:	3710      	adds	r7, #16
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	fffeff88 	.word	0xfffeff88

080064dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	4a46      	ldr	r2, [pc, #280]	@ (8006608 <TIM_Base_SetConfig+0x12c>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d013      	beq.n	800651c <TIM_Base_SetConfig+0x40>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064fa:	d00f      	beq.n	800651c <TIM_Base_SetConfig+0x40>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	4a43      	ldr	r2, [pc, #268]	@ (800660c <TIM_Base_SetConfig+0x130>)
 8006500:	4293      	cmp	r3, r2
 8006502:	d00b      	beq.n	800651c <TIM_Base_SetConfig+0x40>
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	4a42      	ldr	r2, [pc, #264]	@ (8006610 <TIM_Base_SetConfig+0x134>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d007      	beq.n	800651c <TIM_Base_SetConfig+0x40>
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a41      	ldr	r2, [pc, #260]	@ (8006614 <TIM_Base_SetConfig+0x138>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d003      	beq.n	800651c <TIM_Base_SetConfig+0x40>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a40      	ldr	r2, [pc, #256]	@ (8006618 <TIM_Base_SetConfig+0x13c>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d108      	bne.n	800652e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006522:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	68fa      	ldr	r2, [r7, #12]
 800652a:	4313      	orrs	r3, r2
 800652c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a35      	ldr	r2, [pc, #212]	@ (8006608 <TIM_Base_SetConfig+0x12c>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d02b      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800653c:	d027      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4a32      	ldr	r2, [pc, #200]	@ (800660c <TIM_Base_SetConfig+0x130>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d023      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a31      	ldr	r2, [pc, #196]	@ (8006610 <TIM_Base_SetConfig+0x134>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d01f      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a30      	ldr	r2, [pc, #192]	@ (8006614 <TIM_Base_SetConfig+0x138>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d01b      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a2f      	ldr	r2, [pc, #188]	@ (8006618 <TIM_Base_SetConfig+0x13c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d017      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a2e      	ldr	r2, [pc, #184]	@ (800661c <TIM_Base_SetConfig+0x140>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d013      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a2d      	ldr	r2, [pc, #180]	@ (8006620 <TIM_Base_SetConfig+0x144>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d00f      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a2c      	ldr	r2, [pc, #176]	@ (8006624 <TIM_Base_SetConfig+0x148>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d00b      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a2b      	ldr	r2, [pc, #172]	@ (8006628 <TIM_Base_SetConfig+0x14c>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d007      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	4a2a      	ldr	r2, [pc, #168]	@ (800662c <TIM_Base_SetConfig+0x150>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d003      	beq.n	800658e <TIM_Base_SetConfig+0xb2>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a29      	ldr	r2, [pc, #164]	@ (8006630 <TIM_Base_SetConfig+0x154>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d108      	bne.n	80065a0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006594:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	68fa      	ldr	r2, [r7, #12]
 800659c:	4313      	orrs	r3, r2
 800659e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	689a      	ldr	r2, [r3, #8]
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a10      	ldr	r2, [pc, #64]	@ (8006608 <TIM_Base_SetConfig+0x12c>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d003      	beq.n	80065d4 <TIM_Base_SetConfig+0xf8>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a12      	ldr	r2, [pc, #72]	@ (8006618 <TIM_Base_SetConfig+0x13c>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d103      	bne.n	80065dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065d4:	683b      	ldr	r3, [r7, #0]
 80065d6:	691a      	ldr	r2, [r3, #16]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	691b      	ldr	r3, [r3, #16]
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b01      	cmp	r3, #1
 80065ec:	d105      	bne.n	80065fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	f023 0201 	bic.w	r2, r3, #1
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	611a      	str	r2, [r3, #16]
  }
}
 80065fa:	bf00      	nop
 80065fc:	3714      	adds	r7, #20
 80065fe:	46bd      	mov	sp, r7
 8006600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006604:	4770      	bx	lr
 8006606:	bf00      	nop
 8006608:	40010000 	.word	0x40010000
 800660c:	40000400 	.word	0x40000400
 8006610:	40000800 	.word	0x40000800
 8006614:	40000c00 	.word	0x40000c00
 8006618:	40010400 	.word	0x40010400
 800661c:	40014000 	.word	0x40014000
 8006620:	40014400 	.word	0x40014400
 8006624:	40014800 	.word	0x40014800
 8006628:	40001800 	.word	0x40001800
 800662c:	40001c00 	.word	0x40001c00
 8006630:	40002000 	.word	0x40002000

08006634 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006634:	b480      	push	{r7}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a1b      	ldr	r3, [r3, #32]
 8006642:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6a1b      	ldr	r3, [r3, #32]
 8006648:	f023 0201 	bic.w	r2, r3, #1
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	4b2b      	ldr	r3, [pc, #172]	@ (800670c <TIM_OC1_SetConfig+0xd8>)
 8006660:	4013      	ands	r3, r2
 8006662:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	f023 0303 	bic.w	r3, r3, #3
 800666a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	4313      	orrs	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f023 0302 	bic.w	r3, r3, #2
 800667c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	4313      	orrs	r3, r2
 8006686:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	4a21      	ldr	r2, [pc, #132]	@ (8006710 <TIM_OC1_SetConfig+0xdc>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d003      	beq.n	8006698 <TIM_OC1_SetConfig+0x64>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	4a20      	ldr	r2, [pc, #128]	@ (8006714 <TIM_OC1_SetConfig+0xe0>)
 8006694:	4293      	cmp	r3, r2
 8006696:	d10c      	bne.n	80066b2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006698:	697b      	ldr	r3, [r7, #20]
 800669a:	f023 0308 	bic.w	r3, r3, #8
 800669e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	697a      	ldr	r2, [r7, #20]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f023 0304 	bic.w	r3, r3, #4
 80066b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a16      	ldr	r2, [pc, #88]	@ (8006710 <TIM_OC1_SetConfig+0xdc>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d003      	beq.n	80066c2 <TIM_OC1_SetConfig+0x8e>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a15      	ldr	r2, [pc, #84]	@ (8006714 <TIM_OC1_SetConfig+0xe0>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d111      	bne.n	80066e6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80066c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	695b      	ldr	r3, [r3, #20]
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	4313      	orrs	r3, r2
 80066da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	693a      	ldr	r2, [r7, #16]
 80066ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	68fa      	ldr	r2, [r7, #12]
 80066f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	685a      	ldr	r2, [r3, #4]
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	697a      	ldr	r2, [r7, #20]
 80066fe:	621a      	str	r2, [r3, #32]
}
 8006700:	bf00      	nop
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr
 800670c:	fffeff8f 	.word	0xfffeff8f
 8006710:	40010000 	.word	0x40010000
 8006714:	40010400 	.word	0x40010400

08006718 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006718:	b480      	push	{r7}
 800671a:	b087      	sub	sp, #28
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6a1b      	ldr	r3, [r3, #32]
 8006726:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a1b      	ldr	r3, [r3, #32]
 800672c:	f023 0210 	bic.w	r2, r3, #16
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	4b2e      	ldr	r3, [pc, #184]	@ (80067fc <TIM_OC2_SetConfig+0xe4>)
 8006744:	4013      	ands	r3, r2
 8006746:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800674e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	021b      	lsls	r3, r3, #8
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	4313      	orrs	r3, r2
 800675a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800675c:	697b      	ldr	r3, [r7, #20]
 800675e:	f023 0320 	bic.w	r3, r3, #32
 8006762:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689b      	ldr	r3, [r3, #8]
 8006768:	011b      	lsls	r3, r3, #4
 800676a:	697a      	ldr	r2, [r7, #20]
 800676c:	4313      	orrs	r3, r2
 800676e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	4a23      	ldr	r2, [pc, #140]	@ (8006800 <TIM_OC2_SetConfig+0xe8>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d003      	beq.n	8006780 <TIM_OC2_SetConfig+0x68>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	4a22      	ldr	r2, [pc, #136]	@ (8006804 <TIM_OC2_SetConfig+0xec>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d10d      	bne.n	800679c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006780:	697b      	ldr	r3, [r7, #20]
 8006782:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	011b      	lsls	r3, r3, #4
 800678e:	697a      	ldr	r2, [r7, #20]
 8006790:	4313      	orrs	r3, r2
 8006792:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006794:	697b      	ldr	r3, [r7, #20]
 8006796:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800679a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	4a18      	ldr	r2, [pc, #96]	@ (8006800 <TIM_OC2_SetConfig+0xe8>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d003      	beq.n	80067ac <TIM_OC2_SetConfig+0x94>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	4a17      	ldr	r2, [pc, #92]	@ (8006804 <TIM_OC2_SetConfig+0xec>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d113      	bne.n	80067d4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80067ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	695b      	ldr	r3, [r3, #20]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	693a      	ldr	r2, [r7, #16]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	693a      	ldr	r2, [r7, #16]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	693a      	ldr	r2, [r7, #16]
 80067d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	68fa      	ldr	r2, [r7, #12]
 80067de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	685a      	ldr	r2, [r3, #4]
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	697a      	ldr	r2, [r7, #20]
 80067ec:	621a      	str	r2, [r3, #32]
}
 80067ee:	bf00      	nop
 80067f0:	371c      	adds	r7, #28
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	feff8fff 	.word	0xfeff8fff
 8006800:	40010000 	.word	0x40010000
 8006804:	40010400 	.word	0x40010400

08006808 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006808:	b480      	push	{r7}
 800680a:	b087      	sub	sp, #28
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6a1b      	ldr	r3, [r3, #32]
 8006816:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6a1b      	ldr	r3, [r3, #32]
 800681c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	69db      	ldr	r3, [r3, #28]
 800682e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	4b2d      	ldr	r3, [pc, #180]	@ (80068e8 <TIM_OC3_SetConfig+0xe0>)
 8006834:	4013      	ands	r3, r2
 8006836:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 0303 	bic.w	r3, r3, #3
 800683e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	68fa      	ldr	r2, [r7, #12]
 8006846:	4313      	orrs	r3, r2
 8006848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800684a:	697b      	ldr	r3, [r7, #20]
 800684c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006850:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	021b      	lsls	r3, r3, #8
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	4313      	orrs	r3, r2
 800685c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	4a22      	ldr	r2, [pc, #136]	@ (80068ec <TIM_OC3_SetConfig+0xe4>)
 8006862:	4293      	cmp	r3, r2
 8006864:	d003      	beq.n	800686e <TIM_OC3_SetConfig+0x66>
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	4a21      	ldr	r2, [pc, #132]	@ (80068f0 <TIM_OC3_SetConfig+0xe8>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d10d      	bne.n	800688a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006874:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	68db      	ldr	r3, [r3, #12]
 800687a:	021b      	lsls	r3, r3, #8
 800687c:	697a      	ldr	r2, [r7, #20]
 800687e:	4313      	orrs	r3, r2
 8006880:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006888:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	4a17      	ldr	r2, [pc, #92]	@ (80068ec <TIM_OC3_SetConfig+0xe4>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d003      	beq.n	800689a <TIM_OC3_SetConfig+0x92>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	4a16      	ldr	r2, [pc, #88]	@ (80068f0 <TIM_OC3_SetConfig+0xe8>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d113      	bne.n	80068c2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068a2:	693b      	ldr	r3, [r7, #16]
 80068a4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	695b      	ldr	r3, [r3, #20]
 80068ae:	011b      	lsls	r3, r3, #4
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	4313      	orrs	r3, r2
 80068b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	693a      	ldr	r2, [r7, #16]
 80068be:	4313      	orrs	r3, r2
 80068c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	693a      	ldr	r2, [r7, #16]
 80068c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	685a      	ldr	r2, [r3, #4]
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	697a      	ldr	r2, [r7, #20]
 80068da:	621a      	str	r2, [r3, #32]
}
 80068dc:	bf00      	nop
 80068de:	371c      	adds	r7, #28
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr
 80068e8:	fffeff8f 	.word	0xfffeff8f
 80068ec:	40010000 	.word	0x40010000
 80068f0:	40010400 	.word	0x40010400

080068f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b087      	sub	sp, #28
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
 80068fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6a1b      	ldr	r3, [r3, #32]
 8006908:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	685b      	ldr	r3, [r3, #4]
 8006914:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	69db      	ldr	r3, [r3, #28]
 800691a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	4b1e      	ldr	r3, [pc, #120]	@ (8006998 <TIM_OC4_SetConfig+0xa4>)
 8006920:	4013      	ands	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800692a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	021b      	lsls	r3, r3, #8
 8006932:	68fa      	ldr	r2, [r7, #12]
 8006934:	4313      	orrs	r3, r2
 8006936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006938:	693b      	ldr	r3, [r7, #16]
 800693a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800693e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	031b      	lsls	r3, r3, #12
 8006946:	693a      	ldr	r2, [r7, #16]
 8006948:	4313      	orrs	r3, r2
 800694a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a13      	ldr	r2, [pc, #76]	@ (800699c <TIM_OC4_SetConfig+0xa8>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d003      	beq.n	800695c <TIM_OC4_SetConfig+0x68>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a12      	ldr	r2, [pc, #72]	@ (80069a0 <TIM_OC4_SetConfig+0xac>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d109      	bne.n	8006970 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006962:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	695b      	ldr	r3, [r3, #20]
 8006968:	019b      	lsls	r3, r3, #6
 800696a:	697a      	ldr	r2, [r7, #20]
 800696c:	4313      	orrs	r3, r2
 800696e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	697a      	ldr	r2, [r7, #20]
 8006974:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	68fa      	ldr	r2, [r7, #12]
 800697a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685a      	ldr	r2, [r3, #4]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	693a      	ldr	r2, [r7, #16]
 8006988:	621a      	str	r2, [r3, #32]
}
 800698a:	bf00      	nop
 800698c:	371c      	adds	r7, #28
 800698e:	46bd      	mov	sp, r7
 8006990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006994:	4770      	bx	lr
 8006996:	bf00      	nop
 8006998:	feff8fff 	.word	0xfeff8fff
 800699c:	40010000 	.word	0x40010000
 80069a0:	40010400 	.word	0x40010400

080069a4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b087      	sub	sp, #28
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	6078      	str	r0, [r7, #4]
 80069ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6a1b      	ldr	r3, [r3, #32]
 80069b2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6a1b      	ldr	r3, [r3, #32]
 80069b8:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	4b1b      	ldr	r3, [pc, #108]	@ (8006a3c <TIM_OC5_SetConfig+0x98>)
 80069d0:	4013      	ands	r3, r2
 80069d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	4313      	orrs	r3, r2
 80069dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80069de:	693b      	ldr	r3, [r7, #16]
 80069e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80069e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	041b      	lsls	r3, r3, #16
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	4a12      	ldr	r2, [pc, #72]	@ (8006a40 <TIM_OC5_SetConfig+0x9c>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d003      	beq.n	8006a02 <TIM_OC5_SetConfig+0x5e>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a11      	ldr	r2, [pc, #68]	@ (8006a44 <TIM_OC5_SetConfig+0xa0>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d109      	bne.n	8006a16 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a08:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a0a:	683b      	ldr	r3, [r7, #0]
 8006a0c:	695b      	ldr	r3, [r3, #20]
 8006a0e:	021b      	lsls	r3, r3, #8
 8006a10:	697a      	ldr	r2, [r7, #20]
 8006a12:	4313      	orrs	r3, r2
 8006a14:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	697a      	ldr	r2, [r7, #20]
 8006a1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	621a      	str	r2, [r3, #32]
}
 8006a30:	bf00      	nop
 8006a32:	371c      	adds	r7, #28
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	fffeff8f 	.word	0xfffeff8f
 8006a40:	40010000 	.word	0x40010000
 8006a44:	40010400 	.word	0x40010400

08006a48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a48:	b480      	push	{r7}
 8006a4a:	b087      	sub	sp, #28
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]
 8006a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6a1b      	ldr	r3, [r3, #32]
 8006a56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6a1b      	ldr	r3, [r3, #32]
 8006a5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	4b1c      	ldr	r3, [pc, #112]	@ (8006ae4 <TIM_OC6_SetConfig+0x9c>)
 8006a74:	4013      	ands	r3, r2
 8006a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	021b      	lsls	r3, r3, #8
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	689b      	ldr	r3, [r3, #8]
 8006a90:	051b      	lsls	r3, r3, #20
 8006a92:	693a      	ldr	r2, [r7, #16]
 8006a94:	4313      	orrs	r3, r2
 8006a96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	4a13      	ldr	r2, [pc, #76]	@ (8006ae8 <TIM_OC6_SetConfig+0xa0>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d003      	beq.n	8006aa8 <TIM_OC6_SetConfig+0x60>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	4a12      	ldr	r2, [pc, #72]	@ (8006aec <TIM_OC6_SetConfig+0xa4>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d109      	bne.n	8006abc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006aa8:	697b      	ldr	r3, [r7, #20]
 8006aaa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006aae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	695b      	ldr	r3, [r3, #20]
 8006ab4:	029b      	lsls	r3, r3, #10
 8006ab6:	697a      	ldr	r2, [r7, #20]
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	697a      	ldr	r2, [r7, #20]
 8006ac0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685a      	ldr	r2, [r3, #4]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	693a      	ldr	r2, [r7, #16]
 8006ad4:	621a      	str	r2, [r3, #32]
}
 8006ad6:	bf00      	nop
 8006ad8:	371c      	adds	r7, #28
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
 8006ae2:	bf00      	nop
 8006ae4:	feff8fff 	.word	0xfeff8fff
 8006ae8:	40010000 	.word	0x40010000
 8006aec:	40010400 	.word	0x40010400

08006af0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	6a1b      	ldr	r3, [r3, #32]
 8006b00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	6a1b      	ldr	r3, [r3, #32]
 8006b06:	f023 0201 	bic.w	r2, r3, #1
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b14:	693b      	ldr	r3, [r7, #16]
 8006b16:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	011b      	lsls	r3, r3, #4
 8006b20:	693a      	ldr	r2, [r7, #16]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	f023 030a 	bic.w	r3, r3, #10
 8006b2c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b2e:	697a      	ldr	r2, [r7, #20]
 8006b30:	68bb      	ldr	r3, [r7, #8]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	693a      	ldr	r2, [r7, #16]
 8006b3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	697a      	ldr	r2, [r7, #20]
 8006b40:	621a      	str	r2, [r3, #32]
}
 8006b42:	bf00      	nop
 8006b44:	371c      	adds	r7, #28
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr

08006b4e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b4e:	b480      	push	{r7}
 8006b50:	b087      	sub	sp, #28
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	60f8      	str	r0, [r7, #12]
 8006b56:	60b9      	str	r1, [r7, #8]
 8006b58:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6a1b      	ldr	r3, [r3, #32]
 8006b5e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	6a1b      	ldr	r3, [r3, #32]
 8006b64:	f023 0210 	bic.w	r2, r3, #16
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	699b      	ldr	r3, [r3, #24]
 8006b70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006b72:	693b      	ldr	r3, [r7, #16]
 8006b74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006b78:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	031b      	lsls	r3, r3, #12
 8006b7e:	693a      	ldr	r2, [r7, #16]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006b8a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	011b      	lsls	r3, r3, #4
 8006b90:	697a      	ldr	r2, [r7, #20]
 8006b92:	4313      	orrs	r3, r2
 8006b94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	697a      	ldr	r2, [r7, #20]
 8006ba0:	621a      	str	r2, [r3, #32]
}
 8006ba2:	bf00      	nop
 8006ba4:	371c      	adds	r7, #28
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr

08006bae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	b085      	sub	sp, #20
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
 8006bb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	689b      	ldr	r3, [r3, #8]
 8006bbc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006bc6:	683a      	ldr	r2, [r7, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	f043 0307 	orr.w	r3, r3, #7
 8006bd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	68fa      	ldr	r2, [r7, #12]
 8006bd6:	609a      	str	r2, [r3, #8]
}
 8006bd8:	bf00      	nop
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b087      	sub	sp, #28
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
 8006bf0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006bfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	021a      	lsls	r2, r3, #8
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	431a      	orrs	r2, r3
 8006c08:	68bb      	ldr	r3, [r7, #8]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	697a      	ldr	r2, [r7, #20]
 8006c0e:	4313      	orrs	r3, r2
 8006c10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	697a      	ldr	r2, [r7, #20]
 8006c16:	609a      	str	r2, [r3, #8]
}
 8006c18:	bf00      	nop
 8006c1a:	371c      	adds	r7, #28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006c30:	68bb      	ldr	r3, [r7, #8]
 8006c32:	f003 031f 	and.w	r3, r3, #31
 8006c36:	2201      	movs	r2, #1
 8006c38:	fa02 f303 	lsl.w	r3, r2, r3
 8006c3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	6a1a      	ldr	r2, [r3, #32]
 8006c42:	697b      	ldr	r3, [r7, #20]
 8006c44:	43db      	mvns	r3, r3
 8006c46:	401a      	ands	r2, r3
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	6a1a      	ldr	r2, [r3, #32]
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f003 031f 	and.w	r3, r3, #31
 8006c56:	6879      	ldr	r1, [r7, #4]
 8006c58:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5c:	431a      	orrs	r2, r3
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	621a      	str	r2, [r3, #32]
}
 8006c62:	bf00      	nop
 8006c64:	371c      	adds	r7, #28
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
	...

08006c70 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b085      	sub	sp, #20
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
 8006c78:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d101      	bne.n	8006c88 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006c84:	2302      	movs	r3, #2
 8006c86:	e06d      	b.n	8006d64 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2202      	movs	r2, #2
 8006c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a30      	ldr	r2, [pc, #192]	@ (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d004      	beq.n	8006cbc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a2f      	ldr	r2, [pc, #188]	@ (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d108      	bne.n	8006cce <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006cc2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cd4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	68fa      	ldr	r2, [r7, #12]
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	68fa      	ldr	r2, [r7, #12]
 8006ce6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a20      	ldr	r2, [pc, #128]	@ (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d022      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cfa:	d01d      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a1d      	ldr	r2, [pc, #116]	@ (8006d78 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d018      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a1c      	ldr	r2, [pc, #112]	@ (8006d7c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d013      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a1a      	ldr	r2, [pc, #104]	@ (8006d80 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d00e      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a15      	ldr	r2, [pc, #84]	@ (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d009      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a16      	ldr	r2, [pc, #88]	@ (8006d84 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d004      	beq.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a15      	ldr	r2, [pc, #84]	@ (8006d88 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d10c      	bne.n	8006d52 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d3e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	68ba      	ldr	r2, [r7, #8]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68ba      	ldr	r2, [r7, #8]
 8006d50:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2200      	movs	r2, #0
 8006d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d62:	2300      	movs	r3, #0
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	40010000 	.word	0x40010000
 8006d74:	40010400 	.word	0x40010400
 8006d78:	40000400 	.word	0x40000400
 8006d7c:	40000800 	.word	0x40000800
 8006d80:	40000c00 	.word	0x40000c00
 8006d84:	40014000 	.word	0x40014000
 8006d88:	40001800 	.word	0x40001800

08006d8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b082      	sub	sp, #8
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d101      	bne.n	8006d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d9a:	2301      	movs	r3, #1
 8006d9c:	e040      	b.n	8006e20 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d106      	bne.n	8006db4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f7fc fa88 	bl	80032c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2224      	movs	r2, #36	@ 0x24
 8006db8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681a      	ldr	r2, [r3, #0]
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f022 0201 	bic.w	r2, r2, #1
 8006dc8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d002      	beq.n	8006dd8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f000 fe4c 	bl	8007a70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f000 fbe5 	bl	80075a8 <UART_SetConfig>
 8006dde:	4603      	mov	r3, r0
 8006de0:	2b01      	cmp	r3, #1
 8006de2:	d101      	bne.n	8006de8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e01b      	b.n	8006e20 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006df6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	689a      	ldr	r2, [r3, #8]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006e06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f042 0201 	orr.w	r2, r2, #1
 8006e16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 fecb 	bl	8007bb4 <UART_CheckIdleState>
 8006e1e:	4603      	mov	r3, r0
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3708      	adds	r7, #8
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b08a      	sub	sp, #40	@ 0x28
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	60b9      	str	r1, [r7, #8]
 8006e32:	603b      	str	r3, [r7, #0]
 8006e34:	4613      	mov	r3, r2
 8006e36:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006e3c:	2b20      	cmp	r3, #32
 8006e3e:	d177      	bne.n	8006f30 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d002      	beq.n	8006e4c <HAL_UART_Transmit+0x24>
 8006e46:	88fb      	ldrh	r3, [r7, #6]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d101      	bne.n	8006e50 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	e070      	b.n	8006f32 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	2221      	movs	r2, #33	@ 0x21
 8006e5c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e5e:	f7fc fb13 	bl	8003488 <HAL_GetTick>
 8006e62:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	88fa      	ldrh	r2, [r7, #6]
 8006e68:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	88fa      	ldrh	r2, [r7, #6]
 8006e70:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e7c:	d108      	bne.n	8006e90 <HAL_UART_Transmit+0x68>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	691b      	ldr	r3, [r3, #16]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d104      	bne.n	8006e90 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006e86:	2300      	movs	r3, #0
 8006e88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	e003      	b.n	8006e98 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e94:	2300      	movs	r3, #0
 8006e96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006e98:	e02f      	b.n	8006efa <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	9300      	str	r3, [sp, #0]
 8006e9e:	697b      	ldr	r3, [r7, #20]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	2180      	movs	r1, #128	@ 0x80
 8006ea4:	68f8      	ldr	r0, [r7, #12]
 8006ea6:	f000 fedc 	bl	8007c62 <UART_WaitOnFlagUntilTimeout>
 8006eaa:	4603      	mov	r3, r0
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d004      	beq.n	8006eba <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2220      	movs	r2, #32
 8006eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8006eb6:	2303      	movs	r3, #3
 8006eb8:	e03b      	b.n	8006f32 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006eba:	69fb      	ldr	r3, [r7, #28]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d10b      	bne.n	8006ed8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	881b      	ldrh	r3, [r3, #0]
 8006ec4:	461a      	mov	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ece:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006ed0:	69bb      	ldr	r3, [r7, #24]
 8006ed2:	3302      	adds	r3, #2
 8006ed4:	61bb      	str	r3, [r7, #24]
 8006ed6:	e007      	b.n	8006ee8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ed8:	69fb      	ldr	r3, [r7, #28]
 8006eda:	781a      	ldrb	r2, [r3, #0]
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	3301      	adds	r3, #1
 8006ee6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006eee:	b29b      	uxth	r3, r3
 8006ef0:	3b01      	subs	r3, #1
 8006ef2:	b29a      	uxth	r2, r3
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d1c9      	bne.n	8006e9a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	2140      	movs	r1, #64	@ 0x40
 8006f10:	68f8      	ldr	r0, [r7, #12]
 8006f12:	f000 fea6 	bl	8007c62 <UART_WaitOnFlagUntilTimeout>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d004      	beq.n	8006f26 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2220      	movs	r2, #32
 8006f20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8006f22:	2303      	movs	r3, #3
 8006f24:	e005      	b.n	8006f32 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2220      	movs	r2, #32
 8006f2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	e000      	b.n	8006f32 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8006f30:	2302      	movs	r3, #2
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3720      	adds	r7, #32
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b08a      	sub	sp, #40	@ 0x28
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	60f8      	str	r0, [r7, #12]
 8006f42:	60b9      	str	r1, [r7, #8]
 8006f44:	4613      	mov	r3, r2
 8006f46:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006f4e:	2b20      	cmp	r3, #32
 8006f50:	d132      	bne.n	8006fb8 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f52:	68bb      	ldr	r3, [r7, #8]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d002      	beq.n	8006f5e <HAL_UART_Receive_IT+0x24>
 8006f58:	88fb      	ldrh	r3, [r7, #6]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d101      	bne.n	8006f62 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e02b      	b.n	8006fba <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2200      	movs	r2, #0
 8006f66:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d018      	beq.n	8006fa8 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	e853 3f00 	ldrex	r3, [r3]
 8006f82:	613b      	str	r3, [r7, #16]
   return(result);
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006f8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	461a      	mov	r2, r3
 8006f92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f94:	623b      	str	r3, [r7, #32]
 8006f96:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f98:	69f9      	ldr	r1, [r7, #28]
 8006f9a:	6a3a      	ldr	r2, [r7, #32]
 8006f9c:	e841 2300 	strex	r3, r2, [r1]
 8006fa0:	61bb      	str	r3, [r7, #24]
   return(result);
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d1e6      	bne.n	8006f76 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006fa8:	88fb      	ldrh	r3, [r7, #6]
 8006faa:	461a      	mov	r2, r3
 8006fac:	68b9      	ldr	r1, [r7, #8]
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f000 fec4 	bl	8007d3c <UART_Start_Receive_IT>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	e000      	b.n	8006fba <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006fb8:	2302      	movs	r3, #2
  }
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3728      	adds	r7, #40	@ 0x28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
	...

08006fc4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b0ba      	sub	sp, #232	@ 0xe8
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	69db      	ldr	r3, [r3, #28]
 8006fd2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8006fea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006fee:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006ff2:	4013      	ands	r3, r2
 8006ff4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8006ff8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d115      	bne.n	800702c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007004:	f003 0320 	and.w	r3, r3, #32
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00f      	beq.n	800702c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800700c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007010:	f003 0320 	and.w	r3, r3, #32
 8007014:	2b00      	cmp	r3, #0
 8007016:	d009      	beq.n	800702c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800701c:	2b00      	cmp	r3, #0
 800701e:	f000 8297 	beq.w	8007550 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	4798      	blx	r3
      }
      return;
 800702a:	e291      	b.n	8007550 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800702c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 8117 	beq.w	8007264 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800703a:	f003 0301 	and.w	r3, r3, #1
 800703e:	2b00      	cmp	r3, #0
 8007040:	d106      	bne.n	8007050 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007042:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007046:	4b85      	ldr	r3, [pc, #532]	@ (800725c <HAL_UART_IRQHandler+0x298>)
 8007048:	4013      	ands	r3, r2
 800704a:	2b00      	cmp	r3, #0
 800704c:	f000 810a 	beq.w	8007264 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007050:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007054:	f003 0301 	and.w	r3, r3, #1
 8007058:	2b00      	cmp	r3, #0
 800705a:	d011      	beq.n	8007080 <HAL_UART_IRQHandler+0xbc>
 800705c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007060:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007064:	2b00      	cmp	r3, #0
 8007066:	d00b      	beq.n	8007080 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2201      	movs	r2, #1
 800706e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007076:	f043 0201 	orr.w	r2, r3, #1
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007080:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007084:	f003 0302 	and.w	r3, r3, #2
 8007088:	2b00      	cmp	r3, #0
 800708a:	d011      	beq.n	80070b0 <HAL_UART_IRQHandler+0xec>
 800708c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007090:	f003 0301 	and.w	r3, r3, #1
 8007094:	2b00      	cmp	r3, #0
 8007096:	d00b      	beq.n	80070b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	2202      	movs	r2, #2
 800709e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070a6:	f043 0204 	orr.w	r2, r3, #4
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80070b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070b4:	f003 0304 	and.w	r3, r3, #4
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d011      	beq.n	80070e0 <HAL_UART_IRQHandler+0x11c>
 80070bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00b      	beq.n	80070e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	2204      	movs	r2, #4
 80070ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070d6:	f043 0202 	orr.w	r2, r3, #2
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80070e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070e4:	f003 0308 	and.w	r3, r3, #8
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d017      	beq.n	800711c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80070ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070f0:	f003 0320 	and.w	r3, r3, #32
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d105      	bne.n	8007104 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80070f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80070fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00b      	beq.n	800711c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	2208      	movs	r2, #8
 800710a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007112:	f043 0208 	orr.w	r2, r3, #8
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800711c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007120:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007124:	2b00      	cmp	r3, #0
 8007126:	d012      	beq.n	800714e <HAL_UART_IRQHandler+0x18a>
 8007128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800712c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007130:	2b00      	cmp	r3, #0
 8007132:	d00c      	beq.n	800714e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800713c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007144:	f043 0220 	orr.w	r2, r3, #32
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007154:	2b00      	cmp	r3, #0
 8007156:	f000 81fd 	beq.w	8007554 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800715a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800715e:	f003 0320 	and.w	r3, r3, #32
 8007162:	2b00      	cmp	r3, #0
 8007164:	d00d      	beq.n	8007182 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800716a:	f003 0320 	and.w	r3, r3, #32
 800716e:	2b00      	cmp	r3, #0
 8007170:	d007      	beq.n	8007182 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007188:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007196:	2b40      	cmp	r3, #64	@ 0x40
 8007198:	d005      	beq.n	80071a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800719a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800719e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d04f      	beq.n	8007246 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fe8e 	bl	8007ec8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	689b      	ldr	r3, [r3, #8]
 80071b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071b6:	2b40      	cmp	r3, #64	@ 0x40
 80071b8:	d141      	bne.n	800723e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3308      	adds	r3, #8
 80071c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80071c8:	e853 3f00 	ldrex	r3, [r3]
 80071cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80071d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80071d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	3308      	adds	r3, #8
 80071e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80071e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80071ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80071f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80071f6:	e841 2300 	strex	r3, r2, [r1]
 80071fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80071fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1d9      	bne.n	80071ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800720a:	2b00      	cmp	r3, #0
 800720c:	d013      	beq.n	8007236 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007212:	4a13      	ldr	r2, [pc, #76]	@ (8007260 <HAL_UART_IRQHandler+0x29c>)
 8007214:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800721a:	4618      	mov	r0, r3
 800721c:	f7fc fae5 	bl	80037ea <HAL_DMA_Abort_IT>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	d017      	beq.n	8007256 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800722a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007230:	4610      	mov	r0, r2
 8007232:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007234:	e00f      	b.n	8007256 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f000 f9a0 	bl	800757c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800723c:	e00b      	b.n	8007256 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f000 f99c 	bl	800757c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007244:	e007      	b.n	8007256 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f998 	bl	800757c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8007254:	e17e      	b.n	8007554 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007256:	bf00      	nop
    return;
 8007258:	e17c      	b.n	8007554 <HAL_UART_IRQHandler+0x590>
 800725a:	bf00      	nop
 800725c:	04000120 	.word	0x04000120
 8007260:	08007f91 	.word	0x08007f91

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007268:	2b01      	cmp	r3, #1
 800726a:	f040 814c 	bne.w	8007506 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800726e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007272:	f003 0310 	and.w	r3, r3, #16
 8007276:	2b00      	cmp	r3, #0
 8007278:	f000 8145 	beq.w	8007506 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800727c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007280:	f003 0310 	and.w	r3, r3, #16
 8007284:	2b00      	cmp	r3, #0
 8007286:	f000 813e 	beq.w	8007506 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	2210      	movs	r2, #16
 8007290:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800729c:	2b40      	cmp	r3, #64	@ 0x40
 800729e:	f040 80b6 	bne.w	800740e <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80072ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	f000 8150 	beq.w	8007558 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80072be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072c2:	429a      	cmp	r2, r3
 80072c4:	f080 8148 	bcs.w	8007558 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80072ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072d6:	69db      	ldr	r3, [r3, #28]
 80072d8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80072dc:	f000 8086 	beq.w	80073ec <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80072ec:	e853 3f00 	ldrex	r3, [r3]
 80072f0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80072f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80072f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80072fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	461a      	mov	r2, r3
 8007306:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800730a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800730e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007312:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007316:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800731a:	e841 2300 	strex	r3, r2, [r1]
 800731e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007322:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1da      	bne.n	80072e0 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	3308      	adds	r3, #8
 8007330:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007332:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007334:	e853 3f00 	ldrex	r3, [r3]
 8007338:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800733a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800733c:	f023 0301 	bic.w	r3, r3, #1
 8007340:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	3308      	adds	r3, #8
 800734a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800734e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007352:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007354:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007356:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800735a:	e841 2300 	strex	r3, r2, [r1]
 800735e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007360:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007362:	2b00      	cmp	r3, #0
 8007364:	d1e1      	bne.n	800732a <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	3308      	adds	r3, #8
 800736c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007376:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007378:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800737c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	3308      	adds	r3, #8
 8007386:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800738a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800738c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007390:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007398:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e3      	bne.n	8007366 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2220      	movs	r2, #32
 80073a2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073b4:	e853 3f00 	ldrex	r3, [r3]
 80073b8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073bc:	f023 0310 	bic.w	r3, r3, #16
 80073c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	461a      	mov	r2, r3
 80073ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80073ce:	65bb      	str	r3, [r7, #88]	@ 0x58
 80073d0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80073d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80073d6:	e841 2300 	strex	r3, r2, [r1]
 80073da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80073dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d1e4      	bne.n	80073ac <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073e6:	4618      	mov	r0, r3
 80073e8:	f7fc f98f 	bl	800370a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80073fe:	b29b      	uxth	r3, r3
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	b29b      	uxth	r3, r3
 8007404:	4619      	mov	r1, r3
 8007406:	6878      	ldr	r0, [r7, #4]
 8007408:	f000 f8c2 	bl	8007590 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800740c:	e0a4      	b.n	8007558 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800741a:	b29b      	uxth	r3, r3
 800741c:	1ad3      	subs	r3, r2, r3
 800741e:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007428:	b29b      	uxth	r3, r3
 800742a:	2b00      	cmp	r3, #0
 800742c:	f000 8096 	beq.w	800755c <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 8007430:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 8091 	beq.w	800755c <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007440:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007442:	e853 3f00 	ldrex	r3, [r3]
 8007446:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800744a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800744e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	461a      	mov	r2, r3
 8007458:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800745c:	647b      	str	r3, [r7, #68]	@ 0x44
 800745e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007460:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007462:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007464:	e841 2300 	strex	r3, r2, [r1]
 8007468:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800746a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800746c:	2b00      	cmp	r3, #0
 800746e:	d1e4      	bne.n	800743a <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3308      	adds	r3, #8
 8007476:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800747a:	e853 3f00 	ldrex	r3, [r3]
 800747e:	623b      	str	r3, [r7, #32]
   return(result);
 8007480:	6a3b      	ldr	r3, [r7, #32]
 8007482:	f023 0301 	bic.w	r3, r3, #1
 8007486:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	3308      	adds	r3, #8
 8007490:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007494:	633a      	str	r2, [r7, #48]	@ 0x30
 8007496:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007498:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800749a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800749c:	e841 2300 	strex	r3, r2, [r1]
 80074a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80074a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d1e3      	bne.n	8007470 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2200      	movs	r2, #0
 80074b4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	e853 3f00 	ldrex	r3, [r3]
 80074c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	f023 0310 	bic.w	r3, r3, #16
 80074d0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	461a      	mov	r2, r3
 80074da:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80074de:	61fb      	str	r3, [r7, #28]
 80074e0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e2:	69b9      	ldr	r1, [r7, #24]
 80074e4:	69fa      	ldr	r2, [r7, #28]
 80074e6:	e841 2300 	strex	r3, r2, [r1]
 80074ea:	617b      	str	r3, [r7, #20]
   return(result);
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1e4      	bne.n	80074bc <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2202      	movs	r2, #2
 80074f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80074f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80074fc:	4619      	mov	r1, r3
 80074fe:	6878      	ldr	r0, [r7, #4]
 8007500:	f000 f846 	bl	8007590 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007504:	e02a      	b.n	800755c <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007506:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800750a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00e      	beq.n	8007530 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007512:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007516:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800751a:	2b00      	cmp	r3, #0
 800751c:	d008      	beq.n	8007530 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007522:	2b00      	cmp	r3, #0
 8007524:	d01c      	beq.n	8007560 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	4798      	blx	r3
    }
    return;
 800752e:	e017      	b.n	8007560 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007530:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007534:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007538:	2b00      	cmp	r3, #0
 800753a:	d012      	beq.n	8007562 <HAL_UART_IRQHandler+0x59e>
 800753c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007540:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007544:	2b00      	cmp	r3, #0
 8007546:	d00c      	beq.n	8007562 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 8007548:	6878      	ldr	r0, [r7, #4]
 800754a:	f000 fd37 	bl	8007fbc <UART_EndTransmit_IT>
    return;
 800754e:	e008      	b.n	8007562 <HAL_UART_IRQHandler+0x59e>
      return;
 8007550:	bf00      	nop
 8007552:	e006      	b.n	8007562 <HAL_UART_IRQHandler+0x59e>
    return;
 8007554:	bf00      	nop
 8007556:	e004      	b.n	8007562 <HAL_UART_IRQHandler+0x59e>
      return;
 8007558:	bf00      	nop
 800755a:	e002      	b.n	8007562 <HAL_UART_IRQHandler+0x59e>
      return;
 800755c:	bf00      	nop
 800755e:	e000      	b.n	8007562 <HAL_UART_IRQHandler+0x59e>
    return;
 8007560:	bf00      	nop
  }

}
 8007562:	37e8      	adds	r7, #232	@ 0xe8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007570:	bf00      	nop
 8007572:	370c      	adds	r7, #12
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr

0800757c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800757c:	b480      	push	{r7}
 800757e:	b083      	sub	sp, #12
 8007580:	af00      	add	r7, sp, #0
 8007582:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007584:	bf00      	nop
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007590:	b480      	push	{r7}
 8007592:	b083      	sub	sp, #12
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
 8007598:	460b      	mov	r3, r1
 800759a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800759c:	bf00      	nop
 800759e:	370c      	adds	r7, #12
 80075a0:	46bd      	mov	sp, r7
 80075a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a6:	4770      	bx	lr

080075a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b088      	sub	sp, #32
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	691b      	ldr	r3, [r3, #16]
 80075bc:	431a      	orrs	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	695b      	ldr	r3, [r3, #20]
 80075c2:	431a      	orrs	r2, r3
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	69db      	ldr	r3, [r3, #28]
 80075c8:	4313      	orrs	r3, r2
 80075ca:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	4ba6      	ldr	r3, [pc, #664]	@ (800786c <UART_SetConfig+0x2c4>)
 80075d4:	4013      	ands	r3, r2
 80075d6:	687a      	ldr	r2, [r7, #4]
 80075d8:	6812      	ldr	r2, [r2, #0]
 80075da:	6979      	ldr	r1, [r7, #20]
 80075dc:	430b      	orrs	r3, r1
 80075de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68da      	ldr	r2, [r3, #12]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	430a      	orrs	r2, r1
 80075f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	699b      	ldr	r3, [r3, #24]
 80075fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	697a      	ldr	r2, [r7, #20]
 8007602:	4313      	orrs	r3, r2
 8007604:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	689b      	ldr	r3, [r3, #8]
 800760c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	430a      	orrs	r2, r1
 8007618:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a94      	ldr	r2, [pc, #592]	@ (8007870 <UART_SetConfig+0x2c8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	d120      	bne.n	8007666 <UART_SetConfig+0xbe>
 8007624:	4b93      	ldr	r3, [pc, #588]	@ (8007874 <UART_SetConfig+0x2cc>)
 8007626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800762a:	f003 0303 	and.w	r3, r3, #3
 800762e:	2b03      	cmp	r3, #3
 8007630:	d816      	bhi.n	8007660 <UART_SetConfig+0xb8>
 8007632:	a201      	add	r2, pc, #4	@ (adr r2, 8007638 <UART_SetConfig+0x90>)
 8007634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007638:	08007649 	.word	0x08007649
 800763c:	08007655 	.word	0x08007655
 8007640:	0800764f 	.word	0x0800764f
 8007644:	0800765b 	.word	0x0800765b
 8007648:	2301      	movs	r3, #1
 800764a:	77fb      	strb	r3, [r7, #31]
 800764c:	e150      	b.n	80078f0 <UART_SetConfig+0x348>
 800764e:	2302      	movs	r3, #2
 8007650:	77fb      	strb	r3, [r7, #31]
 8007652:	e14d      	b.n	80078f0 <UART_SetConfig+0x348>
 8007654:	2304      	movs	r3, #4
 8007656:	77fb      	strb	r3, [r7, #31]
 8007658:	e14a      	b.n	80078f0 <UART_SetConfig+0x348>
 800765a:	2308      	movs	r3, #8
 800765c:	77fb      	strb	r3, [r7, #31]
 800765e:	e147      	b.n	80078f0 <UART_SetConfig+0x348>
 8007660:	2310      	movs	r3, #16
 8007662:	77fb      	strb	r3, [r7, #31]
 8007664:	e144      	b.n	80078f0 <UART_SetConfig+0x348>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a83      	ldr	r2, [pc, #524]	@ (8007878 <UART_SetConfig+0x2d0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d132      	bne.n	80076d6 <UART_SetConfig+0x12e>
 8007670:	4b80      	ldr	r3, [pc, #512]	@ (8007874 <UART_SetConfig+0x2cc>)
 8007672:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007676:	f003 030c 	and.w	r3, r3, #12
 800767a:	2b0c      	cmp	r3, #12
 800767c:	d828      	bhi.n	80076d0 <UART_SetConfig+0x128>
 800767e:	a201      	add	r2, pc, #4	@ (adr r2, 8007684 <UART_SetConfig+0xdc>)
 8007680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007684:	080076b9 	.word	0x080076b9
 8007688:	080076d1 	.word	0x080076d1
 800768c:	080076d1 	.word	0x080076d1
 8007690:	080076d1 	.word	0x080076d1
 8007694:	080076c5 	.word	0x080076c5
 8007698:	080076d1 	.word	0x080076d1
 800769c:	080076d1 	.word	0x080076d1
 80076a0:	080076d1 	.word	0x080076d1
 80076a4:	080076bf 	.word	0x080076bf
 80076a8:	080076d1 	.word	0x080076d1
 80076ac:	080076d1 	.word	0x080076d1
 80076b0:	080076d1 	.word	0x080076d1
 80076b4:	080076cb 	.word	0x080076cb
 80076b8:	2300      	movs	r3, #0
 80076ba:	77fb      	strb	r3, [r7, #31]
 80076bc:	e118      	b.n	80078f0 <UART_SetConfig+0x348>
 80076be:	2302      	movs	r3, #2
 80076c0:	77fb      	strb	r3, [r7, #31]
 80076c2:	e115      	b.n	80078f0 <UART_SetConfig+0x348>
 80076c4:	2304      	movs	r3, #4
 80076c6:	77fb      	strb	r3, [r7, #31]
 80076c8:	e112      	b.n	80078f0 <UART_SetConfig+0x348>
 80076ca:	2308      	movs	r3, #8
 80076cc:	77fb      	strb	r3, [r7, #31]
 80076ce:	e10f      	b.n	80078f0 <UART_SetConfig+0x348>
 80076d0:	2310      	movs	r3, #16
 80076d2:	77fb      	strb	r3, [r7, #31]
 80076d4:	e10c      	b.n	80078f0 <UART_SetConfig+0x348>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a68      	ldr	r2, [pc, #416]	@ (800787c <UART_SetConfig+0x2d4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d120      	bne.n	8007722 <UART_SetConfig+0x17a>
 80076e0:	4b64      	ldr	r3, [pc, #400]	@ (8007874 <UART_SetConfig+0x2cc>)
 80076e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076e6:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80076ea:	2b30      	cmp	r3, #48	@ 0x30
 80076ec:	d013      	beq.n	8007716 <UART_SetConfig+0x16e>
 80076ee:	2b30      	cmp	r3, #48	@ 0x30
 80076f0:	d814      	bhi.n	800771c <UART_SetConfig+0x174>
 80076f2:	2b20      	cmp	r3, #32
 80076f4:	d009      	beq.n	800770a <UART_SetConfig+0x162>
 80076f6:	2b20      	cmp	r3, #32
 80076f8:	d810      	bhi.n	800771c <UART_SetConfig+0x174>
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <UART_SetConfig+0x15c>
 80076fe:	2b10      	cmp	r3, #16
 8007700:	d006      	beq.n	8007710 <UART_SetConfig+0x168>
 8007702:	e00b      	b.n	800771c <UART_SetConfig+0x174>
 8007704:	2300      	movs	r3, #0
 8007706:	77fb      	strb	r3, [r7, #31]
 8007708:	e0f2      	b.n	80078f0 <UART_SetConfig+0x348>
 800770a:	2302      	movs	r3, #2
 800770c:	77fb      	strb	r3, [r7, #31]
 800770e:	e0ef      	b.n	80078f0 <UART_SetConfig+0x348>
 8007710:	2304      	movs	r3, #4
 8007712:	77fb      	strb	r3, [r7, #31]
 8007714:	e0ec      	b.n	80078f0 <UART_SetConfig+0x348>
 8007716:	2308      	movs	r3, #8
 8007718:	77fb      	strb	r3, [r7, #31]
 800771a:	e0e9      	b.n	80078f0 <UART_SetConfig+0x348>
 800771c:	2310      	movs	r3, #16
 800771e:	77fb      	strb	r3, [r7, #31]
 8007720:	e0e6      	b.n	80078f0 <UART_SetConfig+0x348>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a56      	ldr	r2, [pc, #344]	@ (8007880 <UART_SetConfig+0x2d8>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d120      	bne.n	800776e <UART_SetConfig+0x1c6>
 800772c:	4b51      	ldr	r3, [pc, #324]	@ (8007874 <UART_SetConfig+0x2cc>)
 800772e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007732:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007736:	2bc0      	cmp	r3, #192	@ 0xc0
 8007738:	d013      	beq.n	8007762 <UART_SetConfig+0x1ba>
 800773a:	2bc0      	cmp	r3, #192	@ 0xc0
 800773c:	d814      	bhi.n	8007768 <UART_SetConfig+0x1c0>
 800773e:	2b80      	cmp	r3, #128	@ 0x80
 8007740:	d009      	beq.n	8007756 <UART_SetConfig+0x1ae>
 8007742:	2b80      	cmp	r3, #128	@ 0x80
 8007744:	d810      	bhi.n	8007768 <UART_SetConfig+0x1c0>
 8007746:	2b00      	cmp	r3, #0
 8007748:	d002      	beq.n	8007750 <UART_SetConfig+0x1a8>
 800774a:	2b40      	cmp	r3, #64	@ 0x40
 800774c:	d006      	beq.n	800775c <UART_SetConfig+0x1b4>
 800774e:	e00b      	b.n	8007768 <UART_SetConfig+0x1c0>
 8007750:	2300      	movs	r3, #0
 8007752:	77fb      	strb	r3, [r7, #31]
 8007754:	e0cc      	b.n	80078f0 <UART_SetConfig+0x348>
 8007756:	2302      	movs	r3, #2
 8007758:	77fb      	strb	r3, [r7, #31]
 800775a:	e0c9      	b.n	80078f0 <UART_SetConfig+0x348>
 800775c:	2304      	movs	r3, #4
 800775e:	77fb      	strb	r3, [r7, #31]
 8007760:	e0c6      	b.n	80078f0 <UART_SetConfig+0x348>
 8007762:	2308      	movs	r3, #8
 8007764:	77fb      	strb	r3, [r7, #31]
 8007766:	e0c3      	b.n	80078f0 <UART_SetConfig+0x348>
 8007768:	2310      	movs	r3, #16
 800776a:	77fb      	strb	r3, [r7, #31]
 800776c:	e0c0      	b.n	80078f0 <UART_SetConfig+0x348>
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	4a44      	ldr	r2, [pc, #272]	@ (8007884 <UART_SetConfig+0x2dc>)
 8007774:	4293      	cmp	r3, r2
 8007776:	d125      	bne.n	80077c4 <UART_SetConfig+0x21c>
 8007778:	4b3e      	ldr	r3, [pc, #248]	@ (8007874 <UART_SetConfig+0x2cc>)
 800777a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800777e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007782:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007786:	d017      	beq.n	80077b8 <UART_SetConfig+0x210>
 8007788:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800778c:	d817      	bhi.n	80077be <UART_SetConfig+0x216>
 800778e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007792:	d00b      	beq.n	80077ac <UART_SetConfig+0x204>
 8007794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007798:	d811      	bhi.n	80077be <UART_SetConfig+0x216>
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <UART_SetConfig+0x1fe>
 800779e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80077a2:	d006      	beq.n	80077b2 <UART_SetConfig+0x20a>
 80077a4:	e00b      	b.n	80077be <UART_SetConfig+0x216>
 80077a6:	2300      	movs	r3, #0
 80077a8:	77fb      	strb	r3, [r7, #31]
 80077aa:	e0a1      	b.n	80078f0 <UART_SetConfig+0x348>
 80077ac:	2302      	movs	r3, #2
 80077ae:	77fb      	strb	r3, [r7, #31]
 80077b0:	e09e      	b.n	80078f0 <UART_SetConfig+0x348>
 80077b2:	2304      	movs	r3, #4
 80077b4:	77fb      	strb	r3, [r7, #31]
 80077b6:	e09b      	b.n	80078f0 <UART_SetConfig+0x348>
 80077b8:	2308      	movs	r3, #8
 80077ba:	77fb      	strb	r3, [r7, #31]
 80077bc:	e098      	b.n	80078f0 <UART_SetConfig+0x348>
 80077be:	2310      	movs	r3, #16
 80077c0:	77fb      	strb	r3, [r7, #31]
 80077c2:	e095      	b.n	80078f0 <UART_SetConfig+0x348>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a2f      	ldr	r2, [pc, #188]	@ (8007888 <UART_SetConfig+0x2e0>)
 80077ca:	4293      	cmp	r3, r2
 80077cc:	d125      	bne.n	800781a <UART_SetConfig+0x272>
 80077ce:	4b29      	ldr	r3, [pc, #164]	@ (8007874 <UART_SetConfig+0x2cc>)
 80077d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80077d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80077d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077dc:	d017      	beq.n	800780e <UART_SetConfig+0x266>
 80077de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80077e2:	d817      	bhi.n	8007814 <UART_SetConfig+0x26c>
 80077e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077e8:	d00b      	beq.n	8007802 <UART_SetConfig+0x25a>
 80077ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077ee:	d811      	bhi.n	8007814 <UART_SetConfig+0x26c>
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d003      	beq.n	80077fc <UART_SetConfig+0x254>
 80077f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077f8:	d006      	beq.n	8007808 <UART_SetConfig+0x260>
 80077fa:	e00b      	b.n	8007814 <UART_SetConfig+0x26c>
 80077fc:	2301      	movs	r3, #1
 80077fe:	77fb      	strb	r3, [r7, #31]
 8007800:	e076      	b.n	80078f0 <UART_SetConfig+0x348>
 8007802:	2302      	movs	r3, #2
 8007804:	77fb      	strb	r3, [r7, #31]
 8007806:	e073      	b.n	80078f0 <UART_SetConfig+0x348>
 8007808:	2304      	movs	r3, #4
 800780a:	77fb      	strb	r3, [r7, #31]
 800780c:	e070      	b.n	80078f0 <UART_SetConfig+0x348>
 800780e:	2308      	movs	r3, #8
 8007810:	77fb      	strb	r3, [r7, #31]
 8007812:	e06d      	b.n	80078f0 <UART_SetConfig+0x348>
 8007814:	2310      	movs	r3, #16
 8007816:	77fb      	strb	r3, [r7, #31]
 8007818:	e06a      	b.n	80078f0 <UART_SetConfig+0x348>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	4a1b      	ldr	r2, [pc, #108]	@ (800788c <UART_SetConfig+0x2e4>)
 8007820:	4293      	cmp	r3, r2
 8007822:	d138      	bne.n	8007896 <UART_SetConfig+0x2ee>
 8007824:	4b13      	ldr	r3, [pc, #76]	@ (8007874 <UART_SetConfig+0x2cc>)
 8007826:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800782a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800782e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007832:	d017      	beq.n	8007864 <UART_SetConfig+0x2bc>
 8007834:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007838:	d82a      	bhi.n	8007890 <UART_SetConfig+0x2e8>
 800783a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800783e:	d00b      	beq.n	8007858 <UART_SetConfig+0x2b0>
 8007840:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007844:	d824      	bhi.n	8007890 <UART_SetConfig+0x2e8>
 8007846:	2b00      	cmp	r3, #0
 8007848:	d003      	beq.n	8007852 <UART_SetConfig+0x2aa>
 800784a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800784e:	d006      	beq.n	800785e <UART_SetConfig+0x2b6>
 8007850:	e01e      	b.n	8007890 <UART_SetConfig+0x2e8>
 8007852:	2300      	movs	r3, #0
 8007854:	77fb      	strb	r3, [r7, #31]
 8007856:	e04b      	b.n	80078f0 <UART_SetConfig+0x348>
 8007858:	2302      	movs	r3, #2
 800785a:	77fb      	strb	r3, [r7, #31]
 800785c:	e048      	b.n	80078f0 <UART_SetConfig+0x348>
 800785e:	2304      	movs	r3, #4
 8007860:	77fb      	strb	r3, [r7, #31]
 8007862:	e045      	b.n	80078f0 <UART_SetConfig+0x348>
 8007864:	2308      	movs	r3, #8
 8007866:	77fb      	strb	r3, [r7, #31]
 8007868:	e042      	b.n	80078f0 <UART_SetConfig+0x348>
 800786a:	bf00      	nop
 800786c:	efff69f3 	.word	0xefff69f3
 8007870:	40011000 	.word	0x40011000
 8007874:	40023800 	.word	0x40023800
 8007878:	40004400 	.word	0x40004400
 800787c:	40004800 	.word	0x40004800
 8007880:	40004c00 	.word	0x40004c00
 8007884:	40005000 	.word	0x40005000
 8007888:	40011400 	.word	0x40011400
 800788c:	40007800 	.word	0x40007800
 8007890:	2310      	movs	r3, #16
 8007892:	77fb      	strb	r3, [r7, #31]
 8007894:	e02c      	b.n	80078f0 <UART_SetConfig+0x348>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	4a72      	ldr	r2, [pc, #456]	@ (8007a64 <UART_SetConfig+0x4bc>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d125      	bne.n	80078ec <UART_SetConfig+0x344>
 80078a0:	4b71      	ldr	r3, [pc, #452]	@ (8007a68 <UART_SetConfig+0x4c0>)
 80078a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80078a6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80078aa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80078ae:	d017      	beq.n	80078e0 <UART_SetConfig+0x338>
 80078b0:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80078b4:	d817      	bhi.n	80078e6 <UART_SetConfig+0x33e>
 80078b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078ba:	d00b      	beq.n	80078d4 <UART_SetConfig+0x32c>
 80078bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078c0:	d811      	bhi.n	80078e6 <UART_SetConfig+0x33e>
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d003      	beq.n	80078ce <UART_SetConfig+0x326>
 80078c6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80078ca:	d006      	beq.n	80078da <UART_SetConfig+0x332>
 80078cc:	e00b      	b.n	80078e6 <UART_SetConfig+0x33e>
 80078ce:	2300      	movs	r3, #0
 80078d0:	77fb      	strb	r3, [r7, #31]
 80078d2:	e00d      	b.n	80078f0 <UART_SetConfig+0x348>
 80078d4:	2302      	movs	r3, #2
 80078d6:	77fb      	strb	r3, [r7, #31]
 80078d8:	e00a      	b.n	80078f0 <UART_SetConfig+0x348>
 80078da:	2304      	movs	r3, #4
 80078dc:	77fb      	strb	r3, [r7, #31]
 80078de:	e007      	b.n	80078f0 <UART_SetConfig+0x348>
 80078e0:	2308      	movs	r3, #8
 80078e2:	77fb      	strb	r3, [r7, #31]
 80078e4:	e004      	b.n	80078f0 <UART_SetConfig+0x348>
 80078e6:	2310      	movs	r3, #16
 80078e8:	77fb      	strb	r3, [r7, #31]
 80078ea:	e001      	b.n	80078f0 <UART_SetConfig+0x348>
 80078ec:	2310      	movs	r3, #16
 80078ee:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	69db      	ldr	r3, [r3, #28]
 80078f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80078f8:	d15b      	bne.n	80079b2 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80078fa:	7ffb      	ldrb	r3, [r7, #31]
 80078fc:	2b08      	cmp	r3, #8
 80078fe:	d828      	bhi.n	8007952 <UART_SetConfig+0x3aa>
 8007900:	a201      	add	r2, pc, #4	@ (adr r2, 8007908 <UART_SetConfig+0x360>)
 8007902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007906:	bf00      	nop
 8007908:	0800792d 	.word	0x0800792d
 800790c:	08007935 	.word	0x08007935
 8007910:	0800793d 	.word	0x0800793d
 8007914:	08007953 	.word	0x08007953
 8007918:	08007943 	.word	0x08007943
 800791c:	08007953 	.word	0x08007953
 8007920:	08007953 	.word	0x08007953
 8007924:	08007953 	.word	0x08007953
 8007928:	0800794b 	.word	0x0800794b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800792c:	f7fc fe48 	bl	80045c0 <HAL_RCC_GetPCLK1Freq>
 8007930:	61b8      	str	r0, [r7, #24]
        break;
 8007932:	e013      	b.n	800795c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007934:	f7fc fe58 	bl	80045e8 <HAL_RCC_GetPCLK2Freq>
 8007938:	61b8      	str	r0, [r7, #24]
        break;
 800793a:	e00f      	b.n	800795c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800793c:	4b4b      	ldr	r3, [pc, #300]	@ (8007a6c <UART_SetConfig+0x4c4>)
 800793e:	61bb      	str	r3, [r7, #24]
        break;
 8007940:	e00c      	b.n	800795c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007942:	f7fc fd2b 	bl	800439c <HAL_RCC_GetSysClockFreq>
 8007946:	61b8      	str	r0, [r7, #24]
        break;
 8007948:	e008      	b.n	800795c <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800794a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800794e:	61bb      	str	r3, [r7, #24]
        break;
 8007950:	e004      	b.n	800795c <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8007952:	2300      	movs	r3, #0
 8007954:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	77bb      	strb	r3, [r7, #30]
        break;
 800795a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800795c:	69bb      	ldr	r3, [r7, #24]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d074      	beq.n	8007a4c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007962:	69bb      	ldr	r3, [r7, #24]
 8007964:	005a      	lsls	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	685b      	ldr	r3, [r3, #4]
 800796a:	085b      	lsrs	r3, r3, #1
 800796c:	441a      	add	r2, r3
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	685b      	ldr	r3, [r3, #4]
 8007972:	fbb2 f3f3 	udiv	r3, r2, r3
 8007976:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	2b0f      	cmp	r3, #15
 800797c:	d916      	bls.n	80079ac <UART_SetConfig+0x404>
 800797e:	693b      	ldr	r3, [r7, #16]
 8007980:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007984:	d212      	bcs.n	80079ac <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	b29b      	uxth	r3, r3
 800798a:	f023 030f 	bic.w	r3, r3, #15
 800798e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007990:	693b      	ldr	r3, [r7, #16]
 8007992:	085b      	lsrs	r3, r3, #1
 8007994:	b29b      	uxth	r3, r3
 8007996:	f003 0307 	and.w	r3, r3, #7
 800799a:	b29a      	uxth	r2, r3
 800799c:	89fb      	ldrh	r3, [r7, #14]
 800799e:	4313      	orrs	r3, r2
 80079a0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	89fa      	ldrh	r2, [r7, #14]
 80079a8:	60da      	str	r2, [r3, #12]
 80079aa:	e04f      	b.n	8007a4c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80079ac:	2301      	movs	r3, #1
 80079ae:	77bb      	strb	r3, [r7, #30]
 80079b0:	e04c      	b.n	8007a4c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079b2:	7ffb      	ldrb	r3, [r7, #31]
 80079b4:	2b08      	cmp	r3, #8
 80079b6:	d828      	bhi.n	8007a0a <UART_SetConfig+0x462>
 80079b8:	a201      	add	r2, pc, #4	@ (adr r2, 80079c0 <UART_SetConfig+0x418>)
 80079ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079be:	bf00      	nop
 80079c0:	080079e5 	.word	0x080079e5
 80079c4:	080079ed 	.word	0x080079ed
 80079c8:	080079f5 	.word	0x080079f5
 80079cc:	08007a0b 	.word	0x08007a0b
 80079d0:	080079fb 	.word	0x080079fb
 80079d4:	08007a0b 	.word	0x08007a0b
 80079d8:	08007a0b 	.word	0x08007a0b
 80079dc:	08007a0b 	.word	0x08007a0b
 80079e0:	08007a03 	.word	0x08007a03
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079e4:	f7fc fdec 	bl	80045c0 <HAL_RCC_GetPCLK1Freq>
 80079e8:	61b8      	str	r0, [r7, #24]
        break;
 80079ea:	e013      	b.n	8007a14 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80079ec:	f7fc fdfc 	bl	80045e8 <HAL_RCC_GetPCLK2Freq>
 80079f0:	61b8      	str	r0, [r7, #24]
        break;
 80079f2:	e00f      	b.n	8007a14 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079f4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a6c <UART_SetConfig+0x4c4>)
 80079f6:	61bb      	str	r3, [r7, #24]
        break;
 80079f8:	e00c      	b.n	8007a14 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079fa:	f7fc fccf 	bl	800439c <HAL_RCC_GetSysClockFreq>
 80079fe:	61b8      	str	r0, [r7, #24]
        break;
 8007a00:	e008      	b.n	8007a14 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007a02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007a06:	61bb      	str	r3, [r7, #24]
        break;
 8007a08:	e004      	b.n	8007a14 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007a0e:	2301      	movs	r3, #1
 8007a10:	77bb      	strb	r3, [r7, #30]
        break;
 8007a12:	bf00      	nop
    }

    if (pclk != 0U)
 8007a14:	69bb      	ldr	r3, [r7, #24]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d018      	beq.n	8007a4c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	685b      	ldr	r3, [r3, #4]
 8007a1e:	085a      	lsrs	r2, r3, #1
 8007a20:	69bb      	ldr	r3, [r7, #24]
 8007a22:	441a      	add	r2, r3
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a2c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a2e:	693b      	ldr	r3, [r7, #16]
 8007a30:	2b0f      	cmp	r3, #15
 8007a32:	d909      	bls.n	8007a48 <UART_SetConfig+0x4a0>
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007a3a:	d205      	bcs.n	8007a48 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	60da      	str	r2, [r3, #12]
 8007a46:	e001      	b.n	8007a4c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007a48:	2301      	movs	r3, #1
 8007a4a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007a58:	7fbb      	ldrb	r3, [r7, #30]
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3720      	adds	r7, #32
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop
 8007a64:	40007c00 	.word	0x40007c00
 8007a68:	40023800 	.word	0x40023800
 8007a6c:	00f42400 	.word	0x00f42400

08007a70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b083      	sub	sp, #12
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a7c:	f003 0308 	and.w	r3, r3, #8
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00a      	beq.n	8007a9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	430a      	orrs	r2, r1
 8007a98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a9e:	f003 0301 	and.w	r3, r3, #1
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d00a      	beq.n	8007abc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	685b      	ldr	r3, [r3, #4]
 8007aac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	430a      	orrs	r2, r1
 8007aba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac0:	f003 0302 	and.w	r3, r3, #2
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00a      	beq.n	8007ade <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	430a      	orrs	r2, r1
 8007adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ae2:	f003 0304 	and.w	r3, r3, #4
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00a      	beq.n	8007b00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	685b      	ldr	r3, [r3, #4]
 8007af0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	430a      	orrs	r2, r1
 8007afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b04:	f003 0310 	and.w	r3, r3, #16
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d00a      	beq.n	8007b22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	689b      	ldr	r3, [r3, #8]
 8007b12:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b26:	f003 0320 	and.w	r3, r3, #32
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d00a      	beq.n	8007b44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	430a      	orrs	r2, r1
 8007b42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d01a      	beq.n	8007b86 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	430a      	orrs	r2, r1
 8007b64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007b6e:	d10a      	bne.n	8007b86 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d00a      	beq.n	8007ba8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	430a      	orrs	r2, r1
 8007ba6:	605a      	str	r2, [r3, #4]
  }
}
 8007ba8:	bf00      	nop
 8007baa:	370c      	adds	r7, #12
 8007bac:	46bd      	mov	sp, r7
 8007bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bb2:	4770      	bx	lr

08007bb4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b08c      	sub	sp, #48	@ 0x30
 8007bb8:	af02      	add	r7, sp, #8
 8007bba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007bc4:	f7fb fc60 	bl	8003488 <HAL_GetTick>
 8007bc8:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f003 0308 	and.w	r3, r3, #8
 8007bd4:	2b08      	cmp	r3, #8
 8007bd6:	d12e      	bne.n	8007c36 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007bd8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007bdc:	9300      	str	r3, [sp, #0]
 8007bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be0:	2200      	movs	r2, #0
 8007be2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f000 f83b 	bl	8007c62 <UART_WaitOnFlagUntilTimeout>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d021      	beq.n	8007c36 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	e853 3f00 	ldrex	r3, [r3]
 8007bfe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007c06:	623b      	str	r3, [r7, #32]
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	6a3b      	ldr	r3, [r7, #32]
 8007c10:	61fb      	str	r3, [r7, #28]
 8007c12:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c14:	69b9      	ldr	r1, [r7, #24]
 8007c16:	69fa      	ldr	r2, [r7, #28]
 8007c18:	e841 2300 	strex	r3, r2, [r1]
 8007c1c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1e6      	bne.n	8007bf2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2220      	movs	r2, #32
 8007c28:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c32:	2303      	movs	r3, #3
 8007c34:	e011      	b.n	8007c5a <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2220      	movs	r2, #32
 8007c3a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	2220      	movs	r2, #32
 8007c40:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2200      	movs	r2, #0
 8007c48:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3728      	adds	r7, #40	@ 0x28
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b084      	sub	sp, #16
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	60f8      	str	r0, [r7, #12]
 8007c6a:	60b9      	str	r1, [r7, #8]
 8007c6c:	603b      	str	r3, [r7, #0]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c72:	e04f      	b.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c7a:	d04b      	beq.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c7c:	f7fb fc04 	bl	8003488 <HAL_GetTick>
 8007c80:	4602      	mov	r2, r0
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	1ad3      	subs	r3, r2, r3
 8007c86:	69ba      	ldr	r2, [r7, #24]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d302      	bcc.n	8007c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8007c8c:	69bb      	ldr	r3, [r7, #24]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c92:	2303      	movs	r3, #3
 8007c94:	e04e      	b.n	8007d34 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f003 0304 	and.w	r3, r3, #4
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d037      	beq.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b80      	cmp	r3, #128	@ 0x80
 8007ca8:	d034      	beq.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	2b40      	cmp	r3, #64	@ 0x40
 8007cae:	d031      	beq.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	69db      	ldr	r3, [r3, #28]
 8007cb6:	f003 0308 	and.w	r3, r3, #8
 8007cba:	2b08      	cmp	r3, #8
 8007cbc:	d110      	bne.n	8007ce0 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	2208      	movs	r2, #8
 8007cc4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 f8fe 	bl	8007ec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2208      	movs	r2, #8
 8007cd0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e029      	b.n	8007d34 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007cea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cee:	d111      	bne.n	8007d14 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007cf8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 f8e4 	bl	8007ec8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	2220      	movs	r2, #32
 8007d04:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007d10:	2303      	movs	r3, #3
 8007d12:	e00f      	b.n	8007d34 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	69da      	ldr	r2, [r3, #28]
 8007d1a:	68bb      	ldr	r3, [r7, #8]
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	68ba      	ldr	r2, [r7, #8]
 8007d20:	429a      	cmp	r2, r3
 8007d22:	bf0c      	ite	eq
 8007d24:	2301      	moveq	r3, #1
 8007d26:	2300      	movne	r3, #0
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	461a      	mov	r2, r3
 8007d2c:	79fb      	ldrb	r3, [r7, #7]
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d0a0      	beq.n	8007c74 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d32:	2300      	movs	r3, #0
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3710      	adds	r7, #16
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b097      	sub	sp, #92	@ 0x5c
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	60b9      	str	r1, [r7, #8]
 8007d46:	4613      	mov	r3, r2
 8007d48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	88fa      	ldrh	r2, [r7, #6]
 8007d54:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	88fa      	ldrh	r2, [r7, #6]
 8007d5c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	2200      	movs	r2, #0
 8007d64:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d6e:	d10e      	bne.n	8007d8e <UART_Start_Receive_IT+0x52>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	691b      	ldr	r3, [r3, #16]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d105      	bne.n	8007d84 <UART_Start_Receive_IT+0x48>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8007d7e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d82:	e02d      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	22ff      	movs	r2, #255	@ 0xff
 8007d88:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007d8c:	e028      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	689b      	ldr	r3, [r3, #8]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d10d      	bne.n	8007db2 <UART_Start_Receive_IT+0x76>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d104      	bne.n	8007da8 <UART_Start_Receive_IT+0x6c>
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	22ff      	movs	r2, #255	@ 0xff
 8007da2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007da6:	e01b      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	227f      	movs	r2, #127	@ 0x7f
 8007dac:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007db0:	e016      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007dba:	d10d      	bne.n	8007dd8 <UART_Start_Receive_IT+0x9c>
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	691b      	ldr	r3, [r3, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <UART_Start_Receive_IT+0x92>
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	227f      	movs	r2, #127	@ 0x7f
 8007dc8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007dcc:	e008      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	223f      	movs	r2, #63	@ 0x3f
 8007dd2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007dd6:	e003      	b.n	8007de0 <UART_Start_Receive_IT+0xa4>
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	2222      	movs	r2, #34	@ 0x22
 8007dec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	3308      	adds	r3, #8
 8007df6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007df8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dfa:	e853 3f00 	ldrex	r3, [r3]
 8007dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e02:	f043 0301 	orr.w	r3, r3, #1
 8007e06:	657b      	str	r3, [r7, #84]	@ 0x54
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	3308      	adds	r3, #8
 8007e0e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007e10:	64ba      	str	r2, [r7, #72]	@ 0x48
 8007e12:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e14:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8007e16:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007e18:	e841 2300 	strex	r3, r2, [r1]
 8007e1c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8007e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d1e5      	bne.n	8007df0 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007e2c:	d107      	bne.n	8007e3e <UART_Start_Receive_IT+0x102>
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	691b      	ldr	r3, [r3, #16]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d103      	bne.n	8007e3e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	4a21      	ldr	r2, [pc, #132]	@ (8007ec0 <UART_Start_Receive_IT+0x184>)
 8007e3a:	669a      	str	r2, [r3, #104]	@ 0x68
 8007e3c:	e002      	b.n	8007e44 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	4a20      	ldr	r2, [pc, #128]	@ (8007ec4 <UART_Start_Receive_IT+0x188>)
 8007e42:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d019      	beq.n	8007e80 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e54:	e853 3f00 	ldrex	r3, [r3]
 8007e58:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e5c:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8007e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	461a      	mov	r2, r3
 8007e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e6c:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e6e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007e70:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e72:	e841 2300 	strex	r3, r2, [r1]
 8007e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d1e6      	bne.n	8007e4c <UART_Start_Receive_IT+0x110>
 8007e7e:	e018      	b.n	8007eb2 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	e853 3f00 	ldrex	r3, [r3]
 8007e8c:	613b      	str	r3, [r7, #16]
   return(result);
 8007e8e:	693b      	ldr	r3, [r7, #16]
 8007e90:	f043 0320 	orr.w	r3, r3, #32
 8007e94:	653b      	str	r3, [r7, #80]	@ 0x50
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	461a      	mov	r2, r3
 8007e9c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e9e:	623b      	str	r3, [r7, #32]
 8007ea0:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea2:	69f9      	ldr	r1, [r7, #28]
 8007ea4:	6a3a      	ldr	r2, [r7, #32]
 8007ea6:	e841 2300 	strex	r3, r2, [r1]
 8007eaa:	61bb      	str	r3, [r7, #24]
   return(result);
 8007eac:	69bb      	ldr	r3, [r7, #24]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d1e6      	bne.n	8007e80 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8007eb2:	2300      	movs	r3, #0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	375c      	adds	r7, #92	@ 0x5c
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr
 8007ec0:	080081b9 	.word	0x080081b9
 8007ec4:	08008011 	.word	0x08008011

08007ec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007ec8:	b480      	push	{r7}
 8007eca:	b095      	sub	sp, #84	@ 0x54
 8007ecc:	af00      	add	r7, sp, #0
 8007ece:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ed6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ed8:	e853 3f00 	ldrex	r3, [r3]
 8007edc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	461a      	mov	r2, r3
 8007eec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007eee:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ef0:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ef2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ef4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ef6:	e841 2300 	strex	r3, r2, [r1]
 8007efa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007efc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d1e6      	bne.n	8007ed0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	3308      	adds	r3, #8
 8007f08:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f0a:	6a3b      	ldr	r3, [r7, #32]
 8007f0c:	e853 3f00 	ldrex	r3, [r3]
 8007f10:	61fb      	str	r3, [r7, #28]
   return(result);
 8007f12:	69fb      	ldr	r3, [r7, #28]
 8007f14:	f023 0301 	bic.w	r3, r3, #1
 8007f18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	3308      	adds	r3, #8
 8007f20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007f22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007f24:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f26:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007f28:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007f2a:	e841 2300 	strex	r3, r2, [r1]
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1e5      	bne.n	8007f02 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007f3a:	2b01      	cmp	r3, #1
 8007f3c:	d118      	bne.n	8007f70 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	e853 3f00 	ldrex	r3, [r3]
 8007f4a:	60bb      	str	r3, [r7, #8]
   return(result);
 8007f4c:	68bb      	ldr	r3, [r7, #8]
 8007f4e:	f023 0310 	bic.w	r3, r3, #16
 8007f52:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	461a      	mov	r2, r3
 8007f5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007f5c:	61bb      	str	r3, [r7, #24]
 8007f5e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f60:	6979      	ldr	r1, [r7, #20]
 8007f62:	69ba      	ldr	r2, [r7, #24]
 8007f64:	e841 2300 	strex	r3, r2, [r1]
 8007f68:	613b      	str	r3, [r7, #16]
   return(result);
 8007f6a:	693b      	ldr	r3, [r7, #16]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d1e6      	bne.n	8007f3e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2220      	movs	r2, #32
 8007f74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2200      	movs	r2, #0
 8007f82:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007f84:	bf00      	nop
 8007f86:	3754      	adds	r7, #84	@ 0x54
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b084      	sub	sp, #16
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f9c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	2200      	movs	r2, #0
 8007fa2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007fae:	68f8      	ldr	r0, [r7, #12]
 8007fb0:	f7ff fae4 	bl	800757c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007fb4:	bf00      	nop
 8007fb6:	3710      	adds	r7, #16
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	bd80      	pop	{r7, pc}

08007fbc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b088      	sub	sp, #32
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	e853 3f00 	ldrex	r3, [r3]
 8007fd0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007fd2:	68bb      	ldr	r3, [r7, #8]
 8007fd4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007fd8:	61fb      	str	r3, [r7, #28]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	461a      	mov	r2, r3
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	61bb      	str	r3, [r7, #24]
 8007fe4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe6:	6979      	ldr	r1, [r7, #20]
 8007fe8:	69ba      	ldr	r2, [r7, #24]
 8007fea:	e841 2300 	strex	r3, r2, [r1]
 8007fee:	613b      	str	r3, [r7, #16]
   return(result);
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d1e6      	bne.n	8007fc4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2220      	movs	r2, #32
 8007ffa:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7ff fab0 	bl	8007568 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008008:	bf00      	nop
 800800a:	3720      	adds	r7, #32
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008010:	b580      	push	{r7, lr}
 8008012:	b09c      	sub	sp, #112	@ 0x70
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800801e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008028:	2b22      	cmp	r3, #34	@ 0x22
 800802a:	f040 80b9 	bne.w	80081a0 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008034:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008038:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800803c:	b2d9      	uxtb	r1, r3
 800803e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008042:	b2da      	uxtb	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008048:	400a      	ands	r2, r1
 800804a:	b2d2      	uxtb	r2, r2
 800804c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008052:	1c5a      	adds	r2, r3, #1
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800805e:	b29b      	uxth	r3, r3
 8008060:	3b01      	subs	r3, #1
 8008062:	b29a      	uxth	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008070:	b29b      	uxth	r3, r3
 8008072:	2b00      	cmp	r3, #0
 8008074:	f040 809c 	bne.w	80081b0 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800807e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008080:	e853 3f00 	ldrex	r3, [r3]
 8008084:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008088:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800808c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	461a      	mov	r2, r3
 8008094:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008096:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008098:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800809a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800809c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800809e:	e841 2300 	strex	r3, r2, [r1]
 80080a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80080a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d1e6      	bne.n	8008078 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	3308      	adds	r3, #8
 80080b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80080b4:	e853 3f00 	ldrex	r3, [r3]
 80080b8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80080ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80080bc:	f023 0301 	bic.w	r3, r3, #1
 80080c0:	667b      	str	r3, [r7, #100]	@ 0x64
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	3308      	adds	r3, #8
 80080c8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80080ca:	647a      	str	r2, [r7, #68]	@ 0x44
 80080cc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080ce:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80080d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80080d2:	e841 2300 	strex	r3, r2, [r1]
 80080d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80080d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1e5      	bne.n	80080aa <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	2220      	movs	r2, #32
 80080e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2200      	movs	r2, #0
 80080ea:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2200      	movs	r2, #0
 80080f0:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d018      	beq.n	8008132 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008108:	e853 3f00 	ldrex	r3, [r3]
 800810c:	623b      	str	r3, [r7, #32]
   return(result);
 800810e:	6a3b      	ldr	r3, [r7, #32]
 8008110:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008114:	663b      	str	r3, [r7, #96]	@ 0x60
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	461a      	mov	r2, r3
 800811c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800811e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008120:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008122:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008124:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008126:	e841 2300 	strex	r3, r2, [r1]
 800812a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800812c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1e6      	bne.n	8008100 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008136:	2b01      	cmp	r3, #1
 8008138:	d12e      	bne.n	8008198 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	2200      	movs	r2, #0
 800813e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008146:	693b      	ldr	r3, [r7, #16]
 8008148:	e853 3f00 	ldrex	r3, [r3]
 800814c:	60fb      	str	r3, [r7, #12]
   return(result);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	f023 0310 	bic.w	r3, r3, #16
 8008154:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	461a      	mov	r2, r3
 800815c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800815e:	61fb      	str	r3, [r7, #28]
 8008160:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008162:	69b9      	ldr	r1, [r7, #24]
 8008164:	69fa      	ldr	r2, [r7, #28]
 8008166:	e841 2300 	strex	r3, r2, [r1]
 800816a:	617b      	str	r3, [r7, #20]
   return(result);
 800816c:	697b      	ldr	r3, [r7, #20]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d1e6      	bne.n	8008140 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	69db      	ldr	r3, [r3, #28]
 8008178:	f003 0310 	and.w	r3, r3, #16
 800817c:	2b10      	cmp	r3, #16
 800817e:	d103      	bne.n	8008188 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2210      	movs	r2, #16
 8008186:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800818e:	4619      	mov	r1, r3
 8008190:	6878      	ldr	r0, [r7, #4]
 8008192:	f7ff f9fd 	bl	8007590 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008196:	e00b      	b.n	80081b0 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008198:	6878      	ldr	r0, [r7, #4]
 800819a:	f7fa fac3 	bl	8002724 <HAL_UART_RxCpltCallback>
}
 800819e:	e007      	b.n	80081b0 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f042 0208 	orr.w	r2, r2, #8
 80081ae:	619a      	str	r2, [r3, #24]
}
 80081b0:	bf00      	nop
 80081b2:	3770      	adds	r7, #112	@ 0x70
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b09c      	sub	sp, #112	@ 0x70
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80081c6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80081d0:	2b22      	cmp	r3, #34	@ 0x22
 80081d2:	f040 80b9 	bne.w	8008348 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081dc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081e4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80081e6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80081ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80081ee:	4013      	ands	r3, r2
 80081f0:	b29a      	uxth	r2, r3
 80081f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80081f4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081fa:	1c9a      	adds	r2, r3, #2
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008206:	b29b      	uxth	r3, r3
 8008208:	3b01      	subs	r3, #1
 800820a:	b29a      	uxth	r2, r3
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008218:	b29b      	uxth	r3, r3
 800821a:	2b00      	cmp	r3, #0
 800821c:	f040 809c 	bne.w	8008358 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008228:	e853 3f00 	ldrex	r3, [r3]
 800822c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800822e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008230:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008234:	667b      	str	r3, [r7, #100]	@ 0x64
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	461a      	mov	r2, r3
 800823c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800823e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008240:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008242:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008244:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008246:	e841 2300 	strex	r3, r2, [r1]
 800824a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800824c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800824e:	2b00      	cmp	r3, #0
 8008250:	d1e6      	bne.n	8008220 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	3308      	adds	r3, #8
 8008258:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800825a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800825c:	e853 3f00 	ldrex	r3, [r3]
 8008260:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008264:	f023 0301 	bic.w	r3, r3, #1
 8008268:	663b      	str	r3, [r7, #96]	@ 0x60
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3308      	adds	r3, #8
 8008270:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008272:	643a      	str	r2, [r7, #64]	@ 0x40
 8008274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008276:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008278:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800827a:	e841 2300 	strex	r3, r2, [r1]
 800827e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1e5      	bne.n	8008252 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2220      	movs	r2, #32
 800828a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2200      	movs	r2, #0
 8008298:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	685b      	ldr	r3, [r3, #4]
 80082a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d018      	beq.n	80082da <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ae:	6a3b      	ldr	r3, [r7, #32]
 80082b0:	e853 3f00 	ldrex	r3, [r3]
 80082b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80082bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80082c8:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80082cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80082ce:	e841 2300 	strex	r3, r2, [r1]
 80082d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80082d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d1e6      	bne.n	80082a8 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082de:	2b01      	cmp	r3, #1
 80082e0:	d12e      	bne.n	8008340 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	e853 3f00 	ldrex	r3, [r3]
 80082f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	f023 0310 	bic.w	r3, r3, #16
 80082fc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	461a      	mov	r2, r3
 8008304:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008306:	61bb      	str	r3, [r7, #24]
 8008308:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800830a:	6979      	ldr	r1, [r7, #20]
 800830c:	69ba      	ldr	r2, [r7, #24]
 800830e:	e841 2300 	strex	r3, r2, [r1]
 8008312:	613b      	str	r3, [r7, #16]
   return(result);
 8008314:	693b      	ldr	r3, [r7, #16]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d1e6      	bne.n	80082e8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69db      	ldr	r3, [r3, #28]
 8008320:	f003 0310 	and.w	r3, r3, #16
 8008324:	2b10      	cmp	r3, #16
 8008326:	d103      	bne.n	8008330 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2210      	movs	r2, #16
 800832e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008336:	4619      	mov	r1, r3
 8008338:	6878      	ldr	r0, [r7, #4]
 800833a:	f7ff f929 	bl	8007590 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800833e:	e00b      	b.n	8008358 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8008340:	6878      	ldr	r0, [r7, #4]
 8008342:	f7fa f9ef 	bl	8002724 <HAL_UART_RxCpltCallback>
}
 8008346:	e007      	b.n	8008358 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	699a      	ldr	r2, [r3, #24]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f042 0208 	orr.w	r2, r2, #8
 8008356:	619a      	str	r2, [r3, #24]
}
 8008358:	bf00      	nop
 800835a:	3770      	adds	r7, #112	@ 0x70
 800835c:	46bd      	mov	sp, r7
 800835e:	bd80      	pop	{r7, pc}

08008360 <__cvt>:
 8008360:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008364:	ec57 6b10 	vmov	r6, r7, d0
 8008368:	2f00      	cmp	r7, #0
 800836a:	460c      	mov	r4, r1
 800836c:	4619      	mov	r1, r3
 800836e:	463b      	mov	r3, r7
 8008370:	bfbb      	ittet	lt
 8008372:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008376:	461f      	movlt	r7, r3
 8008378:	2300      	movge	r3, #0
 800837a:	232d      	movlt	r3, #45	@ 0x2d
 800837c:	700b      	strb	r3, [r1, #0]
 800837e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008380:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008384:	4691      	mov	r9, r2
 8008386:	f023 0820 	bic.w	r8, r3, #32
 800838a:	bfbc      	itt	lt
 800838c:	4632      	movlt	r2, r6
 800838e:	4616      	movlt	r6, r2
 8008390:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008394:	d005      	beq.n	80083a2 <__cvt+0x42>
 8008396:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800839a:	d100      	bne.n	800839e <__cvt+0x3e>
 800839c:	3401      	adds	r4, #1
 800839e:	2102      	movs	r1, #2
 80083a0:	e000      	b.n	80083a4 <__cvt+0x44>
 80083a2:	2103      	movs	r1, #3
 80083a4:	ab03      	add	r3, sp, #12
 80083a6:	9301      	str	r3, [sp, #4]
 80083a8:	ab02      	add	r3, sp, #8
 80083aa:	9300      	str	r3, [sp, #0]
 80083ac:	ec47 6b10 	vmov	d0, r6, r7
 80083b0:	4653      	mov	r3, sl
 80083b2:	4622      	mov	r2, r4
 80083b4:	f001 f9b8 	bl	8009728 <_dtoa_r>
 80083b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80083bc:	4605      	mov	r5, r0
 80083be:	d119      	bne.n	80083f4 <__cvt+0x94>
 80083c0:	f019 0f01 	tst.w	r9, #1
 80083c4:	d00e      	beq.n	80083e4 <__cvt+0x84>
 80083c6:	eb00 0904 	add.w	r9, r0, r4
 80083ca:	2200      	movs	r2, #0
 80083cc:	2300      	movs	r3, #0
 80083ce:	4630      	mov	r0, r6
 80083d0:	4639      	mov	r1, r7
 80083d2:	f7f8 fb99 	bl	8000b08 <__aeabi_dcmpeq>
 80083d6:	b108      	cbz	r0, 80083dc <__cvt+0x7c>
 80083d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80083dc:	2230      	movs	r2, #48	@ 0x30
 80083de:	9b03      	ldr	r3, [sp, #12]
 80083e0:	454b      	cmp	r3, r9
 80083e2:	d31e      	bcc.n	8008422 <__cvt+0xc2>
 80083e4:	9b03      	ldr	r3, [sp, #12]
 80083e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083e8:	1b5b      	subs	r3, r3, r5
 80083ea:	4628      	mov	r0, r5
 80083ec:	6013      	str	r3, [r2, #0]
 80083ee:	b004      	add	sp, #16
 80083f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80083f8:	eb00 0904 	add.w	r9, r0, r4
 80083fc:	d1e5      	bne.n	80083ca <__cvt+0x6a>
 80083fe:	7803      	ldrb	r3, [r0, #0]
 8008400:	2b30      	cmp	r3, #48	@ 0x30
 8008402:	d10a      	bne.n	800841a <__cvt+0xba>
 8008404:	2200      	movs	r2, #0
 8008406:	2300      	movs	r3, #0
 8008408:	4630      	mov	r0, r6
 800840a:	4639      	mov	r1, r7
 800840c:	f7f8 fb7c 	bl	8000b08 <__aeabi_dcmpeq>
 8008410:	b918      	cbnz	r0, 800841a <__cvt+0xba>
 8008412:	f1c4 0401 	rsb	r4, r4, #1
 8008416:	f8ca 4000 	str.w	r4, [sl]
 800841a:	f8da 3000 	ldr.w	r3, [sl]
 800841e:	4499      	add	r9, r3
 8008420:	e7d3      	b.n	80083ca <__cvt+0x6a>
 8008422:	1c59      	adds	r1, r3, #1
 8008424:	9103      	str	r1, [sp, #12]
 8008426:	701a      	strb	r2, [r3, #0]
 8008428:	e7d9      	b.n	80083de <__cvt+0x7e>

0800842a <__exponent>:
 800842a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800842c:	2900      	cmp	r1, #0
 800842e:	bfba      	itte	lt
 8008430:	4249      	neglt	r1, r1
 8008432:	232d      	movlt	r3, #45	@ 0x2d
 8008434:	232b      	movge	r3, #43	@ 0x2b
 8008436:	2909      	cmp	r1, #9
 8008438:	7002      	strb	r2, [r0, #0]
 800843a:	7043      	strb	r3, [r0, #1]
 800843c:	dd29      	ble.n	8008492 <__exponent+0x68>
 800843e:	f10d 0307 	add.w	r3, sp, #7
 8008442:	461d      	mov	r5, r3
 8008444:	270a      	movs	r7, #10
 8008446:	461a      	mov	r2, r3
 8008448:	fbb1 f6f7 	udiv	r6, r1, r7
 800844c:	fb07 1416 	mls	r4, r7, r6, r1
 8008450:	3430      	adds	r4, #48	@ 0x30
 8008452:	f802 4c01 	strb.w	r4, [r2, #-1]
 8008456:	460c      	mov	r4, r1
 8008458:	2c63      	cmp	r4, #99	@ 0x63
 800845a:	f103 33ff 	add.w	r3, r3, #4294967295
 800845e:	4631      	mov	r1, r6
 8008460:	dcf1      	bgt.n	8008446 <__exponent+0x1c>
 8008462:	3130      	adds	r1, #48	@ 0x30
 8008464:	1e94      	subs	r4, r2, #2
 8008466:	f803 1c01 	strb.w	r1, [r3, #-1]
 800846a:	1c41      	adds	r1, r0, #1
 800846c:	4623      	mov	r3, r4
 800846e:	42ab      	cmp	r3, r5
 8008470:	d30a      	bcc.n	8008488 <__exponent+0x5e>
 8008472:	f10d 0309 	add.w	r3, sp, #9
 8008476:	1a9b      	subs	r3, r3, r2
 8008478:	42ac      	cmp	r4, r5
 800847a:	bf88      	it	hi
 800847c:	2300      	movhi	r3, #0
 800847e:	3302      	adds	r3, #2
 8008480:	4403      	add	r3, r0
 8008482:	1a18      	subs	r0, r3, r0
 8008484:	b003      	add	sp, #12
 8008486:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008488:	f813 6b01 	ldrb.w	r6, [r3], #1
 800848c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8008490:	e7ed      	b.n	800846e <__exponent+0x44>
 8008492:	2330      	movs	r3, #48	@ 0x30
 8008494:	3130      	adds	r1, #48	@ 0x30
 8008496:	7083      	strb	r3, [r0, #2]
 8008498:	70c1      	strb	r1, [r0, #3]
 800849a:	1d03      	adds	r3, r0, #4
 800849c:	e7f1      	b.n	8008482 <__exponent+0x58>
	...

080084a0 <_printf_float>:
 80084a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084a4:	b08d      	sub	sp, #52	@ 0x34
 80084a6:	460c      	mov	r4, r1
 80084a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80084ac:	4616      	mov	r6, r2
 80084ae:	461f      	mov	r7, r3
 80084b0:	4605      	mov	r5, r0
 80084b2:	f001 f831 	bl	8009518 <_localeconv_r>
 80084b6:	6803      	ldr	r3, [r0, #0]
 80084b8:	9304      	str	r3, [sp, #16]
 80084ba:	4618      	mov	r0, r3
 80084bc:	f7f7 fef8 	bl	80002b0 <strlen>
 80084c0:	2300      	movs	r3, #0
 80084c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80084c4:	f8d8 3000 	ldr.w	r3, [r8]
 80084c8:	9005      	str	r0, [sp, #20]
 80084ca:	3307      	adds	r3, #7
 80084cc:	f023 0307 	bic.w	r3, r3, #7
 80084d0:	f103 0208 	add.w	r2, r3, #8
 80084d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80084d8:	f8d4 b000 	ldr.w	fp, [r4]
 80084dc:	f8c8 2000 	str.w	r2, [r8]
 80084e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80084e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80084e8:	9307      	str	r3, [sp, #28]
 80084ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80084ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80084f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80084f6:	4b9c      	ldr	r3, [pc, #624]	@ (8008768 <_printf_float+0x2c8>)
 80084f8:	f04f 32ff 	mov.w	r2, #4294967295
 80084fc:	f7f8 fb36 	bl	8000b6c <__aeabi_dcmpun>
 8008500:	bb70      	cbnz	r0, 8008560 <_printf_float+0xc0>
 8008502:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008506:	4b98      	ldr	r3, [pc, #608]	@ (8008768 <_printf_float+0x2c8>)
 8008508:	f04f 32ff 	mov.w	r2, #4294967295
 800850c:	f7f8 fb10 	bl	8000b30 <__aeabi_dcmple>
 8008510:	bb30      	cbnz	r0, 8008560 <_printf_float+0xc0>
 8008512:	2200      	movs	r2, #0
 8008514:	2300      	movs	r3, #0
 8008516:	4640      	mov	r0, r8
 8008518:	4649      	mov	r1, r9
 800851a:	f7f8 faff 	bl	8000b1c <__aeabi_dcmplt>
 800851e:	b110      	cbz	r0, 8008526 <_printf_float+0x86>
 8008520:	232d      	movs	r3, #45	@ 0x2d
 8008522:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008526:	4a91      	ldr	r2, [pc, #580]	@ (800876c <_printf_float+0x2cc>)
 8008528:	4b91      	ldr	r3, [pc, #580]	@ (8008770 <_printf_float+0x2d0>)
 800852a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800852e:	bf94      	ite	ls
 8008530:	4690      	movls	r8, r2
 8008532:	4698      	movhi	r8, r3
 8008534:	2303      	movs	r3, #3
 8008536:	6123      	str	r3, [r4, #16]
 8008538:	f02b 0304 	bic.w	r3, fp, #4
 800853c:	6023      	str	r3, [r4, #0]
 800853e:	f04f 0900 	mov.w	r9, #0
 8008542:	9700      	str	r7, [sp, #0]
 8008544:	4633      	mov	r3, r6
 8008546:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008548:	4621      	mov	r1, r4
 800854a:	4628      	mov	r0, r5
 800854c:	f000 f9d2 	bl	80088f4 <_printf_common>
 8008550:	3001      	adds	r0, #1
 8008552:	f040 808d 	bne.w	8008670 <_printf_float+0x1d0>
 8008556:	f04f 30ff 	mov.w	r0, #4294967295
 800855a:	b00d      	add	sp, #52	@ 0x34
 800855c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008560:	4642      	mov	r2, r8
 8008562:	464b      	mov	r3, r9
 8008564:	4640      	mov	r0, r8
 8008566:	4649      	mov	r1, r9
 8008568:	f7f8 fb00 	bl	8000b6c <__aeabi_dcmpun>
 800856c:	b140      	cbz	r0, 8008580 <_printf_float+0xe0>
 800856e:	464b      	mov	r3, r9
 8008570:	2b00      	cmp	r3, #0
 8008572:	bfbc      	itt	lt
 8008574:	232d      	movlt	r3, #45	@ 0x2d
 8008576:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800857a:	4a7e      	ldr	r2, [pc, #504]	@ (8008774 <_printf_float+0x2d4>)
 800857c:	4b7e      	ldr	r3, [pc, #504]	@ (8008778 <_printf_float+0x2d8>)
 800857e:	e7d4      	b.n	800852a <_printf_float+0x8a>
 8008580:	6863      	ldr	r3, [r4, #4]
 8008582:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008586:	9206      	str	r2, [sp, #24]
 8008588:	1c5a      	adds	r2, r3, #1
 800858a:	d13b      	bne.n	8008604 <_printf_float+0x164>
 800858c:	2306      	movs	r3, #6
 800858e:	6063      	str	r3, [r4, #4]
 8008590:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008594:	2300      	movs	r3, #0
 8008596:	6022      	str	r2, [r4, #0]
 8008598:	9303      	str	r3, [sp, #12]
 800859a:	ab0a      	add	r3, sp, #40	@ 0x28
 800859c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80085a0:	ab09      	add	r3, sp, #36	@ 0x24
 80085a2:	9300      	str	r3, [sp, #0]
 80085a4:	6861      	ldr	r1, [r4, #4]
 80085a6:	ec49 8b10 	vmov	d0, r8, r9
 80085aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80085ae:	4628      	mov	r0, r5
 80085b0:	f7ff fed6 	bl	8008360 <__cvt>
 80085b4:	9b06      	ldr	r3, [sp, #24]
 80085b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80085b8:	2b47      	cmp	r3, #71	@ 0x47
 80085ba:	4680      	mov	r8, r0
 80085bc:	d129      	bne.n	8008612 <_printf_float+0x172>
 80085be:	1cc8      	adds	r0, r1, #3
 80085c0:	db02      	blt.n	80085c8 <_printf_float+0x128>
 80085c2:	6863      	ldr	r3, [r4, #4]
 80085c4:	4299      	cmp	r1, r3
 80085c6:	dd41      	ble.n	800864c <_printf_float+0x1ac>
 80085c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80085cc:	fa5f fa8a 	uxtb.w	sl, sl
 80085d0:	3901      	subs	r1, #1
 80085d2:	4652      	mov	r2, sl
 80085d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80085d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80085da:	f7ff ff26 	bl	800842a <__exponent>
 80085de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085e0:	1813      	adds	r3, r2, r0
 80085e2:	2a01      	cmp	r2, #1
 80085e4:	4681      	mov	r9, r0
 80085e6:	6123      	str	r3, [r4, #16]
 80085e8:	dc02      	bgt.n	80085f0 <_printf_float+0x150>
 80085ea:	6822      	ldr	r2, [r4, #0]
 80085ec:	07d2      	lsls	r2, r2, #31
 80085ee:	d501      	bpl.n	80085f4 <_printf_float+0x154>
 80085f0:	3301      	adds	r3, #1
 80085f2:	6123      	str	r3, [r4, #16]
 80085f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d0a2      	beq.n	8008542 <_printf_float+0xa2>
 80085fc:	232d      	movs	r3, #45	@ 0x2d
 80085fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008602:	e79e      	b.n	8008542 <_printf_float+0xa2>
 8008604:	9a06      	ldr	r2, [sp, #24]
 8008606:	2a47      	cmp	r2, #71	@ 0x47
 8008608:	d1c2      	bne.n	8008590 <_printf_float+0xf0>
 800860a:	2b00      	cmp	r3, #0
 800860c:	d1c0      	bne.n	8008590 <_printf_float+0xf0>
 800860e:	2301      	movs	r3, #1
 8008610:	e7bd      	b.n	800858e <_printf_float+0xee>
 8008612:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008616:	d9db      	bls.n	80085d0 <_printf_float+0x130>
 8008618:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800861c:	d118      	bne.n	8008650 <_printf_float+0x1b0>
 800861e:	2900      	cmp	r1, #0
 8008620:	6863      	ldr	r3, [r4, #4]
 8008622:	dd0b      	ble.n	800863c <_printf_float+0x19c>
 8008624:	6121      	str	r1, [r4, #16]
 8008626:	b913      	cbnz	r3, 800862e <_printf_float+0x18e>
 8008628:	6822      	ldr	r2, [r4, #0]
 800862a:	07d0      	lsls	r0, r2, #31
 800862c:	d502      	bpl.n	8008634 <_printf_float+0x194>
 800862e:	3301      	adds	r3, #1
 8008630:	440b      	add	r3, r1
 8008632:	6123      	str	r3, [r4, #16]
 8008634:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008636:	f04f 0900 	mov.w	r9, #0
 800863a:	e7db      	b.n	80085f4 <_printf_float+0x154>
 800863c:	b913      	cbnz	r3, 8008644 <_printf_float+0x1a4>
 800863e:	6822      	ldr	r2, [r4, #0]
 8008640:	07d2      	lsls	r2, r2, #31
 8008642:	d501      	bpl.n	8008648 <_printf_float+0x1a8>
 8008644:	3302      	adds	r3, #2
 8008646:	e7f4      	b.n	8008632 <_printf_float+0x192>
 8008648:	2301      	movs	r3, #1
 800864a:	e7f2      	b.n	8008632 <_printf_float+0x192>
 800864c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008652:	4299      	cmp	r1, r3
 8008654:	db05      	blt.n	8008662 <_printf_float+0x1c2>
 8008656:	6823      	ldr	r3, [r4, #0]
 8008658:	6121      	str	r1, [r4, #16]
 800865a:	07d8      	lsls	r0, r3, #31
 800865c:	d5ea      	bpl.n	8008634 <_printf_float+0x194>
 800865e:	1c4b      	adds	r3, r1, #1
 8008660:	e7e7      	b.n	8008632 <_printf_float+0x192>
 8008662:	2900      	cmp	r1, #0
 8008664:	bfd4      	ite	le
 8008666:	f1c1 0202 	rsble	r2, r1, #2
 800866a:	2201      	movgt	r2, #1
 800866c:	4413      	add	r3, r2
 800866e:	e7e0      	b.n	8008632 <_printf_float+0x192>
 8008670:	6823      	ldr	r3, [r4, #0]
 8008672:	055a      	lsls	r2, r3, #21
 8008674:	d407      	bmi.n	8008686 <_printf_float+0x1e6>
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	4642      	mov	r2, r8
 800867a:	4631      	mov	r1, r6
 800867c:	4628      	mov	r0, r5
 800867e:	47b8      	blx	r7
 8008680:	3001      	adds	r0, #1
 8008682:	d12b      	bne.n	80086dc <_printf_float+0x23c>
 8008684:	e767      	b.n	8008556 <_printf_float+0xb6>
 8008686:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800868a:	f240 80dd 	bls.w	8008848 <_printf_float+0x3a8>
 800868e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008692:	2200      	movs	r2, #0
 8008694:	2300      	movs	r3, #0
 8008696:	f7f8 fa37 	bl	8000b08 <__aeabi_dcmpeq>
 800869a:	2800      	cmp	r0, #0
 800869c:	d033      	beq.n	8008706 <_printf_float+0x266>
 800869e:	4a37      	ldr	r2, [pc, #220]	@ (800877c <_printf_float+0x2dc>)
 80086a0:	2301      	movs	r3, #1
 80086a2:	4631      	mov	r1, r6
 80086a4:	4628      	mov	r0, r5
 80086a6:	47b8      	blx	r7
 80086a8:	3001      	adds	r0, #1
 80086aa:	f43f af54 	beq.w	8008556 <_printf_float+0xb6>
 80086ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80086b2:	4543      	cmp	r3, r8
 80086b4:	db02      	blt.n	80086bc <_printf_float+0x21c>
 80086b6:	6823      	ldr	r3, [r4, #0]
 80086b8:	07d8      	lsls	r0, r3, #31
 80086ba:	d50f      	bpl.n	80086dc <_printf_float+0x23c>
 80086bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086c0:	4631      	mov	r1, r6
 80086c2:	4628      	mov	r0, r5
 80086c4:	47b8      	blx	r7
 80086c6:	3001      	adds	r0, #1
 80086c8:	f43f af45 	beq.w	8008556 <_printf_float+0xb6>
 80086cc:	f04f 0900 	mov.w	r9, #0
 80086d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80086d4:	f104 0a1a 	add.w	sl, r4, #26
 80086d8:	45c8      	cmp	r8, r9
 80086da:	dc09      	bgt.n	80086f0 <_printf_float+0x250>
 80086dc:	6823      	ldr	r3, [r4, #0]
 80086de:	079b      	lsls	r3, r3, #30
 80086e0:	f100 8103 	bmi.w	80088ea <_printf_float+0x44a>
 80086e4:	68e0      	ldr	r0, [r4, #12]
 80086e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086e8:	4298      	cmp	r0, r3
 80086ea:	bfb8      	it	lt
 80086ec:	4618      	movlt	r0, r3
 80086ee:	e734      	b.n	800855a <_printf_float+0xba>
 80086f0:	2301      	movs	r3, #1
 80086f2:	4652      	mov	r2, sl
 80086f4:	4631      	mov	r1, r6
 80086f6:	4628      	mov	r0, r5
 80086f8:	47b8      	blx	r7
 80086fa:	3001      	adds	r0, #1
 80086fc:	f43f af2b 	beq.w	8008556 <_printf_float+0xb6>
 8008700:	f109 0901 	add.w	r9, r9, #1
 8008704:	e7e8      	b.n	80086d8 <_printf_float+0x238>
 8008706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008708:	2b00      	cmp	r3, #0
 800870a:	dc39      	bgt.n	8008780 <_printf_float+0x2e0>
 800870c:	4a1b      	ldr	r2, [pc, #108]	@ (800877c <_printf_float+0x2dc>)
 800870e:	2301      	movs	r3, #1
 8008710:	4631      	mov	r1, r6
 8008712:	4628      	mov	r0, r5
 8008714:	47b8      	blx	r7
 8008716:	3001      	adds	r0, #1
 8008718:	f43f af1d 	beq.w	8008556 <_printf_float+0xb6>
 800871c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008720:	ea59 0303 	orrs.w	r3, r9, r3
 8008724:	d102      	bne.n	800872c <_printf_float+0x28c>
 8008726:	6823      	ldr	r3, [r4, #0]
 8008728:	07d9      	lsls	r1, r3, #31
 800872a:	d5d7      	bpl.n	80086dc <_printf_float+0x23c>
 800872c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008730:	4631      	mov	r1, r6
 8008732:	4628      	mov	r0, r5
 8008734:	47b8      	blx	r7
 8008736:	3001      	adds	r0, #1
 8008738:	f43f af0d 	beq.w	8008556 <_printf_float+0xb6>
 800873c:	f04f 0a00 	mov.w	sl, #0
 8008740:	f104 0b1a 	add.w	fp, r4, #26
 8008744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008746:	425b      	negs	r3, r3
 8008748:	4553      	cmp	r3, sl
 800874a:	dc01      	bgt.n	8008750 <_printf_float+0x2b0>
 800874c:	464b      	mov	r3, r9
 800874e:	e793      	b.n	8008678 <_printf_float+0x1d8>
 8008750:	2301      	movs	r3, #1
 8008752:	465a      	mov	r2, fp
 8008754:	4631      	mov	r1, r6
 8008756:	4628      	mov	r0, r5
 8008758:	47b8      	blx	r7
 800875a:	3001      	adds	r0, #1
 800875c:	f43f aefb 	beq.w	8008556 <_printf_float+0xb6>
 8008760:	f10a 0a01 	add.w	sl, sl, #1
 8008764:	e7ee      	b.n	8008744 <_printf_float+0x2a4>
 8008766:	bf00      	nop
 8008768:	7fefffff 	.word	0x7fefffff
 800876c:	0800d4e0 	.word	0x0800d4e0
 8008770:	0800d4e4 	.word	0x0800d4e4
 8008774:	0800d4e8 	.word	0x0800d4e8
 8008778:	0800d4ec 	.word	0x0800d4ec
 800877c:	0800d880 	.word	0x0800d880
 8008780:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008782:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008786:	4553      	cmp	r3, sl
 8008788:	bfa8      	it	ge
 800878a:	4653      	movge	r3, sl
 800878c:	2b00      	cmp	r3, #0
 800878e:	4699      	mov	r9, r3
 8008790:	dc36      	bgt.n	8008800 <_printf_float+0x360>
 8008792:	f04f 0b00 	mov.w	fp, #0
 8008796:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800879a:	f104 021a 	add.w	r2, r4, #26
 800879e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80087a0:	9306      	str	r3, [sp, #24]
 80087a2:	eba3 0309 	sub.w	r3, r3, r9
 80087a6:	455b      	cmp	r3, fp
 80087a8:	dc31      	bgt.n	800880e <_printf_float+0x36e>
 80087aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087ac:	459a      	cmp	sl, r3
 80087ae:	dc3a      	bgt.n	8008826 <_printf_float+0x386>
 80087b0:	6823      	ldr	r3, [r4, #0]
 80087b2:	07da      	lsls	r2, r3, #31
 80087b4:	d437      	bmi.n	8008826 <_printf_float+0x386>
 80087b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087b8:	ebaa 0903 	sub.w	r9, sl, r3
 80087bc:	9b06      	ldr	r3, [sp, #24]
 80087be:	ebaa 0303 	sub.w	r3, sl, r3
 80087c2:	4599      	cmp	r9, r3
 80087c4:	bfa8      	it	ge
 80087c6:	4699      	movge	r9, r3
 80087c8:	f1b9 0f00 	cmp.w	r9, #0
 80087cc:	dc33      	bgt.n	8008836 <_printf_float+0x396>
 80087ce:	f04f 0800 	mov.w	r8, #0
 80087d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80087d6:	f104 0b1a 	add.w	fp, r4, #26
 80087da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087dc:	ebaa 0303 	sub.w	r3, sl, r3
 80087e0:	eba3 0309 	sub.w	r3, r3, r9
 80087e4:	4543      	cmp	r3, r8
 80087e6:	f77f af79 	ble.w	80086dc <_printf_float+0x23c>
 80087ea:	2301      	movs	r3, #1
 80087ec:	465a      	mov	r2, fp
 80087ee:	4631      	mov	r1, r6
 80087f0:	4628      	mov	r0, r5
 80087f2:	47b8      	blx	r7
 80087f4:	3001      	adds	r0, #1
 80087f6:	f43f aeae 	beq.w	8008556 <_printf_float+0xb6>
 80087fa:	f108 0801 	add.w	r8, r8, #1
 80087fe:	e7ec      	b.n	80087da <_printf_float+0x33a>
 8008800:	4642      	mov	r2, r8
 8008802:	4631      	mov	r1, r6
 8008804:	4628      	mov	r0, r5
 8008806:	47b8      	blx	r7
 8008808:	3001      	adds	r0, #1
 800880a:	d1c2      	bne.n	8008792 <_printf_float+0x2f2>
 800880c:	e6a3      	b.n	8008556 <_printf_float+0xb6>
 800880e:	2301      	movs	r3, #1
 8008810:	4631      	mov	r1, r6
 8008812:	4628      	mov	r0, r5
 8008814:	9206      	str	r2, [sp, #24]
 8008816:	47b8      	blx	r7
 8008818:	3001      	adds	r0, #1
 800881a:	f43f ae9c 	beq.w	8008556 <_printf_float+0xb6>
 800881e:	9a06      	ldr	r2, [sp, #24]
 8008820:	f10b 0b01 	add.w	fp, fp, #1
 8008824:	e7bb      	b.n	800879e <_printf_float+0x2fe>
 8008826:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800882a:	4631      	mov	r1, r6
 800882c:	4628      	mov	r0, r5
 800882e:	47b8      	blx	r7
 8008830:	3001      	adds	r0, #1
 8008832:	d1c0      	bne.n	80087b6 <_printf_float+0x316>
 8008834:	e68f      	b.n	8008556 <_printf_float+0xb6>
 8008836:	9a06      	ldr	r2, [sp, #24]
 8008838:	464b      	mov	r3, r9
 800883a:	4442      	add	r2, r8
 800883c:	4631      	mov	r1, r6
 800883e:	4628      	mov	r0, r5
 8008840:	47b8      	blx	r7
 8008842:	3001      	adds	r0, #1
 8008844:	d1c3      	bne.n	80087ce <_printf_float+0x32e>
 8008846:	e686      	b.n	8008556 <_printf_float+0xb6>
 8008848:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800884c:	f1ba 0f01 	cmp.w	sl, #1
 8008850:	dc01      	bgt.n	8008856 <_printf_float+0x3b6>
 8008852:	07db      	lsls	r3, r3, #31
 8008854:	d536      	bpl.n	80088c4 <_printf_float+0x424>
 8008856:	2301      	movs	r3, #1
 8008858:	4642      	mov	r2, r8
 800885a:	4631      	mov	r1, r6
 800885c:	4628      	mov	r0, r5
 800885e:	47b8      	blx	r7
 8008860:	3001      	adds	r0, #1
 8008862:	f43f ae78 	beq.w	8008556 <_printf_float+0xb6>
 8008866:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800886a:	4631      	mov	r1, r6
 800886c:	4628      	mov	r0, r5
 800886e:	47b8      	blx	r7
 8008870:	3001      	adds	r0, #1
 8008872:	f43f ae70 	beq.w	8008556 <_printf_float+0xb6>
 8008876:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800887a:	2200      	movs	r2, #0
 800887c:	2300      	movs	r3, #0
 800887e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008882:	f7f8 f941 	bl	8000b08 <__aeabi_dcmpeq>
 8008886:	b9c0      	cbnz	r0, 80088ba <_printf_float+0x41a>
 8008888:	4653      	mov	r3, sl
 800888a:	f108 0201 	add.w	r2, r8, #1
 800888e:	4631      	mov	r1, r6
 8008890:	4628      	mov	r0, r5
 8008892:	47b8      	blx	r7
 8008894:	3001      	adds	r0, #1
 8008896:	d10c      	bne.n	80088b2 <_printf_float+0x412>
 8008898:	e65d      	b.n	8008556 <_printf_float+0xb6>
 800889a:	2301      	movs	r3, #1
 800889c:	465a      	mov	r2, fp
 800889e:	4631      	mov	r1, r6
 80088a0:	4628      	mov	r0, r5
 80088a2:	47b8      	blx	r7
 80088a4:	3001      	adds	r0, #1
 80088a6:	f43f ae56 	beq.w	8008556 <_printf_float+0xb6>
 80088aa:	f108 0801 	add.w	r8, r8, #1
 80088ae:	45d0      	cmp	r8, sl
 80088b0:	dbf3      	blt.n	800889a <_printf_float+0x3fa>
 80088b2:	464b      	mov	r3, r9
 80088b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80088b8:	e6df      	b.n	800867a <_printf_float+0x1da>
 80088ba:	f04f 0800 	mov.w	r8, #0
 80088be:	f104 0b1a 	add.w	fp, r4, #26
 80088c2:	e7f4      	b.n	80088ae <_printf_float+0x40e>
 80088c4:	2301      	movs	r3, #1
 80088c6:	4642      	mov	r2, r8
 80088c8:	e7e1      	b.n	800888e <_printf_float+0x3ee>
 80088ca:	2301      	movs	r3, #1
 80088cc:	464a      	mov	r2, r9
 80088ce:	4631      	mov	r1, r6
 80088d0:	4628      	mov	r0, r5
 80088d2:	47b8      	blx	r7
 80088d4:	3001      	adds	r0, #1
 80088d6:	f43f ae3e 	beq.w	8008556 <_printf_float+0xb6>
 80088da:	f108 0801 	add.w	r8, r8, #1
 80088de:	68e3      	ldr	r3, [r4, #12]
 80088e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088e2:	1a5b      	subs	r3, r3, r1
 80088e4:	4543      	cmp	r3, r8
 80088e6:	dcf0      	bgt.n	80088ca <_printf_float+0x42a>
 80088e8:	e6fc      	b.n	80086e4 <_printf_float+0x244>
 80088ea:	f04f 0800 	mov.w	r8, #0
 80088ee:	f104 0919 	add.w	r9, r4, #25
 80088f2:	e7f4      	b.n	80088de <_printf_float+0x43e>

080088f4 <_printf_common>:
 80088f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088f8:	4616      	mov	r6, r2
 80088fa:	4698      	mov	r8, r3
 80088fc:	688a      	ldr	r2, [r1, #8]
 80088fe:	690b      	ldr	r3, [r1, #16]
 8008900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008904:	4293      	cmp	r3, r2
 8008906:	bfb8      	it	lt
 8008908:	4613      	movlt	r3, r2
 800890a:	6033      	str	r3, [r6, #0]
 800890c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008910:	4607      	mov	r7, r0
 8008912:	460c      	mov	r4, r1
 8008914:	b10a      	cbz	r2, 800891a <_printf_common+0x26>
 8008916:	3301      	adds	r3, #1
 8008918:	6033      	str	r3, [r6, #0]
 800891a:	6823      	ldr	r3, [r4, #0]
 800891c:	0699      	lsls	r1, r3, #26
 800891e:	bf42      	ittt	mi
 8008920:	6833      	ldrmi	r3, [r6, #0]
 8008922:	3302      	addmi	r3, #2
 8008924:	6033      	strmi	r3, [r6, #0]
 8008926:	6825      	ldr	r5, [r4, #0]
 8008928:	f015 0506 	ands.w	r5, r5, #6
 800892c:	d106      	bne.n	800893c <_printf_common+0x48>
 800892e:	f104 0a19 	add.w	sl, r4, #25
 8008932:	68e3      	ldr	r3, [r4, #12]
 8008934:	6832      	ldr	r2, [r6, #0]
 8008936:	1a9b      	subs	r3, r3, r2
 8008938:	42ab      	cmp	r3, r5
 800893a:	dc26      	bgt.n	800898a <_printf_common+0x96>
 800893c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008940:	6822      	ldr	r2, [r4, #0]
 8008942:	3b00      	subs	r3, #0
 8008944:	bf18      	it	ne
 8008946:	2301      	movne	r3, #1
 8008948:	0692      	lsls	r2, r2, #26
 800894a:	d42b      	bmi.n	80089a4 <_printf_common+0xb0>
 800894c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008950:	4641      	mov	r1, r8
 8008952:	4638      	mov	r0, r7
 8008954:	47c8      	blx	r9
 8008956:	3001      	adds	r0, #1
 8008958:	d01e      	beq.n	8008998 <_printf_common+0xa4>
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	6922      	ldr	r2, [r4, #16]
 800895e:	f003 0306 	and.w	r3, r3, #6
 8008962:	2b04      	cmp	r3, #4
 8008964:	bf02      	ittt	eq
 8008966:	68e5      	ldreq	r5, [r4, #12]
 8008968:	6833      	ldreq	r3, [r6, #0]
 800896a:	1aed      	subeq	r5, r5, r3
 800896c:	68a3      	ldr	r3, [r4, #8]
 800896e:	bf0c      	ite	eq
 8008970:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008974:	2500      	movne	r5, #0
 8008976:	4293      	cmp	r3, r2
 8008978:	bfc4      	itt	gt
 800897a:	1a9b      	subgt	r3, r3, r2
 800897c:	18ed      	addgt	r5, r5, r3
 800897e:	2600      	movs	r6, #0
 8008980:	341a      	adds	r4, #26
 8008982:	42b5      	cmp	r5, r6
 8008984:	d11a      	bne.n	80089bc <_printf_common+0xc8>
 8008986:	2000      	movs	r0, #0
 8008988:	e008      	b.n	800899c <_printf_common+0xa8>
 800898a:	2301      	movs	r3, #1
 800898c:	4652      	mov	r2, sl
 800898e:	4641      	mov	r1, r8
 8008990:	4638      	mov	r0, r7
 8008992:	47c8      	blx	r9
 8008994:	3001      	adds	r0, #1
 8008996:	d103      	bne.n	80089a0 <_printf_common+0xac>
 8008998:	f04f 30ff 	mov.w	r0, #4294967295
 800899c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089a0:	3501      	adds	r5, #1
 80089a2:	e7c6      	b.n	8008932 <_printf_common+0x3e>
 80089a4:	18e1      	adds	r1, r4, r3
 80089a6:	1c5a      	adds	r2, r3, #1
 80089a8:	2030      	movs	r0, #48	@ 0x30
 80089aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80089ae:	4422      	add	r2, r4
 80089b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80089b4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80089b8:	3302      	adds	r3, #2
 80089ba:	e7c7      	b.n	800894c <_printf_common+0x58>
 80089bc:	2301      	movs	r3, #1
 80089be:	4622      	mov	r2, r4
 80089c0:	4641      	mov	r1, r8
 80089c2:	4638      	mov	r0, r7
 80089c4:	47c8      	blx	r9
 80089c6:	3001      	adds	r0, #1
 80089c8:	d0e6      	beq.n	8008998 <_printf_common+0xa4>
 80089ca:	3601      	adds	r6, #1
 80089cc:	e7d9      	b.n	8008982 <_printf_common+0x8e>
	...

080089d0 <_printf_i>:
 80089d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089d4:	7e0f      	ldrb	r7, [r1, #24]
 80089d6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089d8:	2f78      	cmp	r7, #120	@ 0x78
 80089da:	4691      	mov	r9, r2
 80089dc:	4680      	mov	r8, r0
 80089de:	460c      	mov	r4, r1
 80089e0:	469a      	mov	sl, r3
 80089e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80089e6:	d807      	bhi.n	80089f8 <_printf_i+0x28>
 80089e8:	2f62      	cmp	r7, #98	@ 0x62
 80089ea:	d80a      	bhi.n	8008a02 <_printf_i+0x32>
 80089ec:	2f00      	cmp	r7, #0
 80089ee:	f000 80d2 	beq.w	8008b96 <_printf_i+0x1c6>
 80089f2:	2f58      	cmp	r7, #88	@ 0x58
 80089f4:	f000 80b9 	beq.w	8008b6a <_printf_i+0x19a>
 80089f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008a00:	e03a      	b.n	8008a78 <_printf_i+0xa8>
 8008a02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008a06:	2b15      	cmp	r3, #21
 8008a08:	d8f6      	bhi.n	80089f8 <_printf_i+0x28>
 8008a0a:	a101      	add	r1, pc, #4	@ (adr r1, 8008a10 <_printf_i+0x40>)
 8008a0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008a10:	08008a69 	.word	0x08008a69
 8008a14:	08008a7d 	.word	0x08008a7d
 8008a18:	080089f9 	.word	0x080089f9
 8008a1c:	080089f9 	.word	0x080089f9
 8008a20:	080089f9 	.word	0x080089f9
 8008a24:	080089f9 	.word	0x080089f9
 8008a28:	08008a7d 	.word	0x08008a7d
 8008a2c:	080089f9 	.word	0x080089f9
 8008a30:	080089f9 	.word	0x080089f9
 8008a34:	080089f9 	.word	0x080089f9
 8008a38:	080089f9 	.word	0x080089f9
 8008a3c:	08008b7d 	.word	0x08008b7d
 8008a40:	08008aa7 	.word	0x08008aa7
 8008a44:	08008b37 	.word	0x08008b37
 8008a48:	080089f9 	.word	0x080089f9
 8008a4c:	080089f9 	.word	0x080089f9
 8008a50:	08008b9f 	.word	0x08008b9f
 8008a54:	080089f9 	.word	0x080089f9
 8008a58:	08008aa7 	.word	0x08008aa7
 8008a5c:	080089f9 	.word	0x080089f9
 8008a60:	080089f9 	.word	0x080089f9
 8008a64:	08008b3f 	.word	0x08008b3f
 8008a68:	6833      	ldr	r3, [r6, #0]
 8008a6a:	1d1a      	adds	r2, r3, #4
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	6032      	str	r2, [r6, #0]
 8008a70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a78:	2301      	movs	r3, #1
 8008a7a:	e09d      	b.n	8008bb8 <_printf_i+0x1e8>
 8008a7c:	6833      	ldr	r3, [r6, #0]
 8008a7e:	6820      	ldr	r0, [r4, #0]
 8008a80:	1d19      	adds	r1, r3, #4
 8008a82:	6031      	str	r1, [r6, #0]
 8008a84:	0606      	lsls	r6, r0, #24
 8008a86:	d501      	bpl.n	8008a8c <_printf_i+0xbc>
 8008a88:	681d      	ldr	r5, [r3, #0]
 8008a8a:	e003      	b.n	8008a94 <_printf_i+0xc4>
 8008a8c:	0645      	lsls	r5, r0, #25
 8008a8e:	d5fb      	bpl.n	8008a88 <_printf_i+0xb8>
 8008a90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a94:	2d00      	cmp	r5, #0
 8008a96:	da03      	bge.n	8008aa0 <_printf_i+0xd0>
 8008a98:	232d      	movs	r3, #45	@ 0x2d
 8008a9a:	426d      	negs	r5, r5
 8008a9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008aa0:	4859      	ldr	r0, [pc, #356]	@ (8008c08 <_printf_i+0x238>)
 8008aa2:	230a      	movs	r3, #10
 8008aa4:	e011      	b.n	8008aca <_printf_i+0xfa>
 8008aa6:	6821      	ldr	r1, [r4, #0]
 8008aa8:	6833      	ldr	r3, [r6, #0]
 8008aaa:	0608      	lsls	r0, r1, #24
 8008aac:	f853 5b04 	ldr.w	r5, [r3], #4
 8008ab0:	d402      	bmi.n	8008ab8 <_printf_i+0xe8>
 8008ab2:	0649      	lsls	r1, r1, #25
 8008ab4:	bf48      	it	mi
 8008ab6:	b2ad      	uxthmi	r5, r5
 8008ab8:	2f6f      	cmp	r7, #111	@ 0x6f
 8008aba:	4853      	ldr	r0, [pc, #332]	@ (8008c08 <_printf_i+0x238>)
 8008abc:	6033      	str	r3, [r6, #0]
 8008abe:	bf14      	ite	ne
 8008ac0:	230a      	movne	r3, #10
 8008ac2:	2308      	moveq	r3, #8
 8008ac4:	2100      	movs	r1, #0
 8008ac6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008aca:	6866      	ldr	r6, [r4, #4]
 8008acc:	60a6      	str	r6, [r4, #8]
 8008ace:	2e00      	cmp	r6, #0
 8008ad0:	bfa2      	ittt	ge
 8008ad2:	6821      	ldrge	r1, [r4, #0]
 8008ad4:	f021 0104 	bicge.w	r1, r1, #4
 8008ad8:	6021      	strge	r1, [r4, #0]
 8008ada:	b90d      	cbnz	r5, 8008ae0 <_printf_i+0x110>
 8008adc:	2e00      	cmp	r6, #0
 8008ade:	d04b      	beq.n	8008b78 <_printf_i+0x1a8>
 8008ae0:	4616      	mov	r6, r2
 8008ae2:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ae6:	fb03 5711 	mls	r7, r3, r1, r5
 8008aea:	5dc7      	ldrb	r7, [r0, r7]
 8008aec:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008af0:	462f      	mov	r7, r5
 8008af2:	42bb      	cmp	r3, r7
 8008af4:	460d      	mov	r5, r1
 8008af6:	d9f4      	bls.n	8008ae2 <_printf_i+0x112>
 8008af8:	2b08      	cmp	r3, #8
 8008afa:	d10b      	bne.n	8008b14 <_printf_i+0x144>
 8008afc:	6823      	ldr	r3, [r4, #0]
 8008afe:	07df      	lsls	r7, r3, #31
 8008b00:	d508      	bpl.n	8008b14 <_printf_i+0x144>
 8008b02:	6923      	ldr	r3, [r4, #16]
 8008b04:	6861      	ldr	r1, [r4, #4]
 8008b06:	4299      	cmp	r1, r3
 8008b08:	bfde      	ittt	le
 8008b0a:	2330      	movle	r3, #48	@ 0x30
 8008b0c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008b10:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008b14:	1b92      	subs	r2, r2, r6
 8008b16:	6122      	str	r2, [r4, #16]
 8008b18:	f8cd a000 	str.w	sl, [sp]
 8008b1c:	464b      	mov	r3, r9
 8008b1e:	aa03      	add	r2, sp, #12
 8008b20:	4621      	mov	r1, r4
 8008b22:	4640      	mov	r0, r8
 8008b24:	f7ff fee6 	bl	80088f4 <_printf_common>
 8008b28:	3001      	adds	r0, #1
 8008b2a:	d14a      	bne.n	8008bc2 <_printf_i+0x1f2>
 8008b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b30:	b004      	add	sp, #16
 8008b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b36:	6823      	ldr	r3, [r4, #0]
 8008b38:	f043 0320 	orr.w	r3, r3, #32
 8008b3c:	6023      	str	r3, [r4, #0]
 8008b3e:	4833      	ldr	r0, [pc, #204]	@ (8008c0c <_printf_i+0x23c>)
 8008b40:	2778      	movs	r7, #120	@ 0x78
 8008b42:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b46:	6823      	ldr	r3, [r4, #0]
 8008b48:	6831      	ldr	r1, [r6, #0]
 8008b4a:	061f      	lsls	r7, r3, #24
 8008b4c:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b50:	d402      	bmi.n	8008b58 <_printf_i+0x188>
 8008b52:	065f      	lsls	r7, r3, #25
 8008b54:	bf48      	it	mi
 8008b56:	b2ad      	uxthmi	r5, r5
 8008b58:	6031      	str	r1, [r6, #0]
 8008b5a:	07d9      	lsls	r1, r3, #31
 8008b5c:	bf44      	itt	mi
 8008b5e:	f043 0320 	orrmi.w	r3, r3, #32
 8008b62:	6023      	strmi	r3, [r4, #0]
 8008b64:	b11d      	cbz	r5, 8008b6e <_printf_i+0x19e>
 8008b66:	2310      	movs	r3, #16
 8008b68:	e7ac      	b.n	8008ac4 <_printf_i+0xf4>
 8008b6a:	4827      	ldr	r0, [pc, #156]	@ (8008c08 <_printf_i+0x238>)
 8008b6c:	e7e9      	b.n	8008b42 <_printf_i+0x172>
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	f023 0320 	bic.w	r3, r3, #32
 8008b74:	6023      	str	r3, [r4, #0]
 8008b76:	e7f6      	b.n	8008b66 <_printf_i+0x196>
 8008b78:	4616      	mov	r6, r2
 8008b7a:	e7bd      	b.n	8008af8 <_printf_i+0x128>
 8008b7c:	6833      	ldr	r3, [r6, #0]
 8008b7e:	6825      	ldr	r5, [r4, #0]
 8008b80:	6961      	ldr	r1, [r4, #20]
 8008b82:	1d18      	adds	r0, r3, #4
 8008b84:	6030      	str	r0, [r6, #0]
 8008b86:	062e      	lsls	r6, r5, #24
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	d501      	bpl.n	8008b90 <_printf_i+0x1c0>
 8008b8c:	6019      	str	r1, [r3, #0]
 8008b8e:	e002      	b.n	8008b96 <_printf_i+0x1c6>
 8008b90:	0668      	lsls	r0, r5, #25
 8008b92:	d5fb      	bpl.n	8008b8c <_printf_i+0x1bc>
 8008b94:	8019      	strh	r1, [r3, #0]
 8008b96:	2300      	movs	r3, #0
 8008b98:	6123      	str	r3, [r4, #16]
 8008b9a:	4616      	mov	r6, r2
 8008b9c:	e7bc      	b.n	8008b18 <_printf_i+0x148>
 8008b9e:	6833      	ldr	r3, [r6, #0]
 8008ba0:	1d1a      	adds	r2, r3, #4
 8008ba2:	6032      	str	r2, [r6, #0]
 8008ba4:	681e      	ldr	r6, [r3, #0]
 8008ba6:	6862      	ldr	r2, [r4, #4]
 8008ba8:	2100      	movs	r1, #0
 8008baa:	4630      	mov	r0, r6
 8008bac:	f7f7 fb30 	bl	8000210 <memchr>
 8008bb0:	b108      	cbz	r0, 8008bb6 <_printf_i+0x1e6>
 8008bb2:	1b80      	subs	r0, r0, r6
 8008bb4:	6060      	str	r0, [r4, #4]
 8008bb6:	6863      	ldr	r3, [r4, #4]
 8008bb8:	6123      	str	r3, [r4, #16]
 8008bba:	2300      	movs	r3, #0
 8008bbc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008bc0:	e7aa      	b.n	8008b18 <_printf_i+0x148>
 8008bc2:	6923      	ldr	r3, [r4, #16]
 8008bc4:	4632      	mov	r2, r6
 8008bc6:	4649      	mov	r1, r9
 8008bc8:	4640      	mov	r0, r8
 8008bca:	47d0      	blx	sl
 8008bcc:	3001      	adds	r0, #1
 8008bce:	d0ad      	beq.n	8008b2c <_printf_i+0x15c>
 8008bd0:	6823      	ldr	r3, [r4, #0]
 8008bd2:	079b      	lsls	r3, r3, #30
 8008bd4:	d413      	bmi.n	8008bfe <_printf_i+0x22e>
 8008bd6:	68e0      	ldr	r0, [r4, #12]
 8008bd8:	9b03      	ldr	r3, [sp, #12]
 8008bda:	4298      	cmp	r0, r3
 8008bdc:	bfb8      	it	lt
 8008bde:	4618      	movlt	r0, r3
 8008be0:	e7a6      	b.n	8008b30 <_printf_i+0x160>
 8008be2:	2301      	movs	r3, #1
 8008be4:	4632      	mov	r2, r6
 8008be6:	4649      	mov	r1, r9
 8008be8:	4640      	mov	r0, r8
 8008bea:	47d0      	blx	sl
 8008bec:	3001      	adds	r0, #1
 8008bee:	d09d      	beq.n	8008b2c <_printf_i+0x15c>
 8008bf0:	3501      	adds	r5, #1
 8008bf2:	68e3      	ldr	r3, [r4, #12]
 8008bf4:	9903      	ldr	r1, [sp, #12]
 8008bf6:	1a5b      	subs	r3, r3, r1
 8008bf8:	42ab      	cmp	r3, r5
 8008bfa:	dcf2      	bgt.n	8008be2 <_printf_i+0x212>
 8008bfc:	e7eb      	b.n	8008bd6 <_printf_i+0x206>
 8008bfe:	2500      	movs	r5, #0
 8008c00:	f104 0619 	add.w	r6, r4, #25
 8008c04:	e7f5      	b.n	8008bf2 <_printf_i+0x222>
 8008c06:	bf00      	nop
 8008c08:	0800d4f0 	.word	0x0800d4f0
 8008c0c:	0800d501 	.word	0x0800d501

08008c10 <_scanf_float>:
 8008c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c14:	b087      	sub	sp, #28
 8008c16:	4617      	mov	r7, r2
 8008c18:	9303      	str	r3, [sp, #12]
 8008c1a:	688b      	ldr	r3, [r1, #8]
 8008c1c:	1e5a      	subs	r2, r3, #1
 8008c1e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008c22:	bf81      	itttt	hi
 8008c24:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008c28:	eb03 0b05 	addhi.w	fp, r3, r5
 8008c2c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008c30:	608b      	strhi	r3, [r1, #8]
 8008c32:	680b      	ldr	r3, [r1, #0]
 8008c34:	460a      	mov	r2, r1
 8008c36:	f04f 0500 	mov.w	r5, #0
 8008c3a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8008c3e:	f842 3b1c 	str.w	r3, [r2], #28
 8008c42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8008c46:	4680      	mov	r8, r0
 8008c48:	460c      	mov	r4, r1
 8008c4a:	bf98      	it	ls
 8008c4c:	f04f 0b00 	movls.w	fp, #0
 8008c50:	9201      	str	r2, [sp, #4]
 8008c52:	4616      	mov	r6, r2
 8008c54:	46aa      	mov	sl, r5
 8008c56:	46a9      	mov	r9, r5
 8008c58:	9502      	str	r5, [sp, #8]
 8008c5a:	68a2      	ldr	r2, [r4, #8]
 8008c5c:	b152      	cbz	r2, 8008c74 <_scanf_float+0x64>
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	2b4e      	cmp	r3, #78	@ 0x4e
 8008c64:	d864      	bhi.n	8008d30 <_scanf_float+0x120>
 8008c66:	2b40      	cmp	r3, #64	@ 0x40
 8008c68:	d83c      	bhi.n	8008ce4 <_scanf_float+0xd4>
 8008c6a:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008c6e:	b2c8      	uxtb	r0, r1
 8008c70:	280e      	cmp	r0, #14
 8008c72:	d93a      	bls.n	8008cea <_scanf_float+0xda>
 8008c74:	f1b9 0f00 	cmp.w	r9, #0
 8008c78:	d003      	beq.n	8008c82 <_scanf_float+0x72>
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008c80:	6023      	str	r3, [r4, #0]
 8008c82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c86:	f1ba 0f01 	cmp.w	sl, #1
 8008c8a:	f200 8117 	bhi.w	8008ebc <_scanf_float+0x2ac>
 8008c8e:	9b01      	ldr	r3, [sp, #4]
 8008c90:	429e      	cmp	r6, r3
 8008c92:	f200 8108 	bhi.w	8008ea6 <_scanf_float+0x296>
 8008c96:	2001      	movs	r0, #1
 8008c98:	b007      	add	sp, #28
 8008c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c9e:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008ca2:	2a0d      	cmp	r2, #13
 8008ca4:	d8e6      	bhi.n	8008c74 <_scanf_float+0x64>
 8008ca6:	a101      	add	r1, pc, #4	@ (adr r1, 8008cac <_scanf_float+0x9c>)
 8008ca8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008cac:	08008df3 	.word	0x08008df3
 8008cb0:	08008c75 	.word	0x08008c75
 8008cb4:	08008c75 	.word	0x08008c75
 8008cb8:	08008c75 	.word	0x08008c75
 8008cbc:	08008e53 	.word	0x08008e53
 8008cc0:	08008e2b 	.word	0x08008e2b
 8008cc4:	08008c75 	.word	0x08008c75
 8008cc8:	08008c75 	.word	0x08008c75
 8008ccc:	08008e01 	.word	0x08008e01
 8008cd0:	08008c75 	.word	0x08008c75
 8008cd4:	08008c75 	.word	0x08008c75
 8008cd8:	08008c75 	.word	0x08008c75
 8008cdc:	08008c75 	.word	0x08008c75
 8008ce0:	08008db9 	.word	0x08008db9
 8008ce4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8008ce8:	e7db      	b.n	8008ca2 <_scanf_float+0x92>
 8008cea:	290e      	cmp	r1, #14
 8008cec:	d8c2      	bhi.n	8008c74 <_scanf_float+0x64>
 8008cee:	a001      	add	r0, pc, #4	@ (adr r0, 8008cf4 <_scanf_float+0xe4>)
 8008cf0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008cf4:	08008da9 	.word	0x08008da9
 8008cf8:	08008c75 	.word	0x08008c75
 8008cfc:	08008da9 	.word	0x08008da9
 8008d00:	08008e3f 	.word	0x08008e3f
 8008d04:	08008c75 	.word	0x08008c75
 8008d08:	08008d51 	.word	0x08008d51
 8008d0c:	08008d8f 	.word	0x08008d8f
 8008d10:	08008d8f 	.word	0x08008d8f
 8008d14:	08008d8f 	.word	0x08008d8f
 8008d18:	08008d8f 	.word	0x08008d8f
 8008d1c:	08008d8f 	.word	0x08008d8f
 8008d20:	08008d8f 	.word	0x08008d8f
 8008d24:	08008d8f 	.word	0x08008d8f
 8008d28:	08008d8f 	.word	0x08008d8f
 8008d2c:	08008d8f 	.word	0x08008d8f
 8008d30:	2b6e      	cmp	r3, #110	@ 0x6e
 8008d32:	d809      	bhi.n	8008d48 <_scanf_float+0x138>
 8008d34:	2b60      	cmp	r3, #96	@ 0x60
 8008d36:	d8b2      	bhi.n	8008c9e <_scanf_float+0x8e>
 8008d38:	2b54      	cmp	r3, #84	@ 0x54
 8008d3a:	d07b      	beq.n	8008e34 <_scanf_float+0x224>
 8008d3c:	2b59      	cmp	r3, #89	@ 0x59
 8008d3e:	d199      	bne.n	8008c74 <_scanf_float+0x64>
 8008d40:	2d07      	cmp	r5, #7
 8008d42:	d197      	bne.n	8008c74 <_scanf_float+0x64>
 8008d44:	2508      	movs	r5, #8
 8008d46:	e02c      	b.n	8008da2 <_scanf_float+0x192>
 8008d48:	2b74      	cmp	r3, #116	@ 0x74
 8008d4a:	d073      	beq.n	8008e34 <_scanf_float+0x224>
 8008d4c:	2b79      	cmp	r3, #121	@ 0x79
 8008d4e:	e7f6      	b.n	8008d3e <_scanf_float+0x12e>
 8008d50:	6821      	ldr	r1, [r4, #0]
 8008d52:	05c8      	lsls	r0, r1, #23
 8008d54:	d51b      	bpl.n	8008d8e <_scanf_float+0x17e>
 8008d56:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8008d5a:	6021      	str	r1, [r4, #0]
 8008d5c:	f109 0901 	add.w	r9, r9, #1
 8008d60:	f1bb 0f00 	cmp.w	fp, #0
 8008d64:	d003      	beq.n	8008d6e <_scanf_float+0x15e>
 8008d66:	3201      	adds	r2, #1
 8008d68:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008d6c:	60a2      	str	r2, [r4, #8]
 8008d6e:	68a3      	ldr	r3, [r4, #8]
 8008d70:	3b01      	subs	r3, #1
 8008d72:	60a3      	str	r3, [r4, #8]
 8008d74:	6923      	ldr	r3, [r4, #16]
 8008d76:	3301      	adds	r3, #1
 8008d78:	6123      	str	r3, [r4, #16]
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	607b      	str	r3, [r7, #4]
 8008d82:	f340 8087 	ble.w	8008e94 <_scanf_float+0x284>
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	3301      	adds	r3, #1
 8008d8a:	603b      	str	r3, [r7, #0]
 8008d8c:	e765      	b.n	8008c5a <_scanf_float+0x4a>
 8008d8e:	eb1a 0105 	adds.w	r1, sl, r5
 8008d92:	f47f af6f 	bne.w	8008c74 <_scanf_float+0x64>
 8008d96:	6822      	ldr	r2, [r4, #0]
 8008d98:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008d9c:	6022      	str	r2, [r4, #0]
 8008d9e:	460d      	mov	r5, r1
 8008da0:	468a      	mov	sl, r1
 8008da2:	f806 3b01 	strb.w	r3, [r6], #1
 8008da6:	e7e2      	b.n	8008d6e <_scanf_float+0x15e>
 8008da8:	6822      	ldr	r2, [r4, #0]
 8008daa:	0610      	lsls	r0, r2, #24
 8008dac:	f57f af62 	bpl.w	8008c74 <_scanf_float+0x64>
 8008db0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008db4:	6022      	str	r2, [r4, #0]
 8008db6:	e7f4      	b.n	8008da2 <_scanf_float+0x192>
 8008db8:	f1ba 0f00 	cmp.w	sl, #0
 8008dbc:	d10e      	bne.n	8008ddc <_scanf_float+0x1cc>
 8008dbe:	f1b9 0f00 	cmp.w	r9, #0
 8008dc2:	d10e      	bne.n	8008de2 <_scanf_float+0x1d2>
 8008dc4:	6822      	ldr	r2, [r4, #0]
 8008dc6:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008dca:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008dce:	d108      	bne.n	8008de2 <_scanf_float+0x1d2>
 8008dd0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008dd4:	6022      	str	r2, [r4, #0]
 8008dd6:	f04f 0a01 	mov.w	sl, #1
 8008dda:	e7e2      	b.n	8008da2 <_scanf_float+0x192>
 8008ddc:	f1ba 0f02 	cmp.w	sl, #2
 8008de0:	d055      	beq.n	8008e8e <_scanf_float+0x27e>
 8008de2:	2d01      	cmp	r5, #1
 8008de4:	d002      	beq.n	8008dec <_scanf_float+0x1dc>
 8008de6:	2d04      	cmp	r5, #4
 8008de8:	f47f af44 	bne.w	8008c74 <_scanf_float+0x64>
 8008dec:	3501      	adds	r5, #1
 8008dee:	b2ed      	uxtb	r5, r5
 8008df0:	e7d7      	b.n	8008da2 <_scanf_float+0x192>
 8008df2:	f1ba 0f01 	cmp.w	sl, #1
 8008df6:	f47f af3d 	bne.w	8008c74 <_scanf_float+0x64>
 8008dfa:	f04f 0a02 	mov.w	sl, #2
 8008dfe:	e7d0      	b.n	8008da2 <_scanf_float+0x192>
 8008e00:	b97d      	cbnz	r5, 8008e22 <_scanf_float+0x212>
 8008e02:	f1b9 0f00 	cmp.w	r9, #0
 8008e06:	f47f af38 	bne.w	8008c7a <_scanf_float+0x6a>
 8008e0a:	6822      	ldr	r2, [r4, #0]
 8008e0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008e10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008e14:	f040 8108 	bne.w	8009028 <_scanf_float+0x418>
 8008e18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008e1c:	6022      	str	r2, [r4, #0]
 8008e1e:	2501      	movs	r5, #1
 8008e20:	e7bf      	b.n	8008da2 <_scanf_float+0x192>
 8008e22:	2d03      	cmp	r5, #3
 8008e24:	d0e2      	beq.n	8008dec <_scanf_float+0x1dc>
 8008e26:	2d05      	cmp	r5, #5
 8008e28:	e7de      	b.n	8008de8 <_scanf_float+0x1d8>
 8008e2a:	2d02      	cmp	r5, #2
 8008e2c:	f47f af22 	bne.w	8008c74 <_scanf_float+0x64>
 8008e30:	2503      	movs	r5, #3
 8008e32:	e7b6      	b.n	8008da2 <_scanf_float+0x192>
 8008e34:	2d06      	cmp	r5, #6
 8008e36:	f47f af1d 	bne.w	8008c74 <_scanf_float+0x64>
 8008e3a:	2507      	movs	r5, #7
 8008e3c:	e7b1      	b.n	8008da2 <_scanf_float+0x192>
 8008e3e:	6822      	ldr	r2, [r4, #0]
 8008e40:	0591      	lsls	r1, r2, #22
 8008e42:	f57f af17 	bpl.w	8008c74 <_scanf_float+0x64>
 8008e46:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8008e4a:	6022      	str	r2, [r4, #0]
 8008e4c:	f8cd 9008 	str.w	r9, [sp, #8]
 8008e50:	e7a7      	b.n	8008da2 <_scanf_float+0x192>
 8008e52:	6822      	ldr	r2, [r4, #0]
 8008e54:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8008e58:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8008e5c:	d006      	beq.n	8008e6c <_scanf_float+0x25c>
 8008e5e:	0550      	lsls	r0, r2, #21
 8008e60:	f57f af08 	bpl.w	8008c74 <_scanf_float+0x64>
 8008e64:	f1b9 0f00 	cmp.w	r9, #0
 8008e68:	f000 80de 	beq.w	8009028 <_scanf_float+0x418>
 8008e6c:	0591      	lsls	r1, r2, #22
 8008e6e:	bf58      	it	pl
 8008e70:	9902      	ldrpl	r1, [sp, #8]
 8008e72:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008e76:	bf58      	it	pl
 8008e78:	eba9 0101 	subpl.w	r1, r9, r1
 8008e7c:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8008e80:	bf58      	it	pl
 8008e82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008e86:	6022      	str	r2, [r4, #0]
 8008e88:	f04f 0900 	mov.w	r9, #0
 8008e8c:	e789      	b.n	8008da2 <_scanf_float+0x192>
 8008e8e:	f04f 0a03 	mov.w	sl, #3
 8008e92:	e786      	b.n	8008da2 <_scanf_float+0x192>
 8008e94:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008e98:	4639      	mov	r1, r7
 8008e9a:	4640      	mov	r0, r8
 8008e9c:	4798      	blx	r3
 8008e9e:	2800      	cmp	r0, #0
 8008ea0:	f43f aedb 	beq.w	8008c5a <_scanf_float+0x4a>
 8008ea4:	e6e6      	b.n	8008c74 <_scanf_float+0x64>
 8008ea6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008eaa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008eae:	463a      	mov	r2, r7
 8008eb0:	4640      	mov	r0, r8
 8008eb2:	4798      	blx	r3
 8008eb4:	6923      	ldr	r3, [r4, #16]
 8008eb6:	3b01      	subs	r3, #1
 8008eb8:	6123      	str	r3, [r4, #16]
 8008eba:	e6e8      	b.n	8008c8e <_scanf_float+0x7e>
 8008ebc:	1e6b      	subs	r3, r5, #1
 8008ebe:	2b06      	cmp	r3, #6
 8008ec0:	d824      	bhi.n	8008f0c <_scanf_float+0x2fc>
 8008ec2:	2d02      	cmp	r5, #2
 8008ec4:	d836      	bhi.n	8008f34 <_scanf_float+0x324>
 8008ec6:	9b01      	ldr	r3, [sp, #4]
 8008ec8:	429e      	cmp	r6, r3
 8008eca:	f67f aee4 	bls.w	8008c96 <_scanf_float+0x86>
 8008ece:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ed2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008ed6:	463a      	mov	r2, r7
 8008ed8:	4640      	mov	r0, r8
 8008eda:	4798      	blx	r3
 8008edc:	6923      	ldr	r3, [r4, #16]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	6123      	str	r3, [r4, #16]
 8008ee2:	e7f0      	b.n	8008ec6 <_scanf_float+0x2b6>
 8008ee4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008ee8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008eec:	463a      	mov	r2, r7
 8008eee:	4640      	mov	r0, r8
 8008ef0:	4798      	blx	r3
 8008ef2:	6923      	ldr	r3, [r4, #16]
 8008ef4:	3b01      	subs	r3, #1
 8008ef6:	6123      	str	r3, [r4, #16]
 8008ef8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008efc:	fa5f fa8a 	uxtb.w	sl, sl
 8008f00:	f1ba 0f02 	cmp.w	sl, #2
 8008f04:	d1ee      	bne.n	8008ee4 <_scanf_float+0x2d4>
 8008f06:	3d03      	subs	r5, #3
 8008f08:	b2ed      	uxtb	r5, r5
 8008f0a:	1b76      	subs	r6, r6, r5
 8008f0c:	6823      	ldr	r3, [r4, #0]
 8008f0e:	05da      	lsls	r2, r3, #23
 8008f10:	d530      	bpl.n	8008f74 <_scanf_float+0x364>
 8008f12:	055b      	lsls	r3, r3, #21
 8008f14:	d511      	bpl.n	8008f3a <_scanf_float+0x32a>
 8008f16:	9b01      	ldr	r3, [sp, #4]
 8008f18:	429e      	cmp	r6, r3
 8008f1a:	f67f aebc 	bls.w	8008c96 <_scanf_float+0x86>
 8008f1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008f26:	463a      	mov	r2, r7
 8008f28:	4640      	mov	r0, r8
 8008f2a:	4798      	blx	r3
 8008f2c:	6923      	ldr	r3, [r4, #16]
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	6123      	str	r3, [r4, #16]
 8008f32:	e7f0      	b.n	8008f16 <_scanf_float+0x306>
 8008f34:	46aa      	mov	sl, r5
 8008f36:	46b3      	mov	fp, r6
 8008f38:	e7de      	b.n	8008ef8 <_scanf_float+0x2e8>
 8008f3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008f3e:	6923      	ldr	r3, [r4, #16]
 8008f40:	2965      	cmp	r1, #101	@ 0x65
 8008f42:	f103 33ff 	add.w	r3, r3, #4294967295
 8008f46:	f106 35ff 	add.w	r5, r6, #4294967295
 8008f4a:	6123      	str	r3, [r4, #16]
 8008f4c:	d00c      	beq.n	8008f68 <_scanf_float+0x358>
 8008f4e:	2945      	cmp	r1, #69	@ 0x45
 8008f50:	d00a      	beq.n	8008f68 <_scanf_float+0x358>
 8008f52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f56:	463a      	mov	r2, r7
 8008f58:	4640      	mov	r0, r8
 8008f5a:	4798      	blx	r3
 8008f5c:	6923      	ldr	r3, [r4, #16]
 8008f5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008f62:	3b01      	subs	r3, #1
 8008f64:	1eb5      	subs	r5, r6, #2
 8008f66:	6123      	str	r3, [r4, #16]
 8008f68:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008f6c:	463a      	mov	r2, r7
 8008f6e:	4640      	mov	r0, r8
 8008f70:	4798      	blx	r3
 8008f72:	462e      	mov	r6, r5
 8008f74:	6822      	ldr	r2, [r4, #0]
 8008f76:	f012 0210 	ands.w	r2, r2, #16
 8008f7a:	d001      	beq.n	8008f80 <_scanf_float+0x370>
 8008f7c:	2000      	movs	r0, #0
 8008f7e:	e68b      	b.n	8008c98 <_scanf_float+0x88>
 8008f80:	7032      	strb	r2, [r6, #0]
 8008f82:	6823      	ldr	r3, [r4, #0]
 8008f84:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f8c:	d11c      	bne.n	8008fc8 <_scanf_float+0x3b8>
 8008f8e:	9b02      	ldr	r3, [sp, #8]
 8008f90:	454b      	cmp	r3, r9
 8008f92:	eba3 0209 	sub.w	r2, r3, r9
 8008f96:	d123      	bne.n	8008fe0 <_scanf_float+0x3d0>
 8008f98:	9901      	ldr	r1, [sp, #4]
 8008f9a:	2200      	movs	r2, #0
 8008f9c:	4640      	mov	r0, r8
 8008f9e:	f002 fd3b 	bl	800ba18 <_strtod_r>
 8008fa2:	9b03      	ldr	r3, [sp, #12]
 8008fa4:	6821      	ldr	r1, [r4, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	f011 0f02 	tst.w	r1, #2
 8008fac:	ec57 6b10 	vmov	r6, r7, d0
 8008fb0:	f103 0204 	add.w	r2, r3, #4
 8008fb4:	d01f      	beq.n	8008ff6 <_scanf_float+0x3e6>
 8008fb6:	9903      	ldr	r1, [sp, #12]
 8008fb8:	600a      	str	r2, [r1, #0]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	e9c3 6700 	strd	r6, r7, [r3]
 8008fc0:	68e3      	ldr	r3, [r4, #12]
 8008fc2:	3301      	adds	r3, #1
 8008fc4:	60e3      	str	r3, [r4, #12]
 8008fc6:	e7d9      	b.n	8008f7c <_scanf_float+0x36c>
 8008fc8:	9b04      	ldr	r3, [sp, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d0e4      	beq.n	8008f98 <_scanf_float+0x388>
 8008fce:	9905      	ldr	r1, [sp, #20]
 8008fd0:	230a      	movs	r3, #10
 8008fd2:	3101      	adds	r1, #1
 8008fd4:	4640      	mov	r0, r8
 8008fd6:	f002 fd9f 	bl	800bb18 <_strtol_r>
 8008fda:	9b04      	ldr	r3, [sp, #16]
 8008fdc:	9e05      	ldr	r6, [sp, #20]
 8008fde:	1ac2      	subs	r2, r0, r3
 8008fe0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008fe4:	429e      	cmp	r6, r3
 8008fe6:	bf28      	it	cs
 8008fe8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8008fec:	4910      	ldr	r1, [pc, #64]	@ (8009030 <_scanf_float+0x420>)
 8008fee:	4630      	mov	r0, r6
 8008ff0:	f000 f954 	bl	800929c <siprintf>
 8008ff4:	e7d0      	b.n	8008f98 <_scanf_float+0x388>
 8008ff6:	f011 0f04 	tst.w	r1, #4
 8008ffa:	9903      	ldr	r1, [sp, #12]
 8008ffc:	600a      	str	r2, [r1, #0]
 8008ffe:	d1dc      	bne.n	8008fba <_scanf_float+0x3aa>
 8009000:	681d      	ldr	r5, [r3, #0]
 8009002:	4632      	mov	r2, r6
 8009004:	463b      	mov	r3, r7
 8009006:	4630      	mov	r0, r6
 8009008:	4639      	mov	r1, r7
 800900a:	f7f7 fdaf 	bl	8000b6c <__aeabi_dcmpun>
 800900e:	b128      	cbz	r0, 800901c <_scanf_float+0x40c>
 8009010:	4808      	ldr	r0, [pc, #32]	@ (8009034 <_scanf_float+0x424>)
 8009012:	f000 faf9 	bl	8009608 <nanf>
 8009016:	ed85 0a00 	vstr	s0, [r5]
 800901a:	e7d1      	b.n	8008fc0 <_scanf_float+0x3b0>
 800901c:	4630      	mov	r0, r6
 800901e:	4639      	mov	r1, r7
 8009020:	f7f7 fe02 	bl	8000c28 <__aeabi_d2f>
 8009024:	6028      	str	r0, [r5, #0]
 8009026:	e7cb      	b.n	8008fc0 <_scanf_float+0x3b0>
 8009028:	f04f 0900 	mov.w	r9, #0
 800902c:	e629      	b.n	8008c82 <_scanf_float+0x72>
 800902e:	bf00      	nop
 8009030:	0800d512 	.word	0x0800d512
 8009034:	0800d8c8 	.word	0x0800d8c8

08009038 <std>:
 8009038:	2300      	movs	r3, #0
 800903a:	b510      	push	{r4, lr}
 800903c:	4604      	mov	r4, r0
 800903e:	e9c0 3300 	strd	r3, r3, [r0]
 8009042:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009046:	6083      	str	r3, [r0, #8]
 8009048:	8181      	strh	r1, [r0, #12]
 800904a:	6643      	str	r3, [r0, #100]	@ 0x64
 800904c:	81c2      	strh	r2, [r0, #14]
 800904e:	6183      	str	r3, [r0, #24]
 8009050:	4619      	mov	r1, r3
 8009052:	2208      	movs	r2, #8
 8009054:	305c      	adds	r0, #92	@ 0x5c
 8009056:	f000 fa45 	bl	80094e4 <memset>
 800905a:	4b0d      	ldr	r3, [pc, #52]	@ (8009090 <std+0x58>)
 800905c:	6263      	str	r3, [r4, #36]	@ 0x24
 800905e:	4b0d      	ldr	r3, [pc, #52]	@ (8009094 <std+0x5c>)
 8009060:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009062:	4b0d      	ldr	r3, [pc, #52]	@ (8009098 <std+0x60>)
 8009064:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009066:	4b0d      	ldr	r3, [pc, #52]	@ (800909c <std+0x64>)
 8009068:	6323      	str	r3, [r4, #48]	@ 0x30
 800906a:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <std+0x68>)
 800906c:	6224      	str	r4, [r4, #32]
 800906e:	429c      	cmp	r4, r3
 8009070:	d006      	beq.n	8009080 <std+0x48>
 8009072:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009076:	4294      	cmp	r4, r2
 8009078:	d002      	beq.n	8009080 <std+0x48>
 800907a:	33d0      	adds	r3, #208	@ 0xd0
 800907c:	429c      	cmp	r4, r3
 800907e:	d105      	bne.n	800908c <std+0x54>
 8009080:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009084:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009088:	f000 baba 	b.w	8009600 <__retarget_lock_init_recursive>
 800908c:	bd10      	pop	{r4, pc}
 800908e:	bf00      	nop
 8009090:	08009331 	.word	0x08009331
 8009094:	08009357 	.word	0x08009357
 8009098:	0800938f 	.word	0x0800938f
 800909c:	080093b3 	.word	0x080093b3
 80090a0:	200004a4 	.word	0x200004a4

080090a4 <stdio_exit_handler>:
 80090a4:	4a02      	ldr	r2, [pc, #8]	@ (80090b0 <stdio_exit_handler+0xc>)
 80090a6:	4903      	ldr	r1, [pc, #12]	@ (80090b4 <stdio_exit_handler+0x10>)
 80090a8:	4803      	ldr	r0, [pc, #12]	@ (80090b8 <stdio_exit_handler+0x14>)
 80090aa:	f000 b869 	b.w	8009180 <_fwalk_sglue>
 80090ae:	bf00      	nop
 80090b0:	20000084 	.word	0x20000084
 80090b4:	0800c78d 	.word	0x0800c78d
 80090b8:	20000094 	.word	0x20000094

080090bc <cleanup_stdio>:
 80090bc:	6841      	ldr	r1, [r0, #4]
 80090be:	4b0c      	ldr	r3, [pc, #48]	@ (80090f0 <cleanup_stdio+0x34>)
 80090c0:	4299      	cmp	r1, r3
 80090c2:	b510      	push	{r4, lr}
 80090c4:	4604      	mov	r4, r0
 80090c6:	d001      	beq.n	80090cc <cleanup_stdio+0x10>
 80090c8:	f003 fb60 	bl	800c78c <_fflush_r>
 80090cc:	68a1      	ldr	r1, [r4, #8]
 80090ce:	4b09      	ldr	r3, [pc, #36]	@ (80090f4 <cleanup_stdio+0x38>)
 80090d0:	4299      	cmp	r1, r3
 80090d2:	d002      	beq.n	80090da <cleanup_stdio+0x1e>
 80090d4:	4620      	mov	r0, r4
 80090d6:	f003 fb59 	bl	800c78c <_fflush_r>
 80090da:	68e1      	ldr	r1, [r4, #12]
 80090dc:	4b06      	ldr	r3, [pc, #24]	@ (80090f8 <cleanup_stdio+0x3c>)
 80090de:	4299      	cmp	r1, r3
 80090e0:	d004      	beq.n	80090ec <cleanup_stdio+0x30>
 80090e2:	4620      	mov	r0, r4
 80090e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80090e8:	f003 bb50 	b.w	800c78c <_fflush_r>
 80090ec:	bd10      	pop	{r4, pc}
 80090ee:	bf00      	nop
 80090f0:	200004a4 	.word	0x200004a4
 80090f4:	2000050c 	.word	0x2000050c
 80090f8:	20000574 	.word	0x20000574

080090fc <global_stdio_init.part.0>:
 80090fc:	b510      	push	{r4, lr}
 80090fe:	4b0b      	ldr	r3, [pc, #44]	@ (800912c <global_stdio_init.part.0+0x30>)
 8009100:	4c0b      	ldr	r4, [pc, #44]	@ (8009130 <global_stdio_init.part.0+0x34>)
 8009102:	4a0c      	ldr	r2, [pc, #48]	@ (8009134 <global_stdio_init.part.0+0x38>)
 8009104:	601a      	str	r2, [r3, #0]
 8009106:	4620      	mov	r0, r4
 8009108:	2200      	movs	r2, #0
 800910a:	2104      	movs	r1, #4
 800910c:	f7ff ff94 	bl	8009038 <std>
 8009110:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009114:	2201      	movs	r2, #1
 8009116:	2109      	movs	r1, #9
 8009118:	f7ff ff8e 	bl	8009038 <std>
 800911c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009120:	2202      	movs	r2, #2
 8009122:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009126:	2112      	movs	r1, #18
 8009128:	f7ff bf86 	b.w	8009038 <std>
 800912c:	200005dc 	.word	0x200005dc
 8009130:	200004a4 	.word	0x200004a4
 8009134:	080090a5 	.word	0x080090a5

08009138 <__sfp_lock_acquire>:
 8009138:	4801      	ldr	r0, [pc, #4]	@ (8009140 <__sfp_lock_acquire+0x8>)
 800913a:	f000 ba62 	b.w	8009602 <__retarget_lock_acquire_recursive>
 800913e:	bf00      	nop
 8009140:	200005e5 	.word	0x200005e5

08009144 <__sfp_lock_release>:
 8009144:	4801      	ldr	r0, [pc, #4]	@ (800914c <__sfp_lock_release+0x8>)
 8009146:	f000 ba5d 	b.w	8009604 <__retarget_lock_release_recursive>
 800914a:	bf00      	nop
 800914c:	200005e5 	.word	0x200005e5

08009150 <__sinit>:
 8009150:	b510      	push	{r4, lr}
 8009152:	4604      	mov	r4, r0
 8009154:	f7ff fff0 	bl	8009138 <__sfp_lock_acquire>
 8009158:	6a23      	ldr	r3, [r4, #32]
 800915a:	b11b      	cbz	r3, 8009164 <__sinit+0x14>
 800915c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009160:	f7ff bff0 	b.w	8009144 <__sfp_lock_release>
 8009164:	4b04      	ldr	r3, [pc, #16]	@ (8009178 <__sinit+0x28>)
 8009166:	6223      	str	r3, [r4, #32]
 8009168:	4b04      	ldr	r3, [pc, #16]	@ (800917c <__sinit+0x2c>)
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d1f5      	bne.n	800915c <__sinit+0xc>
 8009170:	f7ff ffc4 	bl	80090fc <global_stdio_init.part.0>
 8009174:	e7f2      	b.n	800915c <__sinit+0xc>
 8009176:	bf00      	nop
 8009178:	080090bd 	.word	0x080090bd
 800917c:	200005dc 	.word	0x200005dc

08009180 <_fwalk_sglue>:
 8009180:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009184:	4607      	mov	r7, r0
 8009186:	4688      	mov	r8, r1
 8009188:	4614      	mov	r4, r2
 800918a:	2600      	movs	r6, #0
 800918c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009190:	f1b9 0901 	subs.w	r9, r9, #1
 8009194:	d505      	bpl.n	80091a2 <_fwalk_sglue+0x22>
 8009196:	6824      	ldr	r4, [r4, #0]
 8009198:	2c00      	cmp	r4, #0
 800919a:	d1f7      	bne.n	800918c <_fwalk_sglue+0xc>
 800919c:	4630      	mov	r0, r6
 800919e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091a2:	89ab      	ldrh	r3, [r5, #12]
 80091a4:	2b01      	cmp	r3, #1
 80091a6:	d907      	bls.n	80091b8 <_fwalk_sglue+0x38>
 80091a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091ac:	3301      	adds	r3, #1
 80091ae:	d003      	beq.n	80091b8 <_fwalk_sglue+0x38>
 80091b0:	4629      	mov	r1, r5
 80091b2:	4638      	mov	r0, r7
 80091b4:	47c0      	blx	r8
 80091b6:	4306      	orrs	r6, r0
 80091b8:	3568      	adds	r5, #104	@ 0x68
 80091ba:	e7e9      	b.n	8009190 <_fwalk_sglue+0x10>

080091bc <iprintf>:
 80091bc:	b40f      	push	{r0, r1, r2, r3}
 80091be:	b507      	push	{r0, r1, r2, lr}
 80091c0:	4906      	ldr	r1, [pc, #24]	@ (80091dc <iprintf+0x20>)
 80091c2:	ab04      	add	r3, sp, #16
 80091c4:	6808      	ldr	r0, [r1, #0]
 80091c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80091ca:	6881      	ldr	r1, [r0, #8]
 80091cc:	9301      	str	r3, [sp, #4]
 80091ce:	f002 fff3 	bl	800c1b8 <_vfiprintf_r>
 80091d2:	b003      	add	sp, #12
 80091d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80091d8:	b004      	add	sp, #16
 80091da:	4770      	bx	lr
 80091dc:	20000090 	.word	0x20000090

080091e0 <_puts_r>:
 80091e0:	6a03      	ldr	r3, [r0, #32]
 80091e2:	b570      	push	{r4, r5, r6, lr}
 80091e4:	6884      	ldr	r4, [r0, #8]
 80091e6:	4605      	mov	r5, r0
 80091e8:	460e      	mov	r6, r1
 80091ea:	b90b      	cbnz	r3, 80091f0 <_puts_r+0x10>
 80091ec:	f7ff ffb0 	bl	8009150 <__sinit>
 80091f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80091f2:	07db      	lsls	r3, r3, #31
 80091f4:	d405      	bmi.n	8009202 <_puts_r+0x22>
 80091f6:	89a3      	ldrh	r3, [r4, #12]
 80091f8:	0598      	lsls	r0, r3, #22
 80091fa:	d402      	bmi.n	8009202 <_puts_r+0x22>
 80091fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80091fe:	f000 fa00 	bl	8009602 <__retarget_lock_acquire_recursive>
 8009202:	89a3      	ldrh	r3, [r4, #12]
 8009204:	0719      	lsls	r1, r3, #28
 8009206:	d502      	bpl.n	800920e <_puts_r+0x2e>
 8009208:	6923      	ldr	r3, [r4, #16]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d135      	bne.n	800927a <_puts_r+0x9a>
 800920e:	4621      	mov	r1, r4
 8009210:	4628      	mov	r0, r5
 8009212:	f000 f911 	bl	8009438 <__swsetup_r>
 8009216:	b380      	cbz	r0, 800927a <_puts_r+0x9a>
 8009218:	f04f 35ff 	mov.w	r5, #4294967295
 800921c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800921e:	07da      	lsls	r2, r3, #31
 8009220:	d405      	bmi.n	800922e <_puts_r+0x4e>
 8009222:	89a3      	ldrh	r3, [r4, #12]
 8009224:	059b      	lsls	r3, r3, #22
 8009226:	d402      	bmi.n	800922e <_puts_r+0x4e>
 8009228:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800922a:	f000 f9eb 	bl	8009604 <__retarget_lock_release_recursive>
 800922e:	4628      	mov	r0, r5
 8009230:	bd70      	pop	{r4, r5, r6, pc}
 8009232:	2b00      	cmp	r3, #0
 8009234:	da04      	bge.n	8009240 <_puts_r+0x60>
 8009236:	69a2      	ldr	r2, [r4, #24]
 8009238:	429a      	cmp	r2, r3
 800923a:	dc17      	bgt.n	800926c <_puts_r+0x8c>
 800923c:	290a      	cmp	r1, #10
 800923e:	d015      	beq.n	800926c <_puts_r+0x8c>
 8009240:	6823      	ldr	r3, [r4, #0]
 8009242:	1c5a      	adds	r2, r3, #1
 8009244:	6022      	str	r2, [r4, #0]
 8009246:	7019      	strb	r1, [r3, #0]
 8009248:	68a3      	ldr	r3, [r4, #8]
 800924a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800924e:	3b01      	subs	r3, #1
 8009250:	60a3      	str	r3, [r4, #8]
 8009252:	2900      	cmp	r1, #0
 8009254:	d1ed      	bne.n	8009232 <_puts_r+0x52>
 8009256:	2b00      	cmp	r3, #0
 8009258:	da11      	bge.n	800927e <_puts_r+0x9e>
 800925a:	4622      	mov	r2, r4
 800925c:	210a      	movs	r1, #10
 800925e:	4628      	mov	r0, r5
 8009260:	f000 f8ab 	bl	80093ba <__swbuf_r>
 8009264:	3001      	adds	r0, #1
 8009266:	d0d7      	beq.n	8009218 <_puts_r+0x38>
 8009268:	250a      	movs	r5, #10
 800926a:	e7d7      	b.n	800921c <_puts_r+0x3c>
 800926c:	4622      	mov	r2, r4
 800926e:	4628      	mov	r0, r5
 8009270:	f000 f8a3 	bl	80093ba <__swbuf_r>
 8009274:	3001      	adds	r0, #1
 8009276:	d1e7      	bne.n	8009248 <_puts_r+0x68>
 8009278:	e7ce      	b.n	8009218 <_puts_r+0x38>
 800927a:	3e01      	subs	r6, #1
 800927c:	e7e4      	b.n	8009248 <_puts_r+0x68>
 800927e:	6823      	ldr	r3, [r4, #0]
 8009280:	1c5a      	adds	r2, r3, #1
 8009282:	6022      	str	r2, [r4, #0]
 8009284:	220a      	movs	r2, #10
 8009286:	701a      	strb	r2, [r3, #0]
 8009288:	e7ee      	b.n	8009268 <_puts_r+0x88>
	...

0800928c <puts>:
 800928c:	4b02      	ldr	r3, [pc, #8]	@ (8009298 <puts+0xc>)
 800928e:	4601      	mov	r1, r0
 8009290:	6818      	ldr	r0, [r3, #0]
 8009292:	f7ff bfa5 	b.w	80091e0 <_puts_r>
 8009296:	bf00      	nop
 8009298:	20000090 	.word	0x20000090

0800929c <siprintf>:
 800929c:	b40e      	push	{r1, r2, r3}
 800929e:	b500      	push	{lr}
 80092a0:	b09c      	sub	sp, #112	@ 0x70
 80092a2:	ab1d      	add	r3, sp, #116	@ 0x74
 80092a4:	9002      	str	r0, [sp, #8]
 80092a6:	9006      	str	r0, [sp, #24]
 80092a8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80092ac:	4809      	ldr	r0, [pc, #36]	@ (80092d4 <siprintf+0x38>)
 80092ae:	9107      	str	r1, [sp, #28]
 80092b0:	9104      	str	r1, [sp, #16]
 80092b2:	4909      	ldr	r1, [pc, #36]	@ (80092d8 <siprintf+0x3c>)
 80092b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80092b8:	9105      	str	r1, [sp, #20]
 80092ba:	6800      	ldr	r0, [r0, #0]
 80092bc:	9301      	str	r3, [sp, #4]
 80092be:	a902      	add	r1, sp, #8
 80092c0:	f002 fc88 	bl	800bbd4 <_svfiprintf_r>
 80092c4:	9b02      	ldr	r3, [sp, #8]
 80092c6:	2200      	movs	r2, #0
 80092c8:	701a      	strb	r2, [r3, #0]
 80092ca:	b01c      	add	sp, #112	@ 0x70
 80092cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80092d0:	b003      	add	sp, #12
 80092d2:	4770      	bx	lr
 80092d4:	20000090 	.word	0x20000090
 80092d8:	ffff0208 	.word	0xffff0208

080092dc <siscanf>:
 80092dc:	b40e      	push	{r1, r2, r3}
 80092de:	b530      	push	{r4, r5, lr}
 80092e0:	b09c      	sub	sp, #112	@ 0x70
 80092e2:	ac1f      	add	r4, sp, #124	@ 0x7c
 80092e4:	f44f 7201 	mov.w	r2, #516	@ 0x204
 80092e8:	f854 5b04 	ldr.w	r5, [r4], #4
 80092ec:	f8ad 2014 	strh.w	r2, [sp, #20]
 80092f0:	9002      	str	r0, [sp, #8]
 80092f2:	9006      	str	r0, [sp, #24]
 80092f4:	f7f6 ffdc 	bl	80002b0 <strlen>
 80092f8:	4b0b      	ldr	r3, [pc, #44]	@ (8009328 <siscanf+0x4c>)
 80092fa:	9003      	str	r0, [sp, #12]
 80092fc:	9007      	str	r0, [sp, #28]
 80092fe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009300:	480a      	ldr	r0, [pc, #40]	@ (800932c <siscanf+0x50>)
 8009302:	9401      	str	r4, [sp, #4]
 8009304:	2300      	movs	r3, #0
 8009306:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009308:	9314      	str	r3, [sp, #80]	@ 0x50
 800930a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800930e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009312:	462a      	mov	r2, r5
 8009314:	4623      	mov	r3, r4
 8009316:	a902      	add	r1, sp, #8
 8009318:	6800      	ldr	r0, [r0, #0]
 800931a:	f002 fdaf 	bl	800be7c <__ssvfiscanf_r>
 800931e:	b01c      	add	sp, #112	@ 0x70
 8009320:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009324:	b003      	add	sp, #12
 8009326:	4770      	bx	lr
 8009328:	08009353 	.word	0x08009353
 800932c:	20000090 	.word	0x20000090

08009330 <__sread>:
 8009330:	b510      	push	{r4, lr}
 8009332:	460c      	mov	r4, r1
 8009334:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009338:	f000 f914 	bl	8009564 <_read_r>
 800933c:	2800      	cmp	r0, #0
 800933e:	bfab      	itete	ge
 8009340:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009342:	89a3      	ldrhlt	r3, [r4, #12]
 8009344:	181b      	addge	r3, r3, r0
 8009346:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800934a:	bfac      	ite	ge
 800934c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800934e:	81a3      	strhlt	r3, [r4, #12]
 8009350:	bd10      	pop	{r4, pc}

08009352 <__seofread>:
 8009352:	2000      	movs	r0, #0
 8009354:	4770      	bx	lr

08009356 <__swrite>:
 8009356:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800935a:	461f      	mov	r7, r3
 800935c:	898b      	ldrh	r3, [r1, #12]
 800935e:	05db      	lsls	r3, r3, #23
 8009360:	4605      	mov	r5, r0
 8009362:	460c      	mov	r4, r1
 8009364:	4616      	mov	r6, r2
 8009366:	d505      	bpl.n	8009374 <__swrite+0x1e>
 8009368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800936c:	2302      	movs	r3, #2
 800936e:	2200      	movs	r2, #0
 8009370:	f000 f8e6 	bl	8009540 <_lseek_r>
 8009374:	89a3      	ldrh	r3, [r4, #12]
 8009376:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800937a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800937e:	81a3      	strh	r3, [r4, #12]
 8009380:	4632      	mov	r2, r6
 8009382:	463b      	mov	r3, r7
 8009384:	4628      	mov	r0, r5
 8009386:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800938a:	f000 b8fd 	b.w	8009588 <_write_r>

0800938e <__sseek>:
 800938e:	b510      	push	{r4, lr}
 8009390:	460c      	mov	r4, r1
 8009392:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009396:	f000 f8d3 	bl	8009540 <_lseek_r>
 800939a:	1c43      	adds	r3, r0, #1
 800939c:	89a3      	ldrh	r3, [r4, #12]
 800939e:	bf15      	itete	ne
 80093a0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80093a2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80093a6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80093aa:	81a3      	strheq	r3, [r4, #12]
 80093ac:	bf18      	it	ne
 80093ae:	81a3      	strhne	r3, [r4, #12]
 80093b0:	bd10      	pop	{r4, pc}

080093b2 <__sclose>:
 80093b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80093b6:	f000 b8b3 	b.w	8009520 <_close_r>

080093ba <__swbuf_r>:
 80093ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093bc:	460e      	mov	r6, r1
 80093be:	4614      	mov	r4, r2
 80093c0:	4605      	mov	r5, r0
 80093c2:	b118      	cbz	r0, 80093cc <__swbuf_r+0x12>
 80093c4:	6a03      	ldr	r3, [r0, #32]
 80093c6:	b90b      	cbnz	r3, 80093cc <__swbuf_r+0x12>
 80093c8:	f7ff fec2 	bl	8009150 <__sinit>
 80093cc:	69a3      	ldr	r3, [r4, #24]
 80093ce:	60a3      	str	r3, [r4, #8]
 80093d0:	89a3      	ldrh	r3, [r4, #12]
 80093d2:	071a      	lsls	r2, r3, #28
 80093d4:	d501      	bpl.n	80093da <__swbuf_r+0x20>
 80093d6:	6923      	ldr	r3, [r4, #16]
 80093d8:	b943      	cbnz	r3, 80093ec <__swbuf_r+0x32>
 80093da:	4621      	mov	r1, r4
 80093dc:	4628      	mov	r0, r5
 80093de:	f000 f82b 	bl	8009438 <__swsetup_r>
 80093e2:	b118      	cbz	r0, 80093ec <__swbuf_r+0x32>
 80093e4:	f04f 37ff 	mov.w	r7, #4294967295
 80093e8:	4638      	mov	r0, r7
 80093ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093ec:	6823      	ldr	r3, [r4, #0]
 80093ee:	6922      	ldr	r2, [r4, #16]
 80093f0:	1a98      	subs	r0, r3, r2
 80093f2:	6963      	ldr	r3, [r4, #20]
 80093f4:	b2f6      	uxtb	r6, r6
 80093f6:	4283      	cmp	r3, r0
 80093f8:	4637      	mov	r7, r6
 80093fa:	dc05      	bgt.n	8009408 <__swbuf_r+0x4e>
 80093fc:	4621      	mov	r1, r4
 80093fe:	4628      	mov	r0, r5
 8009400:	f003 f9c4 	bl	800c78c <_fflush_r>
 8009404:	2800      	cmp	r0, #0
 8009406:	d1ed      	bne.n	80093e4 <__swbuf_r+0x2a>
 8009408:	68a3      	ldr	r3, [r4, #8]
 800940a:	3b01      	subs	r3, #1
 800940c:	60a3      	str	r3, [r4, #8]
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	1c5a      	adds	r2, r3, #1
 8009412:	6022      	str	r2, [r4, #0]
 8009414:	701e      	strb	r6, [r3, #0]
 8009416:	6962      	ldr	r2, [r4, #20]
 8009418:	1c43      	adds	r3, r0, #1
 800941a:	429a      	cmp	r2, r3
 800941c:	d004      	beq.n	8009428 <__swbuf_r+0x6e>
 800941e:	89a3      	ldrh	r3, [r4, #12]
 8009420:	07db      	lsls	r3, r3, #31
 8009422:	d5e1      	bpl.n	80093e8 <__swbuf_r+0x2e>
 8009424:	2e0a      	cmp	r6, #10
 8009426:	d1df      	bne.n	80093e8 <__swbuf_r+0x2e>
 8009428:	4621      	mov	r1, r4
 800942a:	4628      	mov	r0, r5
 800942c:	f003 f9ae 	bl	800c78c <_fflush_r>
 8009430:	2800      	cmp	r0, #0
 8009432:	d0d9      	beq.n	80093e8 <__swbuf_r+0x2e>
 8009434:	e7d6      	b.n	80093e4 <__swbuf_r+0x2a>
	...

08009438 <__swsetup_r>:
 8009438:	b538      	push	{r3, r4, r5, lr}
 800943a:	4b29      	ldr	r3, [pc, #164]	@ (80094e0 <__swsetup_r+0xa8>)
 800943c:	4605      	mov	r5, r0
 800943e:	6818      	ldr	r0, [r3, #0]
 8009440:	460c      	mov	r4, r1
 8009442:	b118      	cbz	r0, 800944c <__swsetup_r+0x14>
 8009444:	6a03      	ldr	r3, [r0, #32]
 8009446:	b90b      	cbnz	r3, 800944c <__swsetup_r+0x14>
 8009448:	f7ff fe82 	bl	8009150 <__sinit>
 800944c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009450:	0719      	lsls	r1, r3, #28
 8009452:	d422      	bmi.n	800949a <__swsetup_r+0x62>
 8009454:	06da      	lsls	r2, r3, #27
 8009456:	d407      	bmi.n	8009468 <__swsetup_r+0x30>
 8009458:	2209      	movs	r2, #9
 800945a:	602a      	str	r2, [r5, #0]
 800945c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009460:	81a3      	strh	r3, [r4, #12]
 8009462:	f04f 30ff 	mov.w	r0, #4294967295
 8009466:	e033      	b.n	80094d0 <__swsetup_r+0x98>
 8009468:	0758      	lsls	r0, r3, #29
 800946a:	d512      	bpl.n	8009492 <__swsetup_r+0x5a>
 800946c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800946e:	b141      	cbz	r1, 8009482 <__swsetup_r+0x4a>
 8009470:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009474:	4299      	cmp	r1, r3
 8009476:	d002      	beq.n	800947e <__swsetup_r+0x46>
 8009478:	4628      	mov	r0, r5
 800947a:	f000 ff19 	bl	800a2b0 <_free_r>
 800947e:	2300      	movs	r3, #0
 8009480:	6363      	str	r3, [r4, #52]	@ 0x34
 8009482:	89a3      	ldrh	r3, [r4, #12]
 8009484:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009488:	81a3      	strh	r3, [r4, #12]
 800948a:	2300      	movs	r3, #0
 800948c:	6063      	str	r3, [r4, #4]
 800948e:	6923      	ldr	r3, [r4, #16]
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	89a3      	ldrh	r3, [r4, #12]
 8009494:	f043 0308 	orr.w	r3, r3, #8
 8009498:	81a3      	strh	r3, [r4, #12]
 800949a:	6923      	ldr	r3, [r4, #16]
 800949c:	b94b      	cbnz	r3, 80094b2 <__swsetup_r+0x7a>
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094a8:	d003      	beq.n	80094b2 <__swsetup_r+0x7a>
 80094aa:	4621      	mov	r1, r4
 80094ac:	4628      	mov	r0, r5
 80094ae:	f003 f9bb 	bl	800c828 <__smakebuf_r>
 80094b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094b6:	f013 0201 	ands.w	r2, r3, #1
 80094ba:	d00a      	beq.n	80094d2 <__swsetup_r+0x9a>
 80094bc:	2200      	movs	r2, #0
 80094be:	60a2      	str	r2, [r4, #8]
 80094c0:	6962      	ldr	r2, [r4, #20]
 80094c2:	4252      	negs	r2, r2
 80094c4:	61a2      	str	r2, [r4, #24]
 80094c6:	6922      	ldr	r2, [r4, #16]
 80094c8:	b942      	cbnz	r2, 80094dc <__swsetup_r+0xa4>
 80094ca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094ce:	d1c5      	bne.n	800945c <__swsetup_r+0x24>
 80094d0:	bd38      	pop	{r3, r4, r5, pc}
 80094d2:	0799      	lsls	r1, r3, #30
 80094d4:	bf58      	it	pl
 80094d6:	6962      	ldrpl	r2, [r4, #20]
 80094d8:	60a2      	str	r2, [r4, #8]
 80094da:	e7f4      	b.n	80094c6 <__swsetup_r+0x8e>
 80094dc:	2000      	movs	r0, #0
 80094de:	e7f7      	b.n	80094d0 <__swsetup_r+0x98>
 80094e0:	20000090 	.word	0x20000090

080094e4 <memset>:
 80094e4:	4402      	add	r2, r0
 80094e6:	4603      	mov	r3, r0
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d100      	bne.n	80094ee <memset+0xa>
 80094ec:	4770      	bx	lr
 80094ee:	f803 1b01 	strb.w	r1, [r3], #1
 80094f2:	e7f9      	b.n	80094e8 <memset+0x4>

080094f4 <strncmp>:
 80094f4:	b510      	push	{r4, lr}
 80094f6:	b16a      	cbz	r2, 8009514 <strncmp+0x20>
 80094f8:	3901      	subs	r1, #1
 80094fa:	1884      	adds	r4, r0, r2
 80094fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009500:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8009504:	429a      	cmp	r2, r3
 8009506:	d103      	bne.n	8009510 <strncmp+0x1c>
 8009508:	42a0      	cmp	r0, r4
 800950a:	d001      	beq.n	8009510 <strncmp+0x1c>
 800950c:	2a00      	cmp	r2, #0
 800950e:	d1f5      	bne.n	80094fc <strncmp+0x8>
 8009510:	1ad0      	subs	r0, r2, r3
 8009512:	bd10      	pop	{r4, pc}
 8009514:	4610      	mov	r0, r2
 8009516:	e7fc      	b.n	8009512 <strncmp+0x1e>

08009518 <_localeconv_r>:
 8009518:	4800      	ldr	r0, [pc, #0]	@ (800951c <_localeconv_r+0x4>)
 800951a:	4770      	bx	lr
 800951c:	200001d0 	.word	0x200001d0

08009520 <_close_r>:
 8009520:	b538      	push	{r3, r4, r5, lr}
 8009522:	4d06      	ldr	r5, [pc, #24]	@ (800953c <_close_r+0x1c>)
 8009524:	2300      	movs	r3, #0
 8009526:	4604      	mov	r4, r0
 8009528:	4608      	mov	r0, r1
 800952a:	602b      	str	r3, [r5, #0]
 800952c:	f7f9 fc6a 	bl	8002e04 <_close>
 8009530:	1c43      	adds	r3, r0, #1
 8009532:	d102      	bne.n	800953a <_close_r+0x1a>
 8009534:	682b      	ldr	r3, [r5, #0]
 8009536:	b103      	cbz	r3, 800953a <_close_r+0x1a>
 8009538:	6023      	str	r3, [r4, #0]
 800953a:	bd38      	pop	{r3, r4, r5, pc}
 800953c:	200005e0 	.word	0x200005e0

08009540 <_lseek_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	4d07      	ldr	r5, [pc, #28]	@ (8009560 <_lseek_r+0x20>)
 8009544:	4604      	mov	r4, r0
 8009546:	4608      	mov	r0, r1
 8009548:	4611      	mov	r1, r2
 800954a:	2200      	movs	r2, #0
 800954c:	602a      	str	r2, [r5, #0]
 800954e:	461a      	mov	r2, r3
 8009550:	f7f9 fc7f 	bl	8002e52 <_lseek>
 8009554:	1c43      	adds	r3, r0, #1
 8009556:	d102      	bne.n	800955e <_lseek_r+0x1e>
 8009558:	682b      	ldr	r3, [r5, #0]
 800955a:	b103      	cbz	r3, 800955e <_lseek_r+0x1e>
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	bd38      	pop	{r3, r4, r5, pc}
 8009560:	200005e0 	.word	0x200005e0

08009564 <_read_r>:
 8009564:	b538      	push	{r3, r4, r5, lr}
 8009566:	4d07      	ldr	r5, [pc, #28]	@ (8009584 <_read_r+0x20>)
 8009568:	4604      	mov	r4, r0
 800956a:	4608      	mov	r0, r1
 800956c:	4611      	mov	r1, r2
 800956e:	2200      	movs	r2, #0
 8009570:	602a      	str	r2, [r5, #0]
 8009572:	461a      	mov	r2, r3
 8009574:	f7f9 fc29 	bl	8002dca <_read>
 8009578:	1c43      	adds	r3, r0, #1
 800957a:	d102      	bne.n	8009582 <_read_r+0x1e>
 800957c:	682b      	ldr	r3, [r5, #0]
 800957e:	b103      	cbz	r3, 8009582 <_read_r+0x1e>
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	bd38      	pop	{r3, r4, r5, pc}
 8009584:	200005e0 	.word	0x200005e0

08009588 <_write_r>:
 8009588:	b538      	push	{r3, r4, r5, lr}
 800958a:	4d07      	ldr	r5, [pc, #28]	@ (80095a8 <_write_r+0x20>)
 800958c:	4604      	mov	r4, r0
 800958e:	4608      	mov	r0, r1
 8009590:	4611      	mov	r1, r2
 8009592:	2200      	movs	r2, #0
 8009594:	602a      	str	r2, [r5, #0]
 8009596:	461a      	mov	r2, r3
 8009598:	f7f9 f8a8 	bl	80026ec <_write>
 800959c:	1c43      	adds	r3, r0, #1
 800959e:	d102      	bne.n	80095a6 <_write_r+0x1e>
 80095a0:	682b      	ldr	r3, [r5, #0]
 80095a2:	b103      	cbz	r3, 80095a6 <_write_r+0x1e>
 80095a4:	6023      	str	r3, [r4, #0]
 80095a6:	bd38      	pop	{r3, r4, r5, pc}
 80095a8:	200005e0 	.word	0x200005e0

080095ac <__errno>:
 80095ac:	4b01      	ldr	r3, [pc, #4]	@ (80095b4 <__errno+0x8>)
 80095ae:	6818      	ldr	r0, [r3, #0]
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	20000090 	.word	0x20000090

080095b8 <__libc_init_array>:
 80095b8:	b570      	push	{r4, r5, r6, lr}
 80095ba:	4d0d      	ldr	r5, [pc, #52]	@ (80095f0 <__libc_init_array+0x38>)
 80095bc:	4c0d      	ldr	r4, [pc, #52]	@ (80095f4 <__libc_init_array+0x3c>)
 80095be:	1b64      	subs	r4, r4, r5
 80095c0:	10a4      	asrs	r4, r4, #2
 80095c2:	2600      	movs	r6, #0
 80095c4:	42a6      	cmp	r6, r4
 80095c6:	d109      	bne.n	80095dc <__libc_init_array+0x24>
 80095c8:	4d0b      	ldr	r5, [pc, #44]	@ (80095f8 <__libc_init_array+0x40>)
 80095ca:	4c0c      	ldr	r4, [pc, #48]	@ (80095fc <__libc_init_array+0x44>)
 80095cc:	f003 fed0 	bl	800d370 <_init>
 80095d0:	1b64      	subs	r4, r4, r5
 80095d2:	10a4      	asrs	r4, r4, #2
 80095d4:	2600      	movs	r6, #0
 80095d6:	42a6      	cmp	r6, r4
 80095d8:	d105      	bne.n	80095e6 <__libc_init_array+0x2e>
 80095da:	bd70      	pop	{r4, r5, r6, pc}
 80095dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80095e0:	4798      	blx	r3
 80095e2:	3601      	adds	r6, #1
 80095e4:	e7ee      	b.n	80095c4 <__libc_init_array+0xc>
 80095e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80095ea:	4798      	blx	r3
 80095ec:	3601      	adds	r6, #1
 80095ee:	e7f2      	b.n	80095d6 <__libc_init_array+0x1e>
 80095f0:	0800d934 	.word	0x0800d934
 80095f4:	0800d934 	.word	0x0800d934
 80095f8:	0800d934 	.word	0x0800d934
 80095fc:	0800d938 	.word	0x0800d938

08009600 <__retarget_lock_init_recursive>:
 8009600:	4770      	bx	lr

08009602 <__retarget_lock_acquire_recursive>:
 8009602:	4770      	bx	lr

08009604 <__retarget_lock_release_recursive>:
 8009604:	4770      	bx	lr
	...

08009608 <nanf>:
 8009608:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009610 <nanf+0x8>
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop
 8009610:	7fc00000 	.word	0x7fc00000

08009614 <quorem>:
 8009614:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009618:	6903      	ldr	r3, [r0, #16]
 800961a:	690c      	ldr	r4, [r1, #16]
 800961c:	42a3      	cmp	r3, r4
 800961e:	4607      	mov	r7, r0
 8009620:	db7e      	blt.n	8009720 <quorem+0x10c>
 8009622:	3c01      	subs	r4, #1
 8009624:	f101 0814 	add.w	r8, r1, #20
 8009628:	00a3      	lsls	r3, r4, #2
 800962a:	f100 0514 	add.w	r5, r0, #20
 800962e:	9300      	str	r3, [sp, #0]
 8009630:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009634:	9301      	str	r3, [sp, #4]
 8009636:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800963a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800963e:	3301      	adds	r3, #1
 8009640:	429a      	cmp	r2, r3
 8009642:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009646:	fbb2 f6f3 	udiv	r6, r2, r3
 800964a:	d32e      	bcc.n	80096aa <quorem+0x96>
 800964c:	f04f 0a00 	mov.w	sl, #0
 8009650:	46c4      	mov	ip, r8
 8009652:	46ae      	mov	lr, r5
 8009654:	46d3      	mov	fp, sl
 8009656:	f85c 3b04 	ldr.w	r3, [ip], #4
 800965a:	b298      	uxth	r0, r3
 800965c:	fb06 a000 	mla	r0, r6, r0, sl
 8009660:	0c02      	lsrs	r2, r0, #16
 8009662:	0c1b      	lsrs	r3, r3, #16
 8009664:	fb06 2303 	mla	r3, r6, r3, r2
 8009668:	f8de 2000 	ldr.w	r2, [lr]
 800966c:	b280      	uxth	r0, r0
 800966e:	b292      	uxth	r2, r2
 8009670:	1a12      	subs	r2, r2, r0
 8009672:	445a      	add	r2, fp
 8009674:	f8de 0000 	ldr.w	r0, [lr]
 8009678:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800967c:	b29b      	uxth	r3, r3
 800967e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009682:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009686:	b292      	uxth	r2, r2
 8009688:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800968c:	45e1      	cmp	r9, ip
 800968e:	f84e 2b04 	str.w	r2, [lr], #4
 8009692:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009696:	d2de      	bcs.n	8009656 <quorem+0x42>
 8009698:	9b00      	ldr	r3, [sp, #0]
 800969a:	58eb      	ldr	r3, [r5, r3]
 800969c:	b92b      	cbnz	r3, 80096aa <quorem+0x96>
 800969e:	9b01      	ldr	r3, [sp, #4]
 80096a0:	3b04      	subs	r3, #4
 80096a2:	429d      	cmp	r5, r3
 80096a4:	461a      	mov	r2, r3
 80096a6:	d32f      	bcc.n	8009708 <quorem+0xf4>
 80096a8:	613c      	str	r4, [r7, #16]
 80096aa:	4638      	mov	r0, r7
 80096ac:	f001 f9c4 	bl	800aa38 <__mcmp>
 80096b0:	2800      	cmp	r0, #0
 80096b2:	db25      	blt.n	8009700 <quorem+0xec>
 80096b4:	4629      	mov	r1, r5
 80096b6:	2000      	movs	r0, #0
 80096b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80096bc:	f8d1 c000 	ldr.w	ip, [r1]
 80096c0:	fa1f fe82 	uxth.w	lr, r2
 80096c4:	fa1f f38c 	uxth.w	r3, ip
 80096c8:	eba3 030e 	sub.w	r3, r3, lr
 80096cc:	4403      	add	r3, r0
 80096ce:	0c12      	lsrs	r2, r2, #16
 80096d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80096d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80096d8:	b29b      	uxth	r3, r3
 80096da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096de:	45c1      	cmp	r9, r8
 80096e0:	f841 3b04 	str.w	r3, [r1], #4
 80096e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80096e8:	d2e6      	bcs.n	80096b8 <quorem+0xa4>
 80096ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096f2:	b922      	cbnz	r2, 80096fe <quorem+0xea>
 80096f4:	3b04      	subs	r3, #4
 80096f6:	429d      	cmp	r5, r3
 80096f8:	461a      	mov	r2, r3
 80096fa:	d30b      	bcc.n	8009714 <quorem+0x100>
 80096fc:	613c      	str	r4, [r7, #16]
 80096fe:	3601      	adds	r6, #1
 8009700:	4630      	mov	r0, r6
 8009702:	b003      	add	sp, #12
 8009704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009708:	6812      	ldr	r2, [r2, #0]
 800970a:	3b04      	subs	r3, #4
 800970c:	2a00      	cmp	r2, #0
 800970e:	d1cb      	bne.n	80096a8 <quorem+0x94>
 8009710:	3c01      	subs	r4, #1
 8009712:	e7c6      	b.n	80096a2 <quorem+0x8e>
 8009714:	6812      	ldr	r2, [r2, #0]
 8009716:	3b04      	subs	r3, #4
 8009718:	2a00      	cmp	r2, #0
 800971a:	d1ef      	bne.n	80096fc <quorem+0xe8>
 800971c:	3c01      	subs	r4, #1
 800971e:	e7ea      	b.n	80096f6 <quorem+0xe2>
 8009720:	2000      	movs	r0, #0
 8009722:	e7ee      	b.n	8009702 <quorem+0xee>
 8009724:	0000      	movs	r0, r0
	...

08009728 <_dtoa_r>:
 8009728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800972c:	69c7      	ldr	r7, [r0, #28]
 800972e:	b099      	sub	sp, #100	@ 0x64
 8009730:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009734:	ec55 4b10 	vmov	r4, r5, d0
 8009738:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800973a:	9109      	str	r1, [sp, #36]	@ 0x24
 800973c:	4683      	mov	fp, r0
 800973e:	920e      	str	r2, [sp, #56]	@ 0x38
 8009740:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009742:	b97f      	cbnz	r7, 8009764 <_dtoa_r+0x3c>
 8009744:	2010      	movs	r0, #16
 8009746:	f000 fdfd 	bl	800a344 <malloc>
 800974a:	4602      	mov	r2, r0
 800974c:	f8cb 001c 	str.w	r0, [fp, #28]
 8009750:	b920      	cbnz	r0, 800975c <_dtoa_r+0x34>
 8009752:	4ba7      	ldr	r3, [pc, #668]	@ (80099f0 <_dtoa_r+0x2c8>)
 8009754:	21ef      	movs	r1, #239	@ 0xef
 8009756:	48a7      	ldr	r0, [pc, #668]	@ (80099f4 <_dtoa_r+0x2cc>)
 8009758:	f003 f97a 	bl	800ca50 <__assert_func>
 800975c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009760:	6007      	str	r7, [r0, #0]
 8009762:	60c7      	str	r7, [r0, #12]
 8009764:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009768:	6819      	ldr	r1, [r3, #0]
 800976a:	b159      	cbz	r1, 8009784 <_dtoa_r+0x5c>
 800976c:	685a      	ldr	r2, [r3, #4]
 800976e:	604a      	str	r2, [r1, #4]
 8009770:	2301      	movs	r3, #1
 8009772:	4093      	lsls	r3, r2
 8009774:	608b      	str	r3, [r1, #8]
 8009776:	4658      	mov	r0, fp
 8009778:	f000 feda 	bl	800a530 <_Bfree>
 800977c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009780:	2200      	movs	r2, #0
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	1e2b      	subs	r3, r5, #0
 8009786:	bfb9      	ittee	lt
 8009788:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800978c:	9303      	strlt	r3, [sp, #12]
 800978e:	2300      	movge	r3, #0
 8009790:	6033      	strge	r3, [r6, #0]
 8009792:	9f03      	ldr	r7, [sp, #12]
 8009794:	4b98      	ldr	r3, [pc, #608]	@ (80099f8 <_dtoa_r+0x2d0>)
 8009796:	bfbc      	itt	lt
 8009798:	2201      	movlt	r2, #1
 800979a:	6032      	strlt	r2, [r6, #0]
 800979c:	43bb      	bics	r3, r7
 800979e:	d112      	bne.n	80097c6 <_dtoa_r+0x9e>
 80097a0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80097a6:	6013      	str	r3, [r2, #0]
 80097a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80097ac:	4323      	orrs	r3, r4
 80097ae:	f000 854d 	beq.w	800a24c <_dtoa_r+0xb24>
 80097b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097b4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009a0c <_dtoa_r+0x2e4>
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f000 854f 	beq.w	800a25c <_dtoa_r+0xb34>
 80097be:	f10a 0303 	add.w	r3, sl, #3
 80097c2:	f000 bd49 	b.w	800a258 <_dtoa_r+0xb30>
 80097c6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80097ca:	2200      	movs	r2, #0
 80097cc:	ec51 0b17 	vmov	r0, r1, d7
 80097d0:	2300      	movs	r3, #0
 80097d2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80097d6:	f7f7 f997 	bl	8000b08 <__aeabi_dcmpeq>
 80097da:	4680      	mov	r8, r0
 80097dc:	b158      	cbz	r0, 80097f6 <_dtoa_r+0xce>
 80097de:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80097e0:	2301      	movs	r3, #1
 80097e2:	6013      	str	r3, [r2, #0]
 80097e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097e6:	b113      	cbz	r3, 80097ee <_dtoa_r+0xc6>
 80097e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80097ea:	4b84      	ldr	r3, [pc, #528]	@ (80099fc <_dtoa_r+0x2d4>)
 80097ec:	6013      	str	r3, [r2, #0]
 80097ee:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009a10 <_dtoa_r+0x2e8>
 80097f2:	f000 bd33 	b.w	800a25c <_dtoa_r+0xb34>
 80097f6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80097fa:	aa16      	add	r2, sp, #88	@ 0x58
 80097fc:	a917      	add	r1, sp, #92	@ 0x5c
 80097fe:	4658      	mov	r0, fp
 8009800:	f001 fa3a 	bl	800ac78 <__d2b>
 8009804:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009808:	4681      	mov	r9, r0
 800980a:	2e00      	cmp	r6, #0
 800980c:	d077      	beq.n	80098fe <_dtoa_r+0x1d6>
 800980e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009810:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8009814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009818:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800981c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009820:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009824:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009828:	4619      	mov	r1, r3
 800982a:	2200      	movs	r2, #0
 800982c:	4b74      	ldr	r3, [pc, #464]	@ (8009a00 <_dtoa_r+0x2d8>)
 800982e:	f7f6 fd4b 	bl	80002c8 <__aeabi_dsub>
 8009832:	a369      	add	r3, pc, #420	@ (adr r3, 80099d8 <_dtoa_r+0x2b0>)
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	f7f6 fefe 	bl	8000638 <__aeabi_dmul>
 800983c:	a368      	add	r3, pc, #416	@ (adr r3, 80099e0 <_dtoa_r+0x2b8>)
 800983e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009842:	f7f6 fd43 	bl	80002cc <__adddf3>
 8009846:	4604      	mov	r4, r0
 8009848:	4630      	mov	r0, r6
 800984a:	460d      	mov	r5, r1
 800984c:	f7f6 fe8a 	bl	8000564 <__aeabi_i2d>
 8009850:	a365      	add	r3, pc, #404	@ (adr r3, 80099e8 <_dtoa_r+0x2c0>)
 8009852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009856:	f7f6 feef 	bl	8000638 <__aeabi_dmul>
 800985a:	4602      	mov	r2, r0
 800985c:	460b      	mov	r3, r1
 800985e:	4620      	mov	r0, r4
 8009860:	4629      	mov	r1, r5
 8009862:	f7f6 fd33 	bl	80002cc <__adddf3>
 8009866:	4604      	mov	r4, r0
 8009868:	460d      	mov	r5, r1
 800986a:	f7f7 f995 	bl	8000b98 <__aeabi_d2iz>
 800986e:	2200      	movs	r2, #0
 8009870:	4607      	mov	r7, r0
 8009872:	2300      	movs	r3, #0
 8009874:	4620      	mov	r0, r4
 8009876:	4629      	mov	r1, r5
 8009878:	f7f7 f950 	bl	8000b1c <__aeabi_dcmplt>
 800987c:	b140      	cbz	r0, 8009890 <_dtoa_r+0x168>
 800987e:	4638      	mov	r0, r7
 8009880:	f7f6 fe70 	bl	8000564 <__aeabi_i2d>
 8009884:	4622      	mov	r2, r4
 8009886:	462b      	mov	r3, r5
 8009888:	f7f7 f93e 	bl	8000b08 <__aeabi_dcmpeq>
 800988c:	b900      	cbnz	r0, 8009890 <_dtoa_r+0x168>
 800988e:	3f01      	subs	r7, #1
 8009890:	2f16      	cmp	r7, #22
 8009892:	d851      	bhi.n	8009938 <_dtoa_r+0x210>
 8009894:	4b5b      	ldr	r3, [pc, #364]	@ (8009a04 <_dtoa_r+0x2dc>)
 8009896:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800989a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098a2:	f7f7 f93b 	bl	8000b1c <__aeabi_dcmplt>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d048      	beq.n	800993c <_dtoa_r+0x214>
 80098aa:	3f01      	subs	r7, #1
 80098ac:	2300      	movs	r3, #0
 80098ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80098b0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80098b2:	1b9b      	subs	r3, r3, r6
 80098b4:	1e5a      	subs	r2, r3, #1
 80098b6:	bf44      	itt	mi
 80098b8:	f1c3 0801 	rsbmi	r8, r3, #1
 80098bc:	2300      	movmi	r3, #0
 80098be:	9208      	str	r2, [sp, #32]
 80098c0:	bf54      	ite	pl
 80098c2:	f04f 0800 	movpl.w	r8, #0
 80098c6:	9308      	strmi	r3, [sp, #32]
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	db39      	blt.n	8009940 <_dtoa_r+0x218>
 80098cc:	9b08      	ldr	r3, [sp, #32]
 80098ce:	970f      	str	r7, [sp, #60]	@ 0x3c
 80098d0:	443b      	add	r3, r7
 80098d2:	9308      	str	r3, [sp, #32]
 80098d4:	2300      	movs	r3, #0
 80098d6:	930a      	str	r3, [sp, #40]	@ 0x28
 80098d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098da:	2b09      	cmp	r3, #9
 80098dc:	d864      	bhi.n	80099a8 <_dtoa_r+0x280>
 80098de:	2b05      	cmp	r3, #5
 80098e0:	bfc4      	itt	gt
 80098e2:	3b04      	subgt	r3, #4
 80098e4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80098e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e8:	f1a3 0302 	sub.w	r3, r3, #2
 80098ec:	bfcc      	ite	gt
 80098ee:	2400      	movgt	r4, #0
 80098f0:	2401      	movle	r4, #1
 80098f2:	2b03      	cmp	r3, #3
 80098f4:	d863      	bhi.n	80099be <_dtoa_r+0x296>
 80098f6:	e8df f003 	tbb	[pc, r3]
 80098fa:	372a      	.short	0x372a
 80098fc:	5535      	.short	0x5535
 80098fe:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8009902:	441e      	add	r6, r3
 8009904:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009908:	2b20      	cmp	r3, #32
 800990a:	bfc1      	itttt	gt
 800990c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009910:	409f      	lslgt	r7, r3
 8009912:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009916:	fa24 f303 	lsrgt.w	r3, r4, r3
 800991a:	bfd6      	itet	le
 800991c:	f1c3 0320 	rsble	r3, r3, #32
 8009920:	ea47 0003 	orrgt.w	r0, r7, r3
 8009924:	fa04 f003 	lslle.w	r0, r4, r3
 8009928:	f7f6 fe0c 	bl	8000544 <__aeabi_ui2d>
 800992c:	2201      	movs	r2, #1
 800992e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009932:	3e01      	subs	r6, #1
 8009934:	9214      	str	r2, [sp, #80]	@ 0x50
 8009936:	e777      	b.n	8009828 <_dtoa_r+0x100>
 8009938:	2301      	movs	r3, #1
 800993a:	e7b8      	b.n	80098ae <_dtoa_r+0x186>
 800993c:	9012      	str	r0, [sp, #72]	@ 0x48
 800993e:	e7b7      	b.n	80098b0 <_dtoa_r+0x188>
 8009940:	427b      	negs	r3, r7
 8009942:	930a      	str	r3, [sp, #40]	@ 0x28
 8009944:	2300      	movs	r3, #0
 8009946:	eba8 0807 	sub.w	r8, r8, r7
 800994a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800994c:	e7c4      	b.n	80098d8 <_dtoa_r+0x1b0>
 800994e:	2300      	movs	r3, #0
 8009950:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009952:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009954:	2b00      	cmp	r3, #0
 8009956:	dc35      	bgt.n	80099c4 <_dtoa_r+0x29c>
 8009958:	2301      	movs	r3, #1
 800995a:	9300      	str	r3, [sp, #0]
 800995c:	9307      	str	r3, [sp, #28]
 800995e:	461a      	mov	r2, r3
 8009960:	920e      	str	r2, [sp, #56]	@ 0x38
 8009962:	e00b      	b.n	800997c <_dtoa_r+0x254>
 8009964:	2301      	movs	r3, #1
 8009966:	e7f3      	b.n	8009950 <_dtoa_r+0x228>
 8009968:	2300      	movs	r3, #0
 800996a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800996c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800996e:	18fb      	adds	r3, r7, r3
 8009970:	9300      	str	r3, [sp, #0]
 8009972:	3301      	adds	r3, #1
 8009974:	2b01      	cmp	r3, #1
 8009976:	9307      	str	r3, [sp, #28]
 8009978:	bfb8      	it	lt
 800997a:	2301      	movlt	r3, #1
 800997c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8009980:	2100      	movs	r1, #0
 8009982:	2204      	movs	r2, #4
 8009984:	f102 0514 	add.w	r5, r2, #20
 8009988:	429d      	cmp	r5, r3
 800998a:	d91f      	bls.n	80099cc <_dtoa_r+0x2a4>
 800998c:	6041      	str	r1, [r0, #4]
 800998e:	4658      	mov	r0, fp
 8009990:	f000 fd8e 	bl	800a4b0 <_Balloc>
 8009994:	4682      	mov	sl, r0
 8009996:	2800      	cmp	r0, #0
 8009998:	d13c      	bne.n	8009a14 <_dtoa_r+0x2ec>
 800999a:	4b1b      	ldr	r3, [pc, #108]	@ (8009a08 <_dtoa_r+0x2e0>)
 800999c:	4602      	mov	r2, r0
 800999e:	f240 11af 	movw	r1, #431	@ 0x1af
 80099a2:	e6d8      	b.n	8009756 <_dtoa_r+0x2e>
 80099a4:	2301      	movs	r3, #1
 80099a6:	e7e0      	b.n	800996a <_dtoa_r+0x242>
 80099a8:	2401      	movs	r4, #1
 80099aa:	2300      	movs	r3, #0
 80099ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80099ae:	940b      	str	r4, [sp, #44]	@ 0x2c
 80099b0:	f04f 33ff 	mov.w	r3, #4294967295
 80099b4:	9300      	str	r3, [sp, #0]
 80099b6:	9307      	str	r3, [sp, #28]
 80099b8:	2200      	movs	r2, #0
 80099ba:	2312      	movs	r3, #18
 80099bc:	e7d0      	b.n	8009960 <_dtoa_r+0x238>
 80099be:	2301      	movs	r3, #1
 80099c0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099c2:	e7f5      	b.n	80099b0 <_dtoa_r+0x288>
 80099c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80099c6:	9300      	str	r3, [sp, #0]
 80099c8:	9307      	str	r3, [sp, #28]
 80099ca:	e7d7      	b.n	800997c <_dtoa_r+0x254>
 80099cc:	3101      	adds	r1, #1
 80099ce:	0052      	lsls	r2, r2, #1
 80099d0:	e7d8      	b.n	8009984 <_dtoa_r+0x25c>
 80099d2:	bf00      	nop
 80099d4:	f3af 8000 	nop.w
 80099d8:	636f4361 	.word	0x636f4361
 80099dc:	3fd287a7 	.word	0x3fd287a7
 80099e0:	8b60c8b3 	.word	0x8b60c8b3
 80099e4:	3fc68a28 	.word	0x3fc68a28
 80099e8:	509f79fb 	.word	0x509f79fb
 80099ec:	3fd34413 	.word	0x3fd34413
 80099f0:	0800d524 	.word	0x0800d524
 80099f4:	0800d53b 	.word	0x0800d53b
 80099f8:	7ff00000 	.word	0x7ff00000
 80099fc:	0800d881 	.word	0x0800d881
 8009a00:	3ff80000 	.word	0x3ff80000
 8009a04:	0800d638 	.word	0x0800d638
 8009a08:	0800d593 	.word	0x0800d593
 8009a0c:	0800d520 	.word	0x0800d520
 8009a10:	0800d880 	.word	0x0800d880
 8009a14:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009a18:	6018      	str	r0, [r3, #0]
 8009a1a:	9b07      	ldr	r3, [sp, #28]
 8009a1c:	2b0e      	cmp	r3, #14
 8009a1e:	f200 80a4 	bhi.w	8009b6a <_dtoa_r+0x442>
 8009a22:	2c00      	cmp	r4, #0
 8009a24:	f000 80a1 	beq.w	8009b6a <_dtoa_r+0x442>
 8009a28:	2f00      	cmp	r7, #0
 8009a2a:	dd33      	ble.n	8009a94 <_dtoa_r+0x36c>
 8009a2c:	4bad      	ldr	r3, [pc, #692]	@ (8009ce4 <_dtoa_r+0x5bc>)
 8009a2e:	f007 020f 	and.w	r2, r7, #15
 8009a32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a36:	ed93 7b00 	vldr	d7, [r3]
 8009a3a:	05f8      	lsls	r0, r7, #23
 8009a3c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8009a40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009a44:	d516      	bpl.n	8009a74 <_dtoa_r+0x34c>
 8009a46:	4ba8      	ldr	r3, [pc, #672]	@ (8009ce8 <_dtoa_r+0x5c0>)
 8009a48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009a4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a50:	f7f6 ff1c 	bl	800088c <__aeabi_ddiv>
 8009a54:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a58:	f004 040f 	and.w	r4, r4, #15
 8009a5c:	2603      	movs	r6, #3
 8009a5e:	4da2      	ldr	r5, [pc, #648]	@ (8009ce8 <_dtoa_r+0x5c0>)
 8009a60:	b954      	cbnz	r4, 8009a78 <_dtoa_r+0x350>
 8009a62:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009a66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009a6a:	f7f6 ff0f 	bl	800088c <__aeabi_ddiv>
 8009a6e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a72:	e028      	b.n	8009ac6 <_dtoa_r+0x39e>
 8009a74:	2602      	movs	r6, #2
 8009a76:	e7f2      	b.n	8009a5e <_dtoa_r+0x336>
 8009a78:	07e1      	lsls	r1, r4, #31
 8009a7a:	d508      	bpl.n	8009a8e <_dtoa_r+0x366>
 8009a7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009a80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009a84:	f7f6 fdd8 	bl	8000638 <__aeabi_dmul>
 8009a88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009a8c:	3601      	adds	r6, #1
 8009a8e:	1064      	asrs	r4, r4, #1
 8009a90:	3508      	adds	r5, #8
 8009a92:	e7e5      	b.n	8009a60 <_dtoa_r+0x338>
 8009a94:	f000 80d2 	beq.w	8009c3c <_dtoa_r+0x514>
 8009a98:	427c      	negs	r4, r7
 8009a9a:	4b92      	ldr	r3, [pc, #584]	@ (8009ce4 <_dtoa_r+0x5bc>)
 8009a9c:	4d92      	ldr	r5, [pc, #584]	@ (8009ce8 <_dtoa_r+0x5c0>)
 8009a9e:	f004 020f 	and.w	r2, r4, #15
 8009aa2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009aae:	f7f6 fdc3 	bl	8000638 <__aeabi_dmul>
 8009ab2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ab6:	1124      	asrs	r4, r4, #4
 8009ab8:	2300      	movs	r3, #0
 8009aba:	2602      	movs	r6, #2
 8009abc:	2c00      	cmp	r4, #0
 8009abe:	f040 80b2 	bne.w	8009c26 <_dtoa_r+0x4fe>
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1d3      	bne.n	8009a6e <_dtoa_r+0x346>
 8009ac6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009ac8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 80b7 	beq.w	8009c40 <_dtoa_r+0x518>
 8009ad2:	4b86      	ldr	r3, [pc, #536]	@ (8009cec <_dtoa_r+0x5c4>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	4620      	mov	r0, r4
 8009ad8:	4629      	mov	r1, r5
 8009ada:	f7f7 f81f 	bl	8000b1c <__aeabi_dcmplt>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	f000 80ae 	beq.w	8009c40 <_dtoa_r+0x518>
 8009ae4:	9b07      	ldr	r3, [sp, #28]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	f000 80aa 	beq.w	8009c40 <_dtoa_r+0x518>
 8009aec:	9b00      	ldr	r3, [sp, #0]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	dd37      	ble.n	8009b62 <_dtoa_r+0x43a>
 8009af2:	1e7b      	subs	r3, r7, #1
 8009af4:	9304      	str	r3, [sp, #16]
 8009af6:	4620      	mov	r0, r4
 8009af8:	4b7d      	ldr	r3, [pc, #500]	@ (8009cf0 <_dtoa_r+0x5c8>)
 8009afa:	2200      	movs	r2, #0
 8009afc:	4629      	mov	r1, r5
 8009afe:	f7f6 fd9b 	bl	8000638 <__aeabi_dmul>
 8009b02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009b06:	9c00      	ldr	r4, [sp, #0]
 8009b08:	3601      	adds	r6, #1
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7f6 fd2a 	bl	8000564 <__aeabi_i2d>
 8009b10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b14:	f7f6 fd90 	bl	8000638 <__aeabi_dmul>
 8009b18:	4b76      	ldr	r3, [pc, #472]	@ (8009cf4 <_dtoa_r+0x5cc>)
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	f7f6 fbd6 	bl	80002cc <__adddf3>
 8009b20:	4605      	mov	r5, r0
 8009b22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009b26:	2c00      	cmp	r4, #0
 8009b28:	f040 808d 	bne.w	8009c46 <_dtoa_r+0x51e>
 8009b2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b30:	4b71      	ldr	r3, [pc, #452]	@ (8009cf8 <_dtoa_r+0x5d0>)
 8009b32:	2200      	movs	r2, #0
 8009b34:	f7f6 fbc8 	bl	80002c8 <__aeabi_dsub>
 8009b38:	4602      	mov	r2, r0
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b40:	462a      	mov	r2, r5
 8009b42:	4633      	mov	r3, r6
 8009b44:	f7f7 f808 	bl	8000b58 <__aeabi_dcmpgt>
 8009b48:	2800      	cmp	r0, #0
 8009b4a:	f040 828b 	bne.w	800a064 <_dtoa_r+0x93c>
 8009b4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b52:	462a      	mov	r2, r5
 8009b54:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009b58:	f7f6 ffe0 	bl	8000b1c <__aeabi_dcmplt>
 8009b5c:	2800      	cmp	r0, #0
 8009b5e:	f040 8128 	bne.w	8009db2 <_dtoa_r+0x68a>
 8009b62:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8009b66:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009b6a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	f2c0 815a 	blt.w	8009e26 <_dtoa_r+0x6fe>
 8009b72:	2f0e      	cmp	r7, #14
 8009b74:	f300 8157 	bgt.w	8009e26 <_dtoa_r+0x6fe>
 8009b78:	4b5a      	ldr	r3, [pc, #360]	@ (8009ce4 <_dtoa_r+0x5bc>)
 8009b7a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009b7e:	ed93 7b00 	vldr	d7, [r3]
 8009b82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	ed8d 7b00 	vstr	d7, [sp]
 8009b8a:	da03      	bge.n	8009b94 <_dtoa_r+0x46c>
 8009b8c:	9b07      	ldr	r3, [sp, #28]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	f340 8101 	ble.w	8009d96 <_dtoa_r+0x66e>
 8009b94:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009b98:	4656      	mov	r6, sl
 8009b9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b9e:	4620      	mov	r0, r4
 8009ba0:	4629      	mov	r1, r5
 8009ba2:	f7f6 fe73 	bl	800088c <__aeabi_ddiv>
 8009ba6:	f7f6 fff7 	bl	8000b98 <__aeabi_d2iz>
 8009baa:	4680      	mov	r8, r0
 8009bac:	f7f6 fcda 	bl	8000564 <__aeabi_i2d>
 8009bb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bb4:	f7f6 fd40 	bl	8000638 <__aeabi_dmul>
 8009bb8:	4602      	mov	r2, r0
 8009bba:	460b      	mov	r3, r1
 8009bbc:	4620      	mov	r0, r4
 8009bbe:	4629      	mov	r1, r5
 8009bc0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009bc4:	f7f6 fb80 	bl	80002c8 <__aeabi_dsub>
 8009bc8:	f806 4b01 	strb.w	r4, [r6], #1
 8009bcc:	9d07      	ldr	r5, [sp, #28]
 8009bce:	eba6 040a 	sub.w	r4, r6, sl
 8009bd2:	42a5      	cmp	r5, r4
 8009bd4:	4602      	mov	r2, r0
 8009bd6:	460b      	mov	r3, r1
 8009bd8:	f040 8117 	bne.w	8009e0a <_dtoa_r+0x6e2>
 8009bdc:	f7f6 fb76 	bl	80002cc <__adddf3>
 8009be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009be4:	4604      	mov	r4, r0
 8009be6:	460d      	mov	r5, r1
 8009be8:	f7f6 ffb6 	bl	8000b58 <__aeabi_dcmpgt>
 8009bec:	2800      	cmp	r0, #0
 8009bee:	f040 80f9 	bne.w	8009de4 <_dtoa_r+0x6bc>
 8009bf2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bf6:	4620      	mov	r0, r4
 8009bf8:	4629      	mov	r1, r5
 8009bfa:	f7f6 ff85 	bl	8000b08 <__aeabi_dcmpeq>
 8009bfe:	b118      	cbz	r0, 8009c08 <_dtoa_r+0x4e0>
 8009c00:	f018 0f01 	tst.w	r8, #1
 8009c04:	f040 80ee 	bne.w	8009de4 <_dtoa_r+0x6bc>
 8009c08:	4649      	mov	r1, r9
 8009c0a:	4658      	mov	r0, fp
 8009c0c:	f000 fc90 	bl	800a530 <_Bfree>
 8009c10:	2300      	movs	r3, #0
 8009c12:	7033      	strb	r3, [r6, #0]
 8009c14:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009c16:	3701      	adds	r7, #1
 8009c18:	601f      	str	r7, [r3, #0]
 8009c1a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	f000 831d 	beq.w	800a25c <_dtoa_r+0xb34>
 8009c22:	601e      	str	r6, [r3, #0]
 8009c24:	e31a      	b.n	800a25c <_dtoa_r+0xb34>
 8009c26:	07e2      	lsls	r2, r4, #31
 8009c28:	d505      	bpl.n	8009c36 <_dtoa_r+0x50e>
 8009c2a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009c2e:	f7f6 fd03 	bl	8000638 <__aeabi_dmul>
 8009c32:	3601      	adds	r6, #1
 8009c34:	2301      	movs	r3, #1
 8009c36:	1064      	asrs	r4, r4, #1
 8009c38:	3508      	adds	r5, #8
 8009c3a:	e73f      	b.n	8009abc <_dtoa_r+0x394>
 8009c3c:	2602      	movs	r6, #2
 8009c3e:	e742      	b.n	8009ac6 <_dtoa_r+0x39e>
 8009c40:	9c07      	ldr	r4, [sp, #28]
 8009c42:	9704      	str	r7, [sp, #16]
 8009c44:	e761      	b.n	8009b0a <_dtoa_r+0x3e2>
 8009c46:	4b27      	ldr	r3, [pc, #156]	@ (8009ce4 <_dtoa_r+0x5bc>)
 8009c48:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009c4a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009c52:	4454      	add	r4, sl
 8009c54:	2900      	cmp	r1, #0
 8009c56:	d053      	beq.n	8009d00 <_dtoa_r+0x5d8>
 8009c58:	4928      	ldr	r1, [pc, #160]	@ (8009cfc <_dtoa_r+0x5d4>)
 8009c5a:	2000      	movs	r0, #0
 8009c5c:	f7f6 fe16 	bl	800088c <__aeabi_ddiv>
 8009c60:	4633      	mov	r3, r6
 8009c62:	462a      	mov	r2, r5
 8009c64:	f7f6 fb30 	bl	80002c8 <__aeabi_dsub>
 8009c68:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009c6c:	4656      	mov	r6, sl
 8009c6e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c72:	f7f6 ff91 	bl	8000b98 <__aeabi_d2iz>
 8009c76:	4605      	mov	r5, r0
 8009c78:	f7f6 fc74 	bl	8000564 <__aeabi_i2d>
 8009c7c:	4602      	mov	r2, r0
 8009c7e:	460b      	mov	r3, r1
 8009c80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c84:	f7f6 fb20 	bl	80002c8 <__aeabi_dsub>
 8009c88:	3530      	adds	r5, #48	@ 0x30
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009c92:	f806 5b01 	strb.w	r5, [r6], #1
 8009c96:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009c9a:	f7f6 ff3f 	bl	8000b1c <__aeabi_dcmplt>
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	d171      	bne.n	8009d86 <_dtoa_r+0x65e>
 8009ca2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ca6:	4911      	ldr	r1, [pc, #68]	@ (8009cec <_dtoa_r+0x5c4>)
 8009ca8:	2000      	movs	r0, #0
 8009caa:	f7f6 fb0d 	bl	80002c8 <__aeabi_dsub>
 8009cae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009cb2:	f7f6 ff33 	bl	8000b1c <__aeabi_dcmplt>
 8009cb6:	2800      	cmp	r0, #0
 8009cb8:	f040 8095 	bne.w	8009de6 <_dtoa_r+0x6be>
 8009cbc:	42a6      	cmp	r6, r4
 8009cbe:	f43f af50 	beq.w	8009b62 <_dtoa_r+0x43a>
 8009cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8009cf0 <_dtoa_r+0x5c8>)
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f7f6 fcb5 	bl	8000638 <__aeabi_dmul>
 8009cce:	4b08      	ldr	r3, [pc, #32]	@ (8009cf0 <_dtoa_r+0x5c8>)
 8009cd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009cd4:	2200      	movs	r2, #0
 8009cd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cda:	f7f6 fcad 	bl	8000638 <__aeabi_dmul>
 8009cde:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009ce2:	e7c4      	b.n	8009c6e <_dtoa_r+0x546>
 8009ce4:	0800d638 	.word	0x0800d638
 8009ce8:	0800d610 	.word	0x0800d610
 8009cec:	3ff00000 	.word	0x3ff00000
 8009cf0:	40240000 	.word	0x40240000
 8009cf4:	401c0000 	.word	0x401c0000
 8009cf8:	40140000 	.word	0x40140000
 8009cfc:	3fe00000 	.word	0x3fe00000
 8009d00:	4631      	mov	r1, r6
 8009d02:	4628      	mov	r0, r5
 8009d04:	f7f6 fc98 	bl	8000638 <__aeabi_dmul>
 8009d08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009d0c:	9415      	str	r4, [sp, #84]	@ 0x54
 8009d0e:	4656      	mov	r6, sl
 8009d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d14:	f7f6 ff40 	bl	8000b98 <__aeabi_d2iz>
 8009d18:	4605      	mov	r5, r0
 8009d1a:	f7f6 fc23 	bl	8000564 <__aeabi_i2d>
 8009d1e:	4602      	mov	r2, r0
 8009d20:	460b      	mov	r3, r1
 8009d22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d26:	f7f6 facf 	bl	80002c8 <__aeabi_dsub>
 8009d2a:	3530      	adds	r5, #48	@ 0x30
 8009d2c:	f806 5b01 	strb.w	r5, [r6], #1
 8009d30:	4602      	mov	r2, r0
 8009d32:	460b      	mov	r3, r1
 8009d34:	42a6      	cmp	r6, r4
 8009d36:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009d3a:	f04f 0200 	mov.w	r2, #0
 8009d3e:	d124      	bne.n	8009d8a <_dtoa_r+0x662>
 8009d40:	4bac      	ldr	r3, [pc, #688]	@ (8009ff4 <_dtoa_r+0x8cc>)
 8009d42:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8009d46:	f7f6 fac1 	bl	80002cc <__adddf3>
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	460b      	mov	r3, r1
 8009d4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d52:	f7f6 ff01 	bl	8000b58 <__aeabi_dcmpgt>
 8009d56:	2800      	cmp	r0, #0
 8009d58:	d145      	bne.n	8009de6 <_dtoa_r+0x6be>
 8009d5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009d5e:	49a5      	ldr	r1, [pc, #660]	@ (8009ff4 <_dtoa_r+0x8cc>)
 8009d60:	2000      	movs	r0, #0
 8009d62:	f7f6 fab1 	bl	80002c8 <__aeabi_dsub>
 8009d66:	4602      	mov	r2, r0
 8009d68:	460b      	mov	r3, r1
 8009d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d6e:	f7f6 fed5 	bl	8000b1c <__aeabi_dcmplt>
 8009d72:	2800      	cmp	r0, #0
 8009d74:	f43f aef5 	beq.w	8009b62 <_dtoa_r+0x43a>
 8009d78:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8009d7a:	1e73      	subs	r3, r6, #1
 8009d7c:	9315      	str	r3, [sp, #84]	@ 0x54
 8009d7e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009d82:	2b30      	cmp	r3, #48	@ 0x30
 8009d84:	d0f8      	beq.n	8009d78 <_dtoa_r+0x650>
 8009d86:	9f04      	ldr	r7, [sp, #16]
 8009d88:	e73e      	b.n	8009c08 <_dtoa_r+0x4e0>
 8009d8a:	4b9b      	ldr	r3, [pc, #620]	@ (8009ff8 <_dtoa_r+0x8d0>)
 8009d8c:	f7f6 fc54 	bl	8000638 <__aeabi_dmul>
 8009d90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009d94:	e7bc      	b.n	8009d10 <_dtoa_r+0x5e8>
 8009d96:	d10c      	bne.n	8009db2 <_dtoa_r+0x68a>
 8009d98:	4b98      	ldr	r3, [pc, #608]	@ (8009ffc <_dtoa_r+0x8d4>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009da0:	f7f6 fc4a 	bl	8000638 <__aeabi_dmul>
 8009da4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009da8:	f7f6 fecc 	bl	8000b44 <__aeabi_dcmpge>
 8009dac:	2800      	cmp	r0, #0
 8009dae:	f000 8157 	beq.w	800a060 <_dtoa_r+0x938>
 8009db2:	2400      	movs	r4, #0
 8009db4:	4625      	mov	r5, r4
 8009db6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009db8:	43db      	mvns	r3, r3
 8009dba:	9304      	str	r3, [sp, #16]
 8009dbc:	4656      	mov	r6, sl
 8009dbe:	2700      	movs	r7, #0
 8009dc0:	4621      	mov	r1, r4
 8009dc2:	4658      	mov	r0, fp
 8009dc4:	f000 fbb4 	bl	800a530 <_Bfree>
 8009dc8:	2d00      	cmp	r5, #0
 8009dca:	d0dc      	beq.n	8009d86 <_dtoa_r+0x65e>
 8009dcc:	b12f      	cbz	r7, 8009dda <_dtoa_r+0x6b2>
 8009dce:	42af      	cmp	r7, r5
 8009dd0:	d003      	beq.n	8009dda <_dtoa_r+0x6b2>
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	4658      	mov	r0, fp
 8009dd6:	f000 fbab 	bl	800a530 <_Bfree>
 8009dda:	4629      	mov	r1, r5
 8009ddc:	4658      	mov	r0, fp
 8009dde:	f000 fba7 	bl	800a530 <_Bfree>
 8009de2:	e7d0      	b.n	8009d86 <_dtoa_r+0x65e>
 8009de4:	9704      	str	r7, [sp, #16]
 8009de6:	4633      	mov	r3, r6
 8009de8:	461e      	mov	r6, r3
 8009dea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dee:	2a39      	cmp	r2, #57	@ 0x39
 8009df0:	d107      	bne.n	8009e02 <_dtoa_r+0x6da>
 8009df2:	459a      	cmp	sl, r3
 8009df4:	d1f8      	bne.n	8009de8 <_dtoa_r+0x6c0>
 8009df6:	9a04      	ldr	r2, [sp, #16]
 8009df8:	3201      	adds	r2, #1
 8009dfa:	9204      	str	r2, [sp, #16]
 8009dfc:	2230      	movs	r2, #48	@ 0x30
 8009dfe:	f88a 2000 	strb.w	r2, [sl]
 8009e02:	781a      	ldrb	r2, [r3, #0]
 8009e04:	3201      	adds	r2, #1
 8009e06:	701a      	strb	r2, [r3, #0]
 8009e08:	e7bd      	b.n	8009d86 <_dtoa_r+0x65e>
 8009e0a:	4b7b      	ldr	r3, [pc, #492]	@ (8009ff8 <_dtoa_r+0x8d0>)
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f7f6 fc13 	bl	8000638 <__aeabi_dmul>
 8009e12:	2200      	movs	r2, #0
 8009e14:	2300      	movs	r3, #0
 8009e16:	4604      	mov	r4, r0
 8009e18:	460d      	mov	r5, r1
 8009e1a:	f7f6 fe75 	bl	8000b08 <__aeabi_dcmpeq>
 8009e1e:	2800      	cmp	r0, #0
 8009e20:	f43f aebb 	beq.w	8009b9a <_dtoa_r+0x472>
 8009e24:	e6f0      	b.n	8009c08 <_dtoa_r+0x4e0>
 8009e26:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009e28:	2a00      	cmp	r2, #0
 8009e2a:	f000 80db 	beq.w	8009fe4 <_dtoa_r+0x8bc>
 8009e2e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009e30:	2a01      	cmp	r2, #1
 8009e32:	f300 80bf 	bgt.w	8009fb4 <_dtoa_r+0x88c>
 8009e36:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009e38:	2a00      	cmp	r2, #0
 8009e3a:	f000 80b7 	beq.w	8009fac <_dtoa_r+0x884>
 8009e3e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009e42:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009e44:	4646      	mov	r6, r8
 8009e46:	9a08      	ldr	r2, [sp, #32]
 8009e48:	2101      	movs	r1, #1
 8009e4a:	441a      	add	r2, r3
 8009e4c:	4658      	mov	r0, fp
 8009e4e:	4498      	add	r8, r3
 8009e50:	9208      	str	r2, [sp, #32]
 8009e52:	f000 fc6b 	bl	800a72c <__i2b>
 8009e56:	4605      	mov	r5, r0
 8009e58:	b15e      	cbz	r6, 8009e72 <_dtoa_r+0x74a>
 8009e5a:	9b08      	ldr	r3, [sp, #32]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	dd08      	ble.n	8009e72 <_dtoa_r+0x74a>
 8009e60:	42b3      	cmp	r3, r6
 8009e62:	9a08      	ldr	r2, [sp, #32]
 8009e64:	bfa8      	it	ge
 8009e66:	4633      	movge	r3, r6
 8009e68:	eba8 0803 	sub.w	r8, r8, r3
 8009e6c:	1af6      	subs	r6, r6, r3
 8009e6e:	1ad3      	subs	r3, r2, r3
 8009e70:	9308      	str	r3, [sp, #32]
 8009e72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e74:	b1f3      	cbz	r3, 8009eb4 <_dtoa_r+0x78c>
 8009e76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	f000 80b7 	beq.w	8009fec <_dtoa_r+0x8c4>
 8009e7e:	b18c      	cbz	r4, 8009ea4 <_dtoa_r+0x77c>
 8009e80:	4629      	mov	r1, r5
 8009e82:	4622      	mov	r2, r4
 8009e84:	4658      	mov	r0, fp
 8009e86:	f000 fd11 	bl	800a8ac <__pow5mult>
 8009e8a:	464a      	mov	r2, r9
 8009e8c:	4601      	mov	r1, r0
 8009e8e:	4605      	mov	r5, r0
 8009e90:	4658      	mov	r0, fp
 8009e92:	f000 fc61 	bl	800a758 <__multiply>
 8009e96:	4649      	mov	r1, r9
 8009e98:	9004      	str	r0, [sp, #16]
 8009e9a:	4658      	mov	r0, fp
 8009e9c:	f000 fb48 	bl	800a530 <_Bfree>
 8009ea0:	9b04      	ldr	r3, [sp, #16]
 8009ea2:	4699      	mov	r9, r3
 8009ea4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ea6:	1b1a      	subs	r2, r3, r4
 8009ea8:	d004      	beq.n	8009eb4 <_dtoa_r+0x78c>
 8009eaa:	4649      	mov	r1, r9
 8009eac:	4658      	mov	r0, fp
 8009eae:	f000 fcfd 	bl	800a8ac <__pow5mult>
 8009eb2:	4681      	mov	r9, r0
 8009eb4:	2101      	movs	r1, #1
 8009eb6:	4658      	mov	r0, fp
 8009eb8:	f000 fc38 	bl	800a72c <__i2b>
 8009ebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ebe:	4604      	mov	r4, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f000 81cf 	beq.w	800a264 <_dtoa_r+0xb3c>
 8009ec6:	461a      	mov	r2, r3
 8009ec8:	4601      	mov	r1, r0
 8009eca:	4658      	mov	r0, fp
 8009ecc:	f000 fcee 	bl	800a8ac <__pow5mult>
 8009ed0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	4604      	mov	r4, r0
 8009ed6:	f300 8095 	bgt.w	800a004 <_dtoa_r+0x8dc>
 8009eda:	9b02      	ldr	r3, [sp, #8]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	f040 8087 	bne.w	8009ff0 <_dtoa_r+0x8c8>
 8009ee2:	9b03      	ldr	r3, [sp, #12]
 8009ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	f040 8089 	bne.w	800a000 <_dtoa_r+0x8d8>
 8009eee:	9b03      	ldr	r3, [sp, #12]
 8009ef0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ef4:	0d1b      	lsrs	r3, r3, #20
 8009ef6:	051b      	lsls	r3, r3, #20
 8009ef8:	b12b      	cbz	r3, 8009f06 <_dtoa_r+0x7de>
 8009efa:	9b08      	ldr	r3, [sp, #32]
 8009efc:	3301      	adds	r3, #1
 8009efe:	9308      	str	r3, [sp, #32]
 8009f00:	f108 0801 	add.w	r8, r8, #1
 8009f04:	2301      	movs	r3, #1
 8009f06:	930a      	str	r3, [sp, #40]	@ 0x28
 8009f08:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	f000 81b0 	beq.w	800a270 <_dtoa_r+0xb48>
 8009f10:	6923      	ldr	r3, [r4, #16]
 8009f12:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009f16:	6918      	ldr	r0, [r3, #16]
 8009f18:	f000 fbbc 	bl	800a694 <__hi0bits>
 8009f1c:	f1c0 0020 	rsb	r0, r0, #32
 8009f20:	9b08      	ldr	r3, [sp, #32]
 8009f22:	4418      	add	r0, r3
 8009f24:	f010 001f 	ands.w	r0, r0, #31
 8009f28:	d077      	beq.n	800a01a <_dtoa_r+0x8f2>
 8009f2a:	f1c0 0320 	rsb	r3, r0, #32
 8009f2e:	2b04      	cmp	r3, #4
 8009f30:	dd6b      	ble.n	800a00a <_dtoa_r+0x8e2>
 8009f32:	9b08      	ldr	r3, [sp, #32]
 8009f34:	f1c0 001c 	rsb	r0, r0, #28
 8009f38:	4403      	add	r3, r0
 8009f3a:	4480      	add	r8, r0
 8009f3c:	4406      	add	r6, r0
 8009f3e:	9308      	str	r3, [sp, #32]
 8009f40:	f1b8 0f00 	cmp.w	r8, #0
 8009f44:	dd05      	ble.n	8009f52 <_dtoa_r+0x82a>
 8009f46:	4649      	mov	r1, r9
 8009f48:	4642      	mov	r2, r8
 8009f4a:	4658      	mov	r0, fp
 8009f4c:	f000 fd08 	bl	800a960 <__lshift>
 8009f50:	4681      	mov	r9, r0
 8009f52:	9b08      	ldr	r3, [sp, #32]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	dd05      	ble.n	8009f64 <_dtoa_r+0x83c>
 8009f58:	4621      	mov	r1, r4
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	4658      	mov	r0, fp
 8009f5e:	f000 fcff 	bl	800a960 <__lshift>
 8009f62:	4604      	mov	r4, r0
 8009f64:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d059      	beq.n	800a01e <_dtoa_r+0x8f6>
 8009f6a:	4621      	mov	r1, r4
 8009f6c:	4648      	mov	r0, r9
 8009f6e:	f000 fd63 	bl	800aa38 <__mcmp>
 8009f72:	2800      	cmp	r0, #0
 8009f74:	da53      	bge.n	800a01e <_dtoa_r+0x8f6>
 8009f76:	1e7b      	subs	r3, r7, #1
 8009f78:	9304      	str	r3, [sp, #16]
 8009f7a:	4649      	mov	r1, r9
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	220a      	movs	r2, #10
 8009f80:	4658      	mov	r0, fp
 8009f82:	f000 faf7 	bl	800a574 <__multadd>
 8009f86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009f88:	4681      	mov	r9, r0
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	f000 8172 	beq.w	800a274 <_dtoa_r+0xb4c>
 8009f90:	2300      	movs	r3, #0
 8009f92:	4629      	mov	r1, r5
 8009f94:	220a      	movs	r2, #10
 8009f96:	4658      	mov	r0, fp
 8009f98:	f000 faec 	bl	800a574 <__multadd>
 8009f9c:	9b00      	ldr	r3, [sp, #0]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	4605      	mov	r5, r0
 8009fa2:	dc67      	bgt.n	800a074 <_dtoa_r+0x94c>
 8009fa4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fa6:	2b02      	cmp	r3, #2
 8009fa8:	dc41      	bgt.n	800a02e <_dtoa_r+0x906>
 8009faa:	e063      	b.n	800a074 <_dtoa_r+0x94c>
 8009fac:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009fae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009fb2:	e746      	b.n	8009e42 <_dtoa_r+0x71a>
 8009fb4:	9b07      	ldr	r3, [sp, #28]
 8009fb6:	1e5c      	subs	r4, r3, #1
 8009fb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fba:	42a3      	cmp	r3, r4
 8009fbc:	bfbf      	itttt	lt
 8009fbe:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009fc0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009fc2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009fc4:	1ae3      	sublt	r3, r4, r3
 8009fc6:	bfb4      	ite	lt
 8009fc8:	18d2      	addlt	r2, r2, r3
 8009fca:	1b1c      	subge	r4, r3, r4
 8009fcc:	9b07      	ldr	r3, [sp, #28]
 8009fce:	bfbc      	itt	lt
 8009fd0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009fd2:	2400      	movlt	r4, #0
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	bfb5      	itete	lt
 8009fd8:	eba8 0603 	sublt.w	r6, r8, r3
 8009fdc:	9b07      	ldrge	r3, [sp, #28]
 8009fde:	2300      	movlt	r3, #0
 8009fe0:	4646      	movge	r6, r8
 8009fe2:	e730      	b.n	8009e46 <_dtoa_r+0x71e>
 8009fe4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009fe6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009fe8:	4646      	mov	r6, r8
 8009fea:	e735      	b.n	8009e58 <_dtoa_r+0x730>
 8009fec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009fee:	e75c      	b.n	8009eaa <_dtoa_r+0x782>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	e788      	b.n	8009f06 <_dtoa_r+0x7de>
 8009ff4:	3fe00000 	.word	0x3fe00000
 8009ff8:	40240000 	.word	0x40240000
 8009ffc:	40140000 	.word	0x40140000
 800a000:	9b02      	ldr	r3, [sp, #8]
 800a002:	e780      	b.n	8009f06 <_dtoa_r+0x7de>
 800a004:	2300      	movs	r3, #0
 800a006:	930a      	str	r3, [sp, #40]	@ 0x28
 800a008:	e782      	b.n	8009f10 <_dtoa_r+0x7e8>
 800a00a:	d099      	beq.n	8009f40 <_dtoa_r+0x818>
 800a00c:	9a08      	ldr	r2, [sp, #32]
 800a00e:	331c      	adds	r3, #28
 800a010:	441a      	add	r2, r3
 800a012:	4498      	add	r8, r3
 800a014:	441e      	add	r6, r3
 800a016:	9208      	str	r2, [sp, #32]
 800a018:	e792      	b.n	8009f40 <_dtoa_r+0x818>
 800a01a:	4603      	mov	r3, r0
 800a01c:	e7f6      	b.n	800a00c <_dtoa_r+0x8e4>
 800a01e:	9b07      	ldr	r3, [sp, #28]
 800a020:	9704      	str	r7, [sp, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	dc20      	bgt.n	800a068 <_dtoa_r+0x940>
 800a026:	9300      	str	r3, [sp, #0]
 800a028:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	dd1e      	ble.n	800a06c <_dtoa_r+0x944>
 800a02e:	9b00      	ldr	r3, [sp, #0]
 800a030:	2b00      	cmp	r3, #0
 800a032:	f47f aec0 	bne.w	8009db6 <_dtoa_r+0x68e>
 800a036:	4621      	mov	r1, r4
 800a038:	2205      	movs	r2, #5
 800a03a:	4658      	mov	r0, fp
 800a03c:	f000 fa9a 	bl	800a574 <__multadd>
 800a040:	4601      	mov	r1, r0
 800a042:	4604      	mov	r4, r0
 800a044:	4648      	mov	r0, r9
 800a046:	f000 fcf7 	bl	800aa38 <__mcmp>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	f77f aeb3 	ble.w	8009db6 <_dtoa_r+0x68e>
 800a050:	4656      	mov	r6, sl
 800a052:	2331      	movs	r3, #49	@ 0x31
 800a054:	f806 3b01 	strb.w	r3, [r6], #1
 800a058:	9b04      	ldr	r3, [sp, #16]
 800a05a:	3301      	adds	r3, #1
 800a05c:	9304      	str	r3, [sp, #16]
 800a05e:	e6ae      	b.n	8009dbe <_dtoa_r+0x696>
 800a060:	9c07      	ldr	r4, [sp, #28]
 800a062:	9704      	str	r7, [sp, #16]
 800a064:	4625      	mov	r5, r4
 800a066:	e7f3      	b.n	800a050 <_dtoa_r+0x928>
 800a068:	9b07      	ldr	r3, [sp, #28]
 800a06a:	9300      	str	r3, [sp, #0]
 800a06c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a06e:	2b00      	cmp	r3, #0
 800a070:	f000 8104 	beq.w	800a27c <_dtoa_r+0xb54>
 800a074:	2e00      	cmp	r6, #0
 800a076:	dd05      	ble.n	800a084 <_dtoa_r+0x95c>
 800a078:	4629      	mov	r1, r5
 800a07a:	4632      	mov	r2, r6
 800a07c:	4658      	mov	r0, fp
 800a07e:	f000 fc6f 	bl	800a960 <__lshift>
 800a082:	4605      	mov	r5, r0
 800a084:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a086:	2b00      	cmp	r3, #0
 800a088:	d05a      	beq.n	800a140 <_dtoa_r+0xa18>
 800a08a:	6869      	ldr	r1, [r5, #4]
 800a08c:	4658      	mov	r0, fp
 800a08e:	f000 fa0f 	bl	800a4b0 <_Balloc>
 800a092:	4606      	mov	r6, r0
 800a094:	b928      	cbnz	r0, 800a0a2 <_dtoa_r+0x97a>
 800a096:	4b84      	ldr	r3, [pc, #528]	@ (800a2a8 <_dtoa_r+0xb80>)
 800a098:	4602      	mov	r2, r0
 800a09a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a09e:	f7ff bb5a 	b.w	8009756 <_dtoa_r+0x2e>
 800a0a2:	692a      	ldr	r2, [r5, #16]
 800a0a4:	3202      	adds	r2, #2
 800a0a6:	0092      	lsls	r2, r2, #2
 800a0a8:	f105 010c 	add.w	r1, r5, #12
 800a0ac:	300c      	adds	r0, #12
 800a0ae:	f002 fcb7 	bl	800ca20 <memcpy>
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	4631      	mov	r1, r6
 800a0b6:	4658      	mov	r0, fp
 800a0b8:	f000 fc52 	bl	800a960 <__lshift>
 800a0bc:	f10a 0301 	add.w	r3, sl, #1
 800a0c0:	9307      	str	r3, [sp, #28]
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	4453      	add	r3, sl
 800a0c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0c8:	9b02      	ldr	r3, [sp, #8]
 800a0ca:	f003 0301 	and.w	r3, r3, #1
 800a0ce:	462f      	mov	r7, r5
 800a0d0:	930a      	str	r3, [sp, #40]	@ 0x28
 800a0d2:	4605      	mov	r5, r0
 800a0d4:	9b07      	ldr	r3, [sp, #28]
 800a0d6:	4621      	mov	r1, r4
 800a0d8:	3b01      	subs	r3, #1
 800a0da:	4648      	mov	r0, r9
 800a0dc:	9300      	str	r3, [sp, #0]
 800a0de:	f7ff fa99 	bl	8009614 <quorem>
 800a0e2:	4639      	mov	r1, r7
 800a0e4:	9002      	str	r0, [sp, #8]
 800a0e6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a0ea:	4648      	mov	r0, r9
 800a0ec:	f000 fca4 	bl	800aa38 <__mcmp>
 800a0f0:	462a      	mov	r2, r5
 800a0f2:	9008      	str	r0, [sp, #32]
 800a0f4:	4621      	mov	r1, r4
 800a0f6:	4658      	mov	r0, fp
 800a0f8:	f000 fcba 	bl	800aa70 <__mdiff>
 800a0fc:	68c2      	ldr	r2, [r0, #12]
 800a0fe:	4606      	mov	r6, r0
 800a100:	bb02      	cbnz	r2, 800a144 <_dtoa_r+0xa1c>
 800a102:	4601      	mov	r1, r0
 800a104:	4648      	mov	r0, r9
 800a106:	f000 fc97 	bl	800aa38 <__mcmp>
 800a10a:	4602      	mov	r2, r0
 800a10c:	4631      	mov	r1, r6
 800a10e:	4658      	mov	r0, fp
 800a110:	920e      	str	r2, [sp, #56]	@ 0x38
 800a112:	f000 fa0d 	bl	800a530 <_Bfree>
 800a116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a118:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a11a:	9e07      	ldr	r6, [sp, #28]
 800a11c:	ea43 0102 	orr.w	r1, r3, r2
 800a120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a122:	4319      	orrs	r1, r3
 800a124:	d110      	bne.n	800a148 <_dtoa_r+0xa20>
 800a126:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a12a:	d029      	beq.n	800a180 <_dtoa_r+0xa58>
 800a12c:	9b08      	ldr	r3, [sp, #32]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	dd02      	ble.n	800a138 <_dtoa_r+0xa10>
 800a132:	9b02      	ldr	r3, [sp, #8]
 800a134:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800a138:	9b00      	ldr	r3, [sp, #0]
 800a13a:	f883 8000 	strb.w	r8, [r3]
 800a13e:	e63f      	b.n	8009dc0 <_dtoa_r+0x698>
 800a140:	4628      	mov	r0, r5
 800a142:	e7bb      	b.n	800a0bc <_dtoa_r+0x994>
 800a144:	2201      	movs	r2, #1
 800a146:	e7e1      	b.n	800a10c <_dtoa_r+0x9e4>
 800a148:	9b08      	ldr	r3, [sp, #32]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	db04      	blt.n	800a158 <_dtoa_r+0xa30>
 800a14e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a150:	430b      	orrs	r3, r1
 800a152:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a154:	430b      	orrs	r3, r1
 800a156:	d120      	bne.n	800a19a <_dtoa_r+0xa72>
 800a158:	2a00      	cmp	r2, #0
 800a15a:	dded      	ble.n	800a138 <_dtoa_r+0xa10>
 800a15c:	4649      	mov	r1, r9
 800a15e:	2201      	movs	r2, #1
 800a160:	4658      	mov	r0, fp
 800a162:	f000 fbfd 	bl	800a960 <__lshift>
 800a166:	4621      	mov	r1, r4
 800a168:	4681      	mov	r9, r0
 800a16a:	f000 fc65 	bl	800aa38 <__mcmp>
 800a16e:	2800      	cmp	r0, #0
 800a170:	dc03      	bgt.n	800a17a <_dtoa_r+0xa52>
 800a172:	d1e1      	bne.n	800a138 <_dtoa_r+0xa10>
 800a174:	f018 0f01 	tst.w	r8, #1
 800a178:	d0de      	beq.n	800a138 <_dtoa_r+0xa10>
 800a17a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a17e:	d1d8      	bne.n	800a132 <_dtoa_r+0xa0a>
 800a180:	9a00      	ldr	r2, [sp, #0]
 800a182:	2339      	movs	r3, #57	@ 0x39
 800a184:	7013      	strb	r3, [r2, #0]
 800a186:	4633      	mov	r3, r6
 800a188:	461e      	mov	r6, r3
 800a18a:	3b01      	subs	r3, #1
 800a18c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a190:	2a39      	cmp	r2, #57	@ 0x39
 800a192:	d052      	beq.n	800a23a <_dtoa_r+0xb12>
 800a194:	3201      	adds	r2, #1
 800a196:	701a      	strb	r2, [r3, #0]
 800a198:	e612      	b.n	8009dc0 <_dtoa_r+0x698>
 800a19a:	2a00      	cmp	r2, #0
 800a19c:	dd07      	ble.n	800a1ae <_dtoa_r+0xa86>
 800a19e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800a1a2:	d0ed      	beq.n	800a180 <_dtoa_r+0xa58>
 800a1a4:	9a00      	ldr	r2, [sp, #0]
 800a1a6:	f108 0301 	add.w	r3, r8, #1
 800a1aa:	7013      	strb	r3, [r2, #0]
 800a1ac:	e608      	b.n	8009dc0 <_dtoa_r+0x698>
 800a1ae:	9b07      	ldr	r3, [sp, #28]
 800a1b0:	9a07      	ldr	r2, [sp, #28]
 800a1b2:	f803 8c01 	strb.w	r8, [r3, #-1]
 800a1b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a1b8:	4293      	cmp	r3, r2
 800a1ba:	d028      	beq.n	800a20e <_dtoa_r+0xae6>
 800a1bc:	4649      	mov	r1, r9
 800a1be:	2300      	movs	r3, #0
 800a1c0:	220a      	movs	r2, #10
 800a1c2:	4658      	mov	r0, fp
 800a1c4:	f000 f9d6 	bl	800a574 <__multadd>
 800a1c8:	42af      	cmp	r7, r5
 800a1ca:	4681      	mov	r9, r0
 800a1cc:	f04f 0300 	mov.w	r3, #0
 800a1d0:	f04f 020a 	mov.w	r2, #10
 800a1d4:	4639      	mov	r1, r7
 800a1d6:	4658      	mov	r0, fp
 800a1d8:	d107      	bne.n	800a1ea <_dtoa_r+0xac2>
 800a1da:	f000 f9cb 	bl	800a574 <__multadd>
 800a1de:	4607      	mov	r7, r0
 800a1e0:	4605      	mov	r5, r0
 800a1e2:	9b07      	ldr	r3, [sp, #28]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	9307      	str	r3, [sp, #28]
 800a1e8:	e774      	b.n	800a0d4 <_dtoa_r+0x9ac>
 800a1ea:	f000 f9c3 	bl	800a574 <__multadd>
 800a1ee:	4629      	mov	r1, r5
 800a1f0:	4607      	mov	r7, r0
 800a1f2:	2300      	movs	r3, #0
 800a1f4:	220a      	movs	r2, #10
 800a1f6:	4658      	mov	r0, fp
 800a1f8:	f000 f9bc 	bl	800a574 <__multadd>
 800a1fc:	4605      	mov	r5, r0
 800a1fe:	e7f0      	b.n	800a1e2 <_dtoa_r+0xaba>
 800a200:	9b00      	ldr	r3, [sp, #0]
 800a202:	2b00      	cmp	r3, #0
 800a204:	bfcc      	ite	gt
 800a206:	461e      	movgt	r6, r3
 800a208:	2601      	movle	r6, #1
 800a20a:	4456      	add	r6, sl
 800a20c:	2700      	movs	r7, #0
 800a20e:	4649      	mov	r1, r9
 800a210:	2201      	movs	r2, #1
 800a212:	4658      	mov	r0, fp
 800a214:	f000 fba4 	bl	800a960 <__lshift>
 800a218:	4621      	mov	r1, r4
 800a21a:	4681      	mov	r9, r0
 800a21c:	f000 fc0c 	bl	800aa38 <__mcmp>
 800a220:	2800      	cmp	r0, #0
 800a222:	dcb0      	bgt.n	800a186 <_dtoa_r+0xa5e>
 800a224:	d102      	bne.n	800a22c <_dtoa_r+0xb04>
 800a226:	f018 0f01 	tst.w	r8, #1
 800a22a:	d1ac      	bne.n	800a186 <_dtoa_r+0xa5e>
 800a22c:	4633      	mov	r3, r6
 800a22e:	461e      	mov	r6, r3
 800a230:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a234:	2a30      	cmp	r2, #48	@ 0x30
 800a236:	d0fa      	beq.n	800a22e <_dtoa_r+0xb06>
 800a238:	e5c2      	b.n	8009dc0 <_dtoa_r+0x698>
 800a23a:	459a      	cmp	sl, r3
 800a23c:	d1a4      	bne.n	800a188 <_dtoa_r+0xa60>
 800a23e:	9b04      	ldr	r3, [sp, #16]
 800a240:	3301      	adds	r3, #1
 800a242:	9304      	str	r3, [sp, #16]
 800a244:	2331      	movs	r3, #49	@ 0x31
 800a246:	f88a 3000 	strb.w	r3, [sl]
 800a24a:	e5b9      	b.n	8009dc0 <_dtoa_r+0x698>
 800a24c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800a24e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800a2ac <_dtoa_r+0xb84>
 800a252:	b11b      	cbz	r3, 800a25c <_dtoa_r+0xb34>
 800a254:	f10a 0308 	add.w	r3, sl, #8
 800a258:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800a25a:	6013      	str	r3, [r2, #0]
 800a25c:	4650      	mov	r0, sl
 800a25e:	b019      	add	sp, #100	@ 0x64
 800a260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a266:	2b01      	cmp	r3, #1
 800a268:	f77f ae37 	ble.w	8009eda <_dtoa_r+0x7b2>
 800a26c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a26e:	930a      	str	r3, [sp, #40]	@ 0x28
 800a270:	2001      	movs	r0, #1
 800a272:	e655      	b.n	8009f20 <_dtoa_r+0x7f8>
 800a274:	9b00      	ldr	r3, [sp, #0]
 800a276:	2b00      	cmp	r3, #0
 800a278:	f77f aed6 	ble.w	800a028 <_dtoa_r+0x900>
 800a27c:	4656      	mov	r6, sl
 800a27e:	4621      	mov	r1, r4
 800a280:	4648      	mov	r0, r9
 800a282:	f7ff f9c7 	bl	8009614 <quorem>
 800a286:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800a28a:	f806 8b01 	strb.w	r8, [r6], #1
 800a28e:	9b00      	ldr	r3, [sp, #0]
 800a290:	eba6 020a 	sub.w	r2, r6, sl
 800a294:	4293      	cmp	r3, r2
 800a296:	ddb3      	ble.n	800a200 <_dtoa_r+0xad8>
 800a298:	4649      	mov	r1, r9
 800a29a:	2300      	movs	r3, #0
 800a29c:	220a      	movs	r2, #10
 800a29e:	4658      	mov	r0, fp
 800a2a0:	f000 f968 	bl	800a574 <__multadd>
 800a2a4:	4681      	mov	r9, r0
 800a2a6:	e7ea      	b.n	800a27e <_dtoa_r+0xb56>
 800a2a8:	0800d593 	.word	0x0800d593
 800a2ac:	0800d517 	.word	0x0800d517

0800a2b0 <_free_r>:
 800a2b0:	b538      	push	{r3, r4, r5, lr}
 800a2b2:	4605      	mov	r5, r0
 800a2b4:	2900      	cmp	r1, #0
 800a2b6:	d041      	beq.n	800a33c <_free_r+0x8c>
 800a2b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a2bc:	1f0c      	subs	r4, r1, #4
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	bfb8      	it	lt
 800a2c2:	18e4      	addlt	r4, r4, r3
 800a2c4:	f000 f8e8 	bl	800a498 <__malloc_lock>
 800a2c8:	4a1d      	ldr	r2, [pc, #116]	@ (800a340 <_free_r+0x90>)
 800a2ca:	6813      	ldr	r3, [r2, #0]
 800a2cc:	b933      	cbnz	r3, 800a2dc <_free_r+0x2c>
 800a2ce:	6063      	str	r3, [r4, #4]
 800a2d0:	6014      	str	r4, [r2, #0]
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2d8:	f000 b8e4 	b.w	800a4a4 <__malloc_unlock>
 800a2dc:	42a3      	cmp	r3, r4
 800a2de:	d908      	bls.n	800a2f2 <_free_r+0x42>
 800a2e0:	6820      	ldr	r0, [r4, #0]
 800a2e2:	1821      	adds	r1, r4, r0
 800a2e4:	428b      	cmp	r3, r1
 800a2e6:	bf01      	itttt	eq
 800a2e8:	6819      	ldreq	r1, [r3, #0]
 800a2ea:	685b      	ldreq	r3, [r3, #4]
 800a2ec:	1809      	addeq	r1, r1, r0
 800a2ee:	6021      	streq	r1, [r4, #0]
 800a2f0:	e7ed      	b.n	800a2ce <_free_r+0x1e>
 800a2f2:	461a      	mov	r2, r3
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	b10b      	cbz	r3, 800a2fc <_free_r+0x4c>
 800a2f8:	42a3      	cmp	r3, r4
 800a2fa:	d9fa      	bls.n	800a2f2 <_free_r+0x42>
 800a2fc:	6811      	ldr	r1, [r2, #0]
 800a2fe:	1850      	adds	r0, r2, r1
 800a300:	42a0      	cmp	r0, r4
 800a302:	d10b      	bne.n	800a31c <_free_r+0x6c>
 800a304:	6820      	ldr	r0, [r4, #0]
 800a306:	4401      	add	r1, r0
 800a308:	1850      	adds	r0, r2, r1
 800a30a:	4283      	cmp	r3, r0
 800a30c:	6011      	str	r1, [r2, #0]
 800a30e:	d1e0      	bne.n	800a2d2 <_free_r+0x22>
 800a310:	6818      	ldr	r0, [r3, #0]
 800a312:	685b      	ldr	r3, [r3, #4]
 800a314:	6053      	str	r3, [r2, #4]
 800a316:	4408      	add	r0, r1
 800a318:	6010      	str	r0, [r2, #0]
 800a31a:	e7da      	b.n	800a2d2 <_free_r+0x22>
 800a31c:	d902      	bls.n	800a324 <_free_r+0x74>
 800a31e:	230c      	movs	r3, #12
 800a320:	602b      	str	r3, [r5, #0]
 800a322:	e7d6      	b.n	800a2d2 <_free_r+0x22>
 800a324:	6820      	ldr	r0, [r4, #0]
 800a326:	1821      	adds	r1, r4, r0
 800a328:	428b      	cmp	r3, r1
 800a32a:	bf04      	itt	eq
 800a32c:	6819      	ldreq	r1, [r3, #0]
 800a32e:	685b      	ldreq	r3, [r3, #4]
 800a330:	6063      	str	r3, [r4, #4]
 800a332:	bf04      	itt	eq
 800a334:	1809      	addeq	r1, r1, r0
 800a336:	6021      	streq	r1, [r4, #0]
 800a338:	6054      	str	r4, [r2, #4]
 800a33a:	e7ca      	b.n	800a2d2 <_free_r+0x22>
 800a33c:	bd38      	pop	{r3, r4, r5, pc}
 800a33e:	bf00      	nop
 800a340:	200005ec 	.word	0x200005ec

0800a344 <malloc>:
 800a344:	4b02      	ldr	r3, [pc, #8]	@ (800a350 <malloc+0xc>)
 800a346:	4601      	mov	r1, r0
 800a348:	6818      	ldr	r0, [r3, #0]
 800a34a:	f000 b825 	b.w	800a398 <_malloc_r>
 800a34e:	bf00      	nop
 800a350:	20000090 	.word	0x20000090

0800a354 <sbrk_aligned>:
 800a354:	b570      	push	{r4, r5, r6, lr}
 800a356:	4e0f      	ldr	r6, [pc, #60]	@ (800a394 <sbrk_aligned+0x40>)
 800a358:	460c      	mov	r4, r1
 800a35a:	6831      	ldr	r1, [r6, #0]
 800a35c:	4605      	mov	r5, r0
 800a35e:	b911      	cbnz	r1, 800a366 <sbrk_aligned+0x12>
 800a360:	f002 fb4e 	bl	800ca00 <_sbrk_r>
 800a364:	6030      	str	r0, [r6, #0]
 800a366:	4621      	mov	r1, r4
 800a368:	4628      	mov	r0, r5
 800a36a:	f002 fb49 	bl	800ca00 <_sbrk_r>
 800a36e:	1c43      	adds	r3, r0, #1
 800a370:	d103      	bne.n	800a37a <sbrk_aligned+0x26>
 800a372:	f04f 34ff 	mov.w	r4, #4294967295
 800a376:	4620      	mov	r0, r4
 800a378:	bd70      	pop	{r4, r5, r6, pc}
 800a37a:	1cc4      	adds	r4, r0, #3
 800a37c:	f024 0403 	bic.w	r4, r4, #3
 800a380:	42a0      	cmp	r0, r4
 800a382:	d0f8      	beq.n	800a376 <sbrk_aligned+0x22>
 800a384:	1a21      	subs	r1, r4, r0
 800a386:	4628      	mov	r0, r5
 800a388:	f002 fb3a 	bl	800ca00 <_sbrk_r>
 800a38c:	3001      	adds	r0, #1
 800a38e:	d1f2      	bne.n	800a376 <sbrk_aligned+0x22>
 800a390:	e7ef      	b.n	800a372 <sbrk_aligned+0x1e>
 800a392:	bf00      	nop
 800a394:	200005e8 	.word	0x200005e8

0800a398 <_malloc_r>:
 800a398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a39c:	1ccd      	adds	r5, r1, #3
 800a39e:	f025 0503 	bic.w	r5, r5, #3
 800a3a2:	3508      	adds	r5, #8
 800a3a4:	2d0c      	cmp	r5, #12
 800a3a6:	bf38      	it	cc
 800a3a8:	250c      	movcc	r5, #12
 800a3aa:	2d00      	cmp	r5, #0
 800a3ac:	4606      	mov	r6, r0
 800a3ae:	db01      	blt.n	800a3b4 <_malloc_r+0x1c>
 800a3b0:	42a9      	cmp	r1, r5
 800a3b2:	d904      	bls.n	800a3be <_malloc_r+0x26>
 800a3b4:	230c      	movs	r3, #12
 800a3b6:	6033      	str	r3, [r6, #0]
 800a3b8:	2000      	movs	r0, #0
 800a3ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a494 <_malloc_r+0xfc>
 800a3c2:	f000 f869 	bl	800a498 <__malloc_lock>
 800a3c6:	f8d8 3000 	ldr.w	r3, [r8]
 800a3ca:	461c      	mov	r4, r3
 800a3cc:	bb44      	cbnz	r4, 800a420 <_malloc_r+0x88>
 800a3ce:	4629      	mov	r1, r5
 800a3d0:	4630      	mov	r0, r6
 800a3d2:	f7ff ffbf 	bl	800a354 <sbrk_aligned>
 800a3d6:	1c43      	adds	r3, r0, #1
 800a3d8:	4604      	mov	r4, r0
 800a3da:	d158      	bne.n	800a48e <_malloc_r+0xf6>
 800a3dc:	f8d8 4000 	ldr.w	r4, [r8]
 800a3e0:	4627      	mov	r7, r4
 800a3e2:	2f00      	cmp	r7, #0
 800a3e4:	d143      	bne.n	800a46e <_malloc_r+0xd6>
 800a3e6:	2c00      	cmp	r4, #0
 800a3e8:	d04b      	beq.n	800a482 <_malloc_r+0xea>
 800a3ea:	6823      	ldr	r3, [r4, #0]
 800a3ec:	4639      	mov	r1, r7
 800a3ee:	4630      	mov	r0, r6
 800a3f0:	eb04 0903 	add.w	r9, r4, r3
 800a3f4:	f002 fb04 	bl	800ca00 <_sbrk_r>
 800a3f8:	4581      	cmp	r9, r0
 800a3fa:	d142      	bne.n	800a482 <_malloc_r+0xea>
 800a3fc:	6821      	ldr	r1, [r4, #0]
 800a3fe:	1a6d      	subs	r5, r5, r1
 800a400:	4629      	mov	r1, r5
 800a402:	4630      	mov	r0, r6
 800a404:	f7ff ffa6 	bl	800a354 <sbrk_aligned>
 800a408:	3001      	adds	r0, #1
 800a40a:	d03a      	beq.n	800a482 <_malloc_r+0xea>
 800a40c:	6823      	ldr	r3, [r4, #0]
 800a40e:	442b      	add	r3, r5
 800a410:	6023      	str	r3, [r4, #0]
 800a412:	f8d8 3000 	ldr.w	r3, [r8]
 800a416:	685a      	ldr	r2, [r3, #4]
 800a418:	bb62      	cbnz	r2, 800a474 <_malloc_r+0xdc>
 800a41a:	f8c8 7000 	str.w	r7, [r8]
 800a41e:	e00f      	b.n	800a440 <_malloc_r+0xa8>
 800a420:	6822      	ldr	r2, [r4, #0]
 800a422:	1b52      	subs	r2, r2, r5
 800a424:	d420      	bmi.n	800a468 <_malloc_r+0xd0>
 800a426:	2a0b      	cmp	r2, #11
 800a428:	d917      	bls.n	800a45a <_malloc_r+0xc2>
 800a42a:	1961      	adds	r1, r4, r5
 800a42c:	42a3      	cmp	r3, r4
 800a42e:	6025      	str	r5, [r4, #0]
 800a430:	bf18      	it	ne
 800a432:	6059      	strne	r1, [r3, #4]
 800a434:	6863      	ldr	r3, [r4, #4]
 800a436:	bf08      	it	eq
 800a438:	f8c8 1000 	streq.w	r1, [r8]
 800a43c:	5162      	str	r2, [r4, r5]
 800a43e:	604b      	str	r3, [r1, #4]
 800a440:	4630      	mov	r0, r6
 800a442:	f000 f82f 	bl	800a4a4 <__malloc_unlock>
 800a446:	f104 000b 	add.w	r0, r4, #11
 800a44a:	1d23      	adds	r3, r4, #4
 800a44c:	f020 0007 	bic.w	r0, r0, #7
 800a450:	1ac2      	subs	r2, r0, r3
 800a452:	bf1c      	itt	ne
 800a454:	1a1b      	subne	r3, r3, r0
 800a456:	50a3      	strne	r3, [r4, r2]
 800a458:	e7af      	b.n	800a3ba <_malloc_r+0x22>
 800a45a:	6862      	ldr	r2, [r4, #4]
 800a45c:	42a3      	cmp	r3, r4
 800a45e:	bf0c      	ite	eq
 800a460:	f8c8 2000 	streq.w	r2, [r8]
 800a464:	605a      	strne	r2, [r3, #4]
 800a466:	e7eb      	b.n	800a440 <_malloc_r+0xa8>
 800a468:	4623      	mov	r3, r4
 800a46a:	6864      	ldr	r4, [r4, #4]
 800a46c:	e7ae      	b.n	800a3cc <_malloc_r+0x34>
 800a46e:	463c      	mov	r4, r7
 800a470:	687f      	ldr	r7, [r7, #4]
 800a472:	e7b6      	b.n	800a3e2 <_malloc_r+0x4a>
 800a474:	461a      	mov	r2, r3
 800a476:	685b      	ldr	r3, [r3, #4]
 800a478:	42a3      	cmp	r3, r4
 800a47a:	d1fb      	bne.n	800a474 <_malloc_r+0xdc>
 800a47c:	2300      	movs	r3, #0
 800a47e:	6053      	str	r3, [r2, #4]
 800a480:	e7de      	b.n	800a440 <_malloc_r+0xa8>
 800a482:	230c      	movs	r3, #12
 800a484:	6033      	str	r3, [r6, #0]
 800a486:	4630      	mov	r0, r6
 800a488:	f000 f80c 	bl	800a4a4 <__malloc_unlock>
 800a48c:	e794      	b.n	800a3b8 <_malloc_r+0x20>
 800a48e:	6005      	str	r5, [r0, #0]
 800a490:	e7d6      	b.n	800a440 <_malloc_r+0xa8>
 800a492:	bf00      	nop
 800a494:	200005ec 	.word	0x200005ec

0800a498 <__malloc_lock>:
 800a498:	4801      	ldr	r0, [pc, #4]	@ (800a4a0 <__malloc_lock+0x8>)
 800a49a:	f7ff b8b2 	b.w	8009602 <__retarget_lock_acquire_recursive>
 800a49e:	bf00      	nop
 800a4a0:	200005e4 	.word	0x200005e4

0800a4a4 <__malloc_unlock>:
 800a4a4:	4801      	ldr	r0, [pc, #4]	@ (800a4ac <__malloc_unlock+0x8>)
 800a4a6:	f7ff b8ad 	b.w	8009604 <__retarget_lock_release_recursive>
 800a4aa:	bf00      	nop
 800a4ac:	200005e4 	.word	0x200005e4

0800a4b0 <_Balloc>:
 800a4b0:	b570      	push	{r4, r5, r6, lr}
 800a4b2:	69c6      	ldr	r6, [r0, #28]
 800a4b4:	4604      	mov	r4, r0
 800a4b6:	460d      	mov	r5, r1
 800a4b8:	b976      	cbnz	r6, 800a4d8 <_Balloc+0x28>
 800a4ba:	2010      	movs	r0, #16
 800a4bc:	f7ff ff42 	bl	800a344 <malloc>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	61e0      	str	r0, [r4, #28]
 800a4c4:	b920      	cbnz	r0, 800a4d0 <_Balloc+0x20>
 800a4c6:	4b18      	ldr	r3, [pc, #96]	@ (800a528 <_Balloc+0x78>)
 800a4c8:	4818      	ldr	r0, [pc, #96]	@ (800a52c <_Balloc+0x7c>)
 800a4ca:	216b      	movs	r1, #107	@ 0x6b
 800a4cc:	f002 fac0 	bl	800ca50 <__assert_func>
 800a4d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a4d4:	6006      	str	r6, [r0, #0]
 800a4d6:	60c6      	str	r6, [r0, #12]
 800a4d8:	69e6      	ldr	r6, [r4, #28]
 800a4da:	68f3      	ldr	r3, [r6, #12]
 800a4dc:	b183      	cbz	r3, 800a500 <_Balloc+0x50>
 800a4de:	69e3      	ldr	r3, [r4, #28]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a4e6:	b9b8      	cbnz	r0, 800a518 <_Balloc+0x68>
 800a4e8:	2101      	movs	r1, #1
 800a4ea:	fa01 f605 	lsl.w	r6, r1, r5
 800a4ee:	1d72      	adds	r2, r6, #5
 800a4f0:	0092      	lsls	r2, r2, #2
 800a4f2:	4620      	mov	r0, r4
 800a4f4:	f002 faca 	bl	800ca8c <_calloc_r>
 800a4f8:	b160      	cbz	r0, 800a514 <_Balloc+0x64>
 800a4fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a4fe:	e00e      	b.n	800a51e <_Balloc+0x6e>
 800a500:	2221      	movs	r2, #33	@ 0x21
 800a502:	2104      	movs	r1, #4
 800a504:	4620      	mov	r0, r4
 800a506:	f002 fac1 	bl	800ca8c <_calloc_r>
 800a50a:	69e3      	ldr	r3, [r4, #28]
 800a50c:	60f0      	str	r0, [r6, #12]
 800a50e:	68db      	ldr	r3, [r3, #12]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d1e4      	bne.n	800a4de <_Balloc+0x2e>
 800a514:	2000      	movs	r0, #0
 800a516:	bd70      	pop	{r4, r5, r6, pc}
 800a518:	6802      	ldr	r2, [r0, #0]
 800a51a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a51e:	2300      	movs	r3, #0
 800a520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a524:	e7f7      	b.n	800a516 <_Balloc+0x66>
 800a526:	bf00      	nop
 800a528:	0800d524 	.word	0x0800d524
 800a52c:	0800d5a4 	.word	0x0800d5a4

0800a530 <_Bfree>:
 800a530:	b570      	push	{r4, r5, r6, lr}
 800a532:	69c6      	ldr	r6, [r0, #28]
 800a534:	4605      	mov	r5, r0
 800a536:	460c      	mov	r4, r1
 800a538:	b976      	cbnz	r6, 800a558 <_Bfree+0x28>
 800a53a:	2010      	movs	r0, #16
 800a53c:	f7ff ff02 	bl	800a344 <malloc>
 800a540:	4602      	mov	r2, r0
 800a542:	61e8      	str	r0, [r5, #28]
 800a544:	b920      	cbnz	r0, 800a550 <_Bfree+0x20>
 800a546:	4b09      	ldr	r3, [pc, #36]	@ (800a56c <_Bfree+0x3c>)
 800a548:	4809      	ldr	r0, [pc, #36]	@ (800a570 <_Bfree+0x40>)
 800a54a:	218f      	movs	r1, #143	@ 0x8f
 800a54c:	f002 fa80 	bl	800ca50 <__assert_func>
 800a550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a554:	6006      	str	r6, [r0, #0]
 800a556:	60c6      	str	r6, [r0, #12]
 800a558:	b13c      	cbz	r4, 800a56a <_Bfree+0x3a>
 800a55a:	69eb      	ldr	r3, [r5, #28]
 800a55c:	6862      	ldr	r2, [r4, #4]
 800a55e:	68db      	ldr	r3, [r3, #12]
 800a560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a564:	6021      	str	r1, [r4, #0]
 800a566:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a56a:	bd70      	pop	{r4, r5, r6, pc}
 800a56c:	0800d524 	.word	0x0800d524
 800a570:	0800d5a4 	.word	0x0800d5a4

0800a574 <__multadd>:
 800a574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a578:	690d      	ldr	r5, [r1, #16]
 800a57a:	4607      	mov	r7, r0
 800a57c:	460c      	mov	r4, r1
 800a57e:	461e      	mov	r6, r3
 800a580:	f101 0c14 	add.w	ip, r1, #20
 800a584:	2000      	movs	r0, #0
 800a586:	f8dc 3000 	ldr.w	r3, [ip]
 800a58a:	b299      	uxth	r1, r3
 800a58c:	fb02 6101 	mla	r1, r2, r1, r6
 800a590:	0c1e      	lsrs	r6, r3, #16
 800a592:	0c0b      	lsrs	r3, r1, #16
 800a594:	fb02 3306 	mla	r3, r2, r6, r3
 800a598:	b289      	uxth	r1, r1
 800a59a:	3001      	adds	r0, #1
 800a59c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a5a0:	4285      	cmp	r5, r0
 800a5a2:	f84c 1b04 	str.w	r1, [ip], #4
 800a5a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a5aa:	dcec      	bgt.n	800a586 <__multadd+0x12>
 800a5ac:	b30e      	cbz	r6, 800a5f2 <__multadd+0x7e>
 800a5ae:	68a3      	ldr	r3, [r4, #8]
 800a5b0:	42ab      	cmp	r3, r5
 800a5b2:	dc19      	bgt.n	800a5e8 <__multadd+0x74>
 800a5b4:	6861      	ldr	r1, [r4, #4]
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	3101      	adds	r1, #1
 800a5ba:	f7ff ff79 	bl	800a4b0 <_Balloc>
 800a5be:	4680      	mov	r8, r0
 800a5c0:	b928      	cbnz	r0, 800a5ce <__multadd+0x5a>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a5f8 <__multadd+0x84>)
 800a5c6:	480d      	ldr	r0, [pc, #52]	@ (800a5fc <__multadd+0x88>)
 800a5c8:	21ba      	movs	r1, #186	@ 0xba
 800a5ca:	f002 fa41 	bl	800ca50 <__assert_func>
 800a5ce:	6922      	ldr	r2, [r4, #16]
 800a5d0:	3202      	adds	r2, #2
 800a5d2:	f104 010c 	add.w	r1, r4, #12
 800a5d6:	0092      	lsls	r2, r2, #2
 800a5d8:	300c      	adds	r0, #12
 800a5da:	f002 fa21 	bl	800ca20 <memcpy>
 800a5de:	4621      	mov	r1, r4
 800a5e0:	4638      	mov	r0, r7
 800a5e2:	f7ff ffa5 	bl	800a530 <_Bfree>
 800a5e6:	4644      	mov	r4, r8
 800a5e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a5ec:	3501      	adds	r5, #1
 800a5ee:	615e      	str	r6, [r3, #20]
 800a5f0:	6125      	str	r5, [r4, #16]
 800a5f2:	4620      	mov	r0, r4
 800a5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5f8:	0800d593 	.word	0x0800d593
 800a5fc:	0800d5a4 	.word	0x0800d5a4

0800a600 <__s2b>:
 800a600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a604:	460c      	mov	r4, r1
 800a606:	4615      	mov	r5, r2
 800a608:	461f      	mov	r7, r3
 800a60a:	2209      	movs	r2, #9
 800a60c:	3308      	adds	r3, #8
 800a60e:	4606      	mov	r6, r0
 800a610:	fb93 f3f2 	sdiv	r3, r3, r2
 800a614:	2100      	movs	r1, #0
 800a616:	2201      	movs	r2, #1
 800a618:	429a      	cmp	r2, r3
 800a61a:	db09      	blt.n	800a630 <__s2b+0x30>
 800a61c:	4630      	mov	r0, r6
 800a61e:	f7ff ff47 	bl	800a4b0 <_Balloc>
 800a622:	b940      	cbnz	r0, 800a636 <__s2b+0x36>
 800a624:	4602      	mov	r2, r0
 800a626:	4b19      	ldr	r3, [pc, #100]	@ (800a68c <__s2b+0x8c>)
 800a628:	4819      	ldr	r0, [pc, #100]	@ (800a690 <__s2b+0x90>)
 800a62a:	21d3      	movs	r1, #211	@ 0xd3
 800a62c:	f002 fa10 	bl	800ca50 <__assert_func>
 800a630:	0052      	lsls	r2, r2, #1
 800a632:	3101      	adds	r1, #1
 800a634:	e7f0      	b.n	800a618 <__s2b+0x18>
 800a636:	9b08      	ldr	r3, [sp, #32]
 800a638:	6143      	str	r3, [r0, #20]
 800a63a:	2d09      	cmp	r5, #9
 800a63c:	f04f 0301 	mov.w	r3, #1
 800a640:	6103      	str	r3, [r0, #16]
 800a642:	dd16      	ble.n	800a672 <__s2b+0x72>
 800a644:	f104 0909 	add.w	r9, r4, #9
 800a648:	46c8      	mov	r8, r9
 800a64a:	442c      	add	r4, r5
 800a64c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a650:	4601      	mov	r1, r0
 800a652:	3b30      	subs	r3, #48	@ 0x30
 800a654:	220a      	movs	r2, #10
 800a656:	4630      	mov	r0, r6
 800a658:	f7ff ff8c 	bl	800a574 <__multadd>
 800a65c:	45a0      	cmp	r8, r4
 800a65e:	d1f5      	bne.n	800a64c <__s2b+0x4c>
 800a660:	f1a5 0408 	sub.w	r4, r5, #8
 800a664:	444c      	add	r4, r9
 800a666:	1b2d      	subs	r5, r5, r4
 800a668:	1963      	adds	r3, r4, r5
 800a66a:	42bb      	cmp	r3, r7
 800a66c:	db04      	blt.n	800a678 <__s2b+0x78>
 800a66e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a672:	340a      	adds	r4, #10
 800a674:	2509      	movs	r5, #9
 800a676:	e7f6      	b.n	800a666 <__s2b+0x66>
 800a678:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a67c:	4601      	mov	r1, r0
 800a67e:	3b30      	subs	r3, #48	@ 0x30
 800a680:	220a      	movs	r2, #10
 800a682:	4630      	mov	r0, r6
 800a684:	f7ff ff76 	bl	800a574 <__multadd>
 800a688:	e7ee      	b.n	800a668 <__s2b+0x68>
 800a68a:	bf00      	nop
 800a68c:	0800d593 	.word	0x0800d593
 800a690:	0800d5a4 	.word	0x0800d5a4

0800a694 <__hi0bits>:
 800a694:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a698:	4603      	mov	r3, r0
 800a69a:	bf36      	itet	cc
 800a69c:	0403      	lslcc	r3, r0, #16
 800a69e:	2000      	movcs	r0, #0
 800a6a0:	2010      	movcc	r0, #16
 800a6a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a6a6:	bf3c      	itt	cc
 800a6a8:	021b      	lslcc	r3, r3, #8
 800a6aa:	3008      	addcc	r0, #8
 800a6ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a6b0:	bf3c      	itt	cc
 800a6b2:	011b      	lslcc	r3, r3, #4
 800a6b4:	3004      	addcc	r0, #4
 800a6b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a6ba:	bf3c      	itt	cc
 800a6bc:	009b      	lslcc	r3, r3, #2
 800a6be:	3002      	addcc	r0, #2
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	db05      	blt.n	800a6d0 <__hi0bits+0x3c>
 800a6c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a6c8:	f100 0001 	add.w	r0, r0, #1
 800a6cc:	bf08      	it	eq
 800a6ce:	2020      	moveq	r0, #32
 800a6d0:	4770      	bx	lr

0800a6d2 <__lo0bits>:
 800a6d2:	6803      	ldr	r3, [r0, #0]
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	f013 0007 	ands.w	r0, r3, #7
 800a6da:	d00b      	beq.n	800a6f4 <__lo0bits+0x22>
 800a6dc:	07d9      	lsls	r1, r3, #31
 800a6de:	d421      	bmi.n	800a724 <__lo0bits+0x52>
 800a6e0:	0798      	lsls	r0, r3, #30
 800a6e2:	bf49      	itett	mi
 800a6e4:	085b      	lsrmi	r3, r3, #1
 800a6e6:	089b      	lsrpl	r3, r3, #2
 800a6e8:	2001      	movmi	r0, #1
 800a6ea:	6013      	strmi	r3, [r2, #0]
 800a6ec:	bf5c      	itt	pl
 800a6ee:	6013      	strpl	r3, [r2, #0]
 800a6f0:	2002      	movpl	r0, #2
 800a6f2:	4770      	bx	lr
 800a6f4:	b299      	uxth	r1, r3
 800a6f6:	b909      	cbnz	r1, 800a6fc <__lo0bits+0x2a>
 800a6f8:	0c1b      	lsrs	r3, r3, #16
 800a6fa:	2010      	movs	r0, #16
 800a6fc:	b2d9      	uxtb	r1, r3
 800a6fe:	b909      	cbnz	r1, 800a704 <__lo0bits+0x32>
 800a700:	3008      	adds	r0, #8
 800a702:	0a1b      	lsrs	r3, r3, #8
 800a704:	0719      	lsls	r1, r3, #28
 800a706:	bf04      	itt	eq
 800a708:	091b      	lsreq	r3, r3, #4
 800a70a:	3004      	addeq	r0, #4
 800a70c:	0799      	lsls	r1, r3, #30
 800a70e:	bf04      	itt	eq
 800a710:	089b      	lsreq	r3, r3, #2
 800a712:	3002      	addeq	r0, #2
 800a714:	07d9      	lsls	r1, r3, #31
 800a716:	d403      	bmi.n	800a720 <__lo0bits+0x4e>
 800a718:	085b      	lsrs	r3, r3, #1
 800a71a:	f100 0001 	add.w	r0, r0, #1
 800a71e:	d003      	beq.n	800a728 <__lo0bits+0x56>
 800a720:	6013      	str	r3, [r2, #0]
 800a722:	4770      	bx	lr
 800a724:	2000      	movs	r0, #0
 800a726:	4770      	bx	lr
 800a728:	2020      	movs	r0, #32
 800a72a:	4770      	bx	lr

0800a72c <__i2b>:
 800a72c:	b510      	push	{r4, lr}
 800a72e:	460c      	mov	r4, r1
 800a730:	2101      	movs	r1, #1
 800a732:	f7ff febd 	bl	800a4b0 <_Balloc>
 800a736:	4602      	mov	r2, r0
 800a738:	b928      	cbnz	r0, 800a746 <__i2b+0x1a>
 800a73a:	4b05      	ldr	r3, [pc, #20]	@ (800a750 <__i2b+0x24>)
 800a73c:	4805      	ldr	r0, [pc, #20]	@ (800a754 <__i2b+0x28>)
 800a73e:	f240 1145 	movw	r1, #325	@ 0x145
 800a742:	f002 f985 	bl	800ca50 <__assert_func>
 800a746:	2301      	movs	r3, #1
 800a748:	6144      	str	r4, [r0, #20]
 800a74a:	6103      	str	r3, [r0, #16]
 800a74c:	bd10      	pop	{r4, pc}
 800a74e:	bf00      	nop
 800a750:	0800d593 	.word	0x0800d593
 800a754:	0800d5a4 	.word	0x0800d5a4

0800a758 <__multiply>:
 800a758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a75c:	4614      	mov	r4, r2
 800a75e:	690a      	ldr	r2, [r1, #16]
 800a760:	6923      	ldr	r3, [r4, #16]
 800a762:	429a      	cmp	r2, r3
 800a764:	bfa8      	it	ge
 800a766:	4623      	movge	r3, r4
 800a768:	460f      	mov	r7, r1
 800a76a:	bfa4      	itt	ge
 800a76c:	460c      	movge	r4, r1
 800a76e:	461f      	movge	r7, r3
 800a770:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a774:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a778:	68a3      	ldr	r3, [r4, #8]
 800a77a:	6861      	ldr	r1, [r4, #4]
 800a77c:	eb0a 0609 	add.w	r6, sl, r9
 800a780:	42b3      	cmp	r3, r6
 800a782:	b085      	sub	sp, #20
 800a784:	bfb8      	it	lt
 800a786:	3101      	addlt	r1, #1
 800a788:	f7ff fe92 	bl	800a4b0 <_Balloc>
 800a78c:	b930      	cbnz	r0, 800a79c <__multiply+0x44>
 800a78e:	4602      	mov	r2, r0
 800a790:	4b44      	ldr	r3, [pc, #272]	@ (800a8a4 <__multiply+0x14c>)
 800a792:	4845      	ldr	r0, [pc, #276]	@ (800a8a8 <__multiply+0x150>)
 800a794:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a798:	f002 f95a 	bl	800ca50 <__assert_func>
 800a79c:	f100 0514 	add.w	r5, r0, #20
 800a7a0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a7a4:	462b      	mov	r3, r5
 800a7a6:	2200      	movs	r2, #0
 800a7a8:	4543      	cmp	r3, r8
 800a7aa:	d321      	bcc.n	800a7f0 <__multiply+0x98>
 800a7ac:	f107 0114 	add.w	r1, r7, #20
 800a7b0:	f104 0214 	add.w	r2, r4, #20
 800a7b4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a7b8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a7bc:	9302      	str	r3, [sp, #8]
 800a7be:	1b13      	subs	r3, r2, r4
 800a7c0:	3b15      	subs	r3, #21
 800a7c2:	f023 0303 	bic.w	r3, r3, #3
 800a7c6:	3304      	adds	r3, #4
 800a7c8:	f104 0715 	add.w	r7, r4, #21
 800a7cc:	42ba      	cmp	r2, r7
 800a7ce:	bf38      	it	cc
 800a7d0:	2304      	movcc	r3, #4
 800a7d2:	9301      	str	r3, [sp, #4]
 800a7d4:	9b02      	ldr	r3, [sp, #8]
 800a7d6:	9103      	str	r1, [sp, #12]
 800a7d8:	428b      	cmp	r3, r1
 800a7da:	d80c      	bhi.n	800a7f6 <__multiply+0x9e>
 800a7dc:	2e00      	cmp	r6, #0
 800a7de:	dd03      	ble.n	800a7e8 <__multiply+0x90>
 800a7e0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d05b      	beq.n	800a8a0 <__multiply+0x148>
 800a7e8:	6106      	str	r6, [r0, #16]
 800a7ea:	b005      	add	sp, #20
 800a7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f0:	f843 2b04 	str.w	r2, [r3], #4
 800a7f4:	e7d8      	b.n	800a7a8 <__multiply+0x50>
 800a7f6:	f8b1 a000 	ldrh.w	sl, [r1]
 800a7fa:	f1ba 0f00 	cmp.w	sl, #0
 800a7fe:	d024      	beq.n	800a84a <__multiply+0xf2>
 800a800:	f104 0e14 	add.w	lr, r4, #20
 800a804:	46a9      	mov	r9, r5
 800a806:	f04f 0c00 	mov.w	ip, #0
 800a80a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a80e:	f8d9 3000 	ldr.w	r3, [r9]
 800a812:	fa1f fb87 	uxth.w	fp, r7
 800a816:	b29b      	uxth	r3, r3
 800a818:	fb0a 330b 	mla	r3, sl, fp, r3
 800a81c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a820:	f8d9 7000 	ldr.w	r7, [r9]
 800a824:	4463      	add	r3, ip
 800a826:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a82a:	fb0a c70b 	mla	r7, sl, fp, ip
 800a82e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a832:	b29b      	uxth	r3, r3
 800a834:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a838:	4572      	cmp	r2, lr
 800a83a:	f849 3b04 	str.w	r3, [r9], #4
 800a83e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a842:	d8e2      	bhi.n	800a80a <__multiply+0xb2>
 800a844:	9b01      	ldr	r3, [sp, #4]
 800a846:	f845 c003 	str.w	ip, [r5, r3]
 800a84a:	9b03      	ldr	r3, [sp, #12]
 800a84c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a850:	3104      	adds	r1, #4
 800a852:	f1b9 0f00 	cmp.w	r9, #0
 800a856:	d021      	beq.n	800a89c <__multiply+0x144>
 800a858:	682b      	ldr	r3, [r5, #0]
 800a85a:	f104 0c14 	add.w	ip, r4, #20
 800a85e:	46ae      	mov	lr, r5
 800a860:	f04f 0a00 	mov.w	sl, #0
 800a864:	f8bc b000 	ldrh.w	fp, [ip]
 800a868:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a86c:	fb09 770b 	mla	r7, r9, fp, r7
 800a870:	4457      	add	r7, sl
 800a872:	b29b      	uxth	r3, r3
 800a874:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a878:	f84e 3b04 	str.w	r3, [lr], #4
 800a87c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a880:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a884:	f8be 3000 	ldrh.w	r3, [lr]
 800a888:	fb09 330a 	mla	r3, r9, sl, r3
 800a88c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a890:	4562      	cmp	r2, ip
 800a892:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a896:	d8e5      	bhi.n	800a864 <__multiply+0x10c>
 800a898:	9f01      	ldr	r7, [sp, #4]
 800a89a:	51eb      	str	r3, [r5, r7]
 800a89c:	3504      	adds	r5, #4
 800a89e:	e799      	b.n	800a7d4 <__multiply+0x7c>
 800a8a0:	3e01      	subs	r6, #1
 800a8a2:	e79b      	b.n	800a7dc <__multiply+0x84>
 800a8a4:	0800d593 	.word	0x0800d593
 800a8a8:	0800d5a4 	.word	0x0800d5a4

0800a8ac <__pow5mult>:
 800a8ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b0:	4615      	mov	r5, r2
 800a8b2:	f012 0203 	ands.w	r2, r2, #3
 800a8b6:	4607      	mov	r7, r0
 800a8b8:	460e      	mov	r6, r1
 800a8ba:	d007      	beq.n	800a8cc <__pow5mult+0x20>
 800a8bc:	4c25      	ldr	r4, [pc, #148]	@ (800a954 <__pow5mult+0xa8>)
 800a8be:	3a01      	subs	r2, #1
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a8c6:	f7ff fe55 	bl	800a574 <__multadd>
 800a8ca:	4606      	mov	r6, r0
 800a8cc:	10ad      	asrs	r5, r5, #2
 800a8ce:	d03d      	beq.n	800a94c <__pow5mult+0xa0>
 800a8d0:	69fc      	ldr	r4, [r7, #28]
 800a8d2:	b97c      	cbnz	r4, 800a8f4 <__pow5mult+0x48>
 800a8d4:	2010      	movs	r0, #16
 800a8d6:	f7ff fd35 	bl	800a344 <malloc>
 800a8da:	4602      	mov	r2, r0
 800a8dc:	61f8      	str	r0, [r7, #28]
 800a8de:	b928      	cbnz	r0, 800a8ec <__pow5mult+0x40>
 800a8e0:	4b1d      	ldr	r3, [pc, #116]	@ (800a958 <__pow5mult+0xac>)
 800a8e2:	481e      	ldr	r0, [pc, #120]	@ (800a95c <__pow5mult+0xb0>)
 800a8e4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a8e8:	f002 f8b2 	bl	800ca50 <__assert_func>
 800a8ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a8f0:	6004      	str	r4, [r0, #0]
 800a8f2:	60c4      	str	r4, [r0, #12]
 800a8f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a8f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a8fc:	b94c      	cbnz	r4, 800a912 <__pow5mult+0x66>
 800a8fe:	f240 2171 	movw	r1, #625	@ 0x271
 800a902:	4638      	mov	r0, r7
 800a904:	f7ff ff12 	bl	800a72c <__i2b>
 800a908:	2300      	movs	r3, #0
 800a90a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a90e:	4604      	mov	r4, r0
 800a910:	6003      	str	r3, [r0, #0]
 800a912:	f04f 0900 	mov.w	r9, #0
 800a916:	07eb      	lsls	r3, r5, #31
 800a918:	d50a      	bpl.n	800a930 <__pow5mult+0x84>
 800a91a:	4631      	mov	r1, r6
 800a91c:	4622      	mov	r2, r4
 800a91e:	4638      	mov	r0, r7
 800a920:	f7ff ff1a 	bl	800a758 <__multiply>
 800a924:	4631      	mov	r1, r6
 800a926:	4680      	mov	r8, r0
 800a928:	4638      	mov	r0, r7
 800a92a:	f7ff fe01 	bl	800a530 <_Bfree>
 800a92e:	4646      	mov	r6, r8
 800a930:	106d      	asrs	r5, r5, #1
 800a932:	d00b      	beq.n	800a94c <__pow5mult+0xa0>
 800a934:	6820      	ldr	r0, [r4, #0]
 800a936:	b938      	cbnz	r0, 800a948 <__pow5mult+0x9c>
 800a938:	4622      	mov	r2, r4
 800a93a:	4621      	mov	r1, r4
 800a93c:	4638      	mov	r0, r7
 800a93e:	f7ff ff0b 	bl	800a758 <__multiply>
 800a942:	6020      	str	r0, [r4, #0]
 800a944:	f8c0 9000 	str.w	r9, [r0]
 800a948:	4604      	mov	r4, r0
 800a94a:	e7e4      	b.n	800a916 <__pow5mult+0x6a>
 800a94c:	4630      	mov	r0, r6
 800a94e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a952:	bf00      	nop
 800a954:	0800d600 	.word	0x0800d600
 800a958:	0800d524 	.word	0x0800d524
 800a95c:	0800d5a4 	.word	0x0800d5a4

0800a960 <__lshift>:
 800a960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a964:	460c      	mov	r4, r1
 800a966:	6849      	ldr	r1, [r1, #4]
 800a968:	6923      	ldr	r3, [r4, #16]
 800a96a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a96e:	68a3      	ldr	r3, [r4, #8]
 800a970:	4607      	mov	r7, r0
 800a972:	4691      	mov	r9, r2
 800a974:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a978:	f108 0601 	add.w	r6, r8, #1
 800a97c:	42b3      	cmp	r3, r6
 800a97e:	db0b      	blt.n	800a998 <__lshift+0x38>
 800a980:	4638      	mov	r0, r7
 800a982:	f7ff fd95 	bl	800a4b0 <_Balloc>
 800a986:	4605      	mov	r5, r0
 800a988:	b948      	cbnz	r0, 800a99e <__lshift+0x3e>
 800a98a:	4602      	mov	r2, r0
 800a98c:	4b28      	ldr	r3, [pc, #160]	@ (800aa30 <__lshift+0xd0>)
 800a98e:	4829      	ldr	r0, [pc, #164]	@ (800aa34 <__lshift+0xd4>)
 800a990:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a994:	f002 f85c 	bl	800ca50 <__assert_func>
 800a998:	3101      	adds	r1, #1
 800a99a:	005b      	lsls	r3, r3, #1
 800a99c:	e7ee      	b.n	800a97c <__lshift+0x1c>
 800a99e:	2300      	movs	r3, #0
 800a9a0:	f100 0114 	add.w	r1, r0, #20
 800a9a4:	f100 0210 	add.w	r2, r0, #16
 800a9a8:	4618      	mov	r0, r3
 800a9aa:	4553      	cmp	r3, sl
 800a9ac:	db33      	blt.n	800aa16 <__lshift+0xb6>
 800a9ae:	6920      	ldr	r0, [r4, #16]
 800a9b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a9b4:	f104 0314 	add.w	r3, r4, #20
 800a9b8:	f019 091f 	ands.w	r9, r9, #31
 800a9bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a9c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a9c4:	d02b      	beq.n	800aa1e <__lshift+0xbe>
 800a9c6:	f1c9 0e20 	rsb	lr, r9, #32
 800a9ca:	468a      	mov	sl, r1
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	6818      	ldr	r0, [r3, #0]
 800a9d0:	fa00 f009 	lsl.w	r0, r0, r9
 800a9d4:	4310      	orrs	r0, r2
 800a9d6:	f84a 0b04 	str.w	r0, [sl], #4
 800a9da:	f853 2b04 	ldr.w	r2, [r3], #4
 800a9de:	459c      	cmp	ip, r3
 800a9e0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9e4:	d8f3      	bhi.n	800a9ce <__lshift+0x6e>
 800a9e6:	ebac 0304 	sub.w	r3, ip, r4
 800a9ea:	3b15      	subs	r3, #21
 800a9ec:	f023 0303 	bic.w	r3, r3, #3
 800a9f0:	3304      	adds	r3, #4
 800a9f2:	f104 0015 	add.w	r0, r4, #21
 800a9f6:	4584      	cmp	ip, r0
 800a9f8:	bf38      	it	cc
 800a9fa:	2304      	movcc	r3, #4
 800a9fc:	50ca      	str	r2, [r1, r3]
 800a9fe:	b10a      	cbz	r2, 800aa04 <__lshift+0xa4>
 800aa00:	f108 0602 	add.w	r6, r8, #2
 800aa04:	3e01      	subs	r6, #1
 800aa06:	4638      	mov	r0, r7
 800aa08:	612e      	str	r6, [r5, #16]
 800aa0a:	4621      	mov	r1, r4
 800aa0c:	f7ff fd90 	bl	800a530 <_Bfree>
 800aa10:	4628      	mov	r0, r5
 800aa12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa16:	f842 0f04 	str.w	r0, [r2, #4]!
 800aa1a:	3301      	adds	r3, #1
 800aa1c:	e7c5      	b.n	800a9aa <__lshift+0x4a>
 800aa1e:	3904      	subs	r1, #4
 800aa20:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa24:	f841 2f04 	str.w	r2, [r1, #4]!
 800aa28:	459c      	cmp	ip, r3
 800aa2a:	d8f9      	bhi.n	800aa20 <__lshift+0xc0>
 800aa2c:	e7ea      	b.n	800aa04 <__lshift+0xa4>
 800aa2e:	bf00      	nop
 800aa30:	0800d593 	.word	0x0800d593
 800aa34:	0800d5a4 	.word	0x0800d5a4

0800aa38 <__mcmp>:
 800aa38:	690a      	ldr	r2, [r1, #16]
 800aa3a:	4603      	mov	r3, r0
 800aa3c:	6900      	ldr	r0, [r0, #16]
 800aa3e:	1a80      	subs	r0, r0, r2
 800aa40:	b530      	push	{r4, r5, lr}
 800aa42:	d10e      	bne.n	800aa62 <__mcmp+0x2a>
 800aa44:	3314      	adds	r3, #20
 800aa46:	3114      	adds	r1, #20
 800aa48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800aa4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800aa50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800aa54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800aa58:	4295      	cmp	r5, r2
 800aa5a:	d003      	beq.n	800aa64 <__mcmp+0x2c>
 800aa5c:	d205      	bcs.n	800aa6a <__mcmp+0x32>
 800aa5e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa62:	bd30      	pop	{r4, r5, pc}
 800aa64:	42a3      	cmp	r3, r4
 800aa66:	d3f3      	bcc.n	800aa50 <__mcmp+0x18>
 800aa68:	e7fb      	b.n	800aa62 <__mcmp+0x2a>
 800aa6a:	2001      	movs	r0, #1
 800aa6c:	e7f9      	b.n	800aa62 <__mcmp+0x2a>
	...

0800aa70 <__mdiff>:
 800aa70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa74:	4689      	mov	r9, r1
 800aa76:	4606      	mov	r6, r0
 800aa78:	4611      	mov	r1, r2
 800aa7a:	4648      	mov	r0, r9
 800aa7c:	4614      	mov	r4, r2
 800aa7e:	f7ff ffdb 	bl	800aa38 <__mcmp>
 800aa82:	1e05      	subs	r5, r0, #0
 800aa84:	d112      	bne.n	800aaac <__mdiff+0x3c>
 800aa86:	4629      	mov	r1, r5
 800aa88:	4630      	mov	r0, r6
 800aa8a:	f7ff fd11 	bl	800a4b0 <_Balloc>
 800aa8e:	4602      	mov	r2, r0
 800aa90:	b928      	cbnz	r0, 800aa9e <__mdiff+0x2e>
 800aa92:	4b3f      	ldr	r3, [pc, #252]	@ (800ab90 <__mdiff+0x120>)
 800aa94:	f240 2137 	movw	r1, #567	@ 0x237
 800aa98:	483e      	ldr	r0, [pc, #248]	@ (800ab94 <__mdiff+0x124>)
 800aa9a:	f001 ffd9 	bl	800ca50 <__assert_func>
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aaa4:	4610      	mov	r0, r2
 800aaa6:	b003      	add	sp, #12
 800aaa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaac:	bfbc      	itt	lt
 800aaae:	464b      	movlt	r3, r9
 800aab0:	46a1      	movlt	r9, r4
 800aab2:	4630      	mov	r0, r6
 800aab4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aab8:	bfba      	itte	lt
 800aaba:	461c      	movlt	r4, r3
 800aabc:	2501      	movlt	r5, #1
 800aabe:	2500      	movge	r5, #0
 800aac0:	f7ff fcf6 	bl	800a4b0 <_Balloc>
 800aac4:	4602      	mov	r2, r0
 800aac6:	b918      	cbnz	r0, 800aad0 <__mdiff+0x60>
 800aac8:	4b31      	ldr	r3, [pc, #196]	@ (800ab90 <__mdiff+0x120>)
 800aaca:	f240 2145 	movw	r1, #581	@ 0x245
 800aace:	e7e3      	b.n	800aa98 <__mdiff+0x28>
 800aad0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800aad4:	6926      	ldr	r6, [r4, #16]
 800aad6:	60c5      	str	r5, [r0, #12]
 800aad8:	f109 0310 	add.w	r3, r9, #16
 800aadc:	f109 0514 	add.w	r5, r9, #20
 800aae0:	f104 0e14 	add.w	lr, r4, #20
 800aae4:	f100 0b14 	add.w	fp, r0, #20
 800aae8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800aaec:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800aaf0:	9301      	str	r3, [sp, #4]
 800aaf2:	46d9      	mov	r9, fp
 800aaf4:	f04f 0c00 	mov.w	ip, #0
 800aaf8:	9b01      	ldr	r3, [sp, #4]
 800aafa:	f85e 0b04 	ldr.w	r0, [lr], #4
 800aafe:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ab02:	9301      	str	r3, [sp, #4]
 800ab04:	fa1f f38a 	uxth.w	r3, sl
 800ab08:	4619      	mov	r1, r3
 800ab0a:	b283      	uxth	r3, r0
 800ab0c:	1acb      	subs	r3, r1, r3
 800ab0e:	0c00      	lsrs	r0, r0, #16
 800ab10:	4463      	add	r3, ip
 800ab12:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ab16:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ab20:	4576      	cmp	r6, lr
 800ab22:	f849 3b04 	str.w	r3, [r9], #4
 800ab26:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab2a:	d8e5      	bhi.n	800aaf8 <__mdiff+0x88>
 800ab2c:	1b33      	subs	r3, r6, r4
 800ab2e:	3b15      	subs	r3, #21
 800ab30:	f023 0303 	bic.w	r3, r3, #3
 800ab34:	3415      	adds	r4, #21
 800ab36:	3304      	adds	r3, #4
 800ab38:	42a6      	cmp	r6, r4
 800ab3a:	bf38      	it	cc
 800ab3c:	2304      	movcc	r3, #4
 800ab3e:	441d      	add	r5, r3
 800ab40:	445b      	add	r3, fp
 800ab42:	461e      	mov	r6, r3
 800ab44:	462c      	mov	r4, r5
 800ab46:	4544      	cmp	r4, r8
 800ab48:	d30e      	bcc.n	800ab68 <__mdiff+0xf8>
 800ab4a:	f108 0103 	add.w	r1, r8, #3
 800ab4e:	1b49      	subs	r1, r1, r5
 800ab50:	f021 0103 	bic.w	r1, r1, #3
 800ab54:	3d03      	subs	r5, #3
 800ab56:	45a8      	cmp	r8, r5
 800ab58:	bf38      	it	cc
 800ab5a:	2100      	movcc	r1, #0
 800ab5c:	440b      	add	r3, r1
 800ab5e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ab62:	b191      	cbz	r1, 800ab8a <__mdiff+0x11a>
 800ab64:	6117      	str	r7, [r2, #16]
 800ab66:	e79d      	b.n	800aaa4 <__mdiff+0x34>
 800ab68:	f854 1b04 	ldr.w	r1, [r4], #4
 800ab6c:	46e6      	mov	lr, ip
 800ab6e:	0c08      	lsrs	r0, r1, #16
 800ab70:	fa1c fc81 	uxtah	ip, ip, r1
 800ab74:	4471      	add	r1, lr
 800ab76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ab7a:	b289      	uxth	r1, r1
 800ab7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ab80:	f846 1b04 	str.w	r1, [r6], #4
 800ab84:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ab88:	e7dd      	b.n	800ab46 <__mdiff+0xd6>
 800ab8a:	3f01      	subs	r7, #1
 800ab8c:	e7e7      	b.n	800ab5e <__mdiff+0xee>
 800ab8e:	bf00      	nop
 800ab90:	0800d593 	.word	0x0800d593
 800ab94:	0800d5a4 	.word	0x0800d5a4

0800ab98 <__ulp>:
 800ab98:	b082      	sub	sp, #8
 800ab9a:	ed8d 0b00 	vstr	d0, [sp]
 800ab9e:	9a01      	ldr	r2, [sp, #4]
 800aba0:	4b0f      	ldr	r3, [pc, #60]	@ (800abe0 <__ulp+0x48>)
 800aba2:	4013      	ands	r3, r2
 800aba4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	dc08      	bgt.n	800abbe <__ulp+0x26>
 800abac:	425b      	negs	r3, r3
 800abae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800abb2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800abb6:	da04      	bge.n	800abc2 <__ulp+0x2a>
 800abb8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800abbc:	4113      	asrs	r3, r2
 800abbe:	2200      	movs	r2, #0
 800abc0:	e008      	b.n	800abd4 <__ulp+0x3c>
 800abc2:	f1a2 0314 	sub.w	r3, r2, #20
 800abc6:	2b1e      	cmp	r3, #30
 800abc8:	bfda      	itte	le
 800abca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800abce:	40da      	lsrle	r2, r3
 800abd0:	2201      	movgt	r2, #1
 800abd2:	2300      	movs	r3, #0
 800abd4:	4619      	mov	r1, r3
 800abd6:	4610      	mov	r0, r2
 800abd8:	ec41 0b10 	vmov	d0, r0, r1
 800abdc:	b002      	add	sp, #8
 800abde:	4770      	bx	lr
 800abe0:	7ff00000 	.word	0x7ff00000

0800abe4 <__b2d>:
 800abe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe8:	6906      	ldr	r6, [r0, #16]
 800abea:	f100 0814 	add.w	r8, r0, #20
 800abee:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800abf2:	1f37      	subs	r7, r6, #4
 800abf4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800abf8:	4610      	mov	r0, r2
 800abfa:	f7ff fd4b 	bl	800a694 <__hi0bits>
 800abfe:	f1c0 0320 	rsb	r3, r0, #32
 800ac02:	280a      	cmp	r0, #10
 800ac04:	600b      	str	r3, [r1, #0]
 800ac06:	491b      	ldr	r1, [pc, #108]	@ (800ac74 <__b2d+0x90>)
 800ac08:	dc15      	bgt.n	800ac36 <__b2d+0x52>
 800ac0a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ac0e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ac12:	45b8      	cmp	r8, r7
 800ac14:	ea43 0501 	orr.w	r5, r3, r1
 800ac18:	bf34      	ite	cc
 800ac1a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac1e:	2300      	movcs	r3, #0
 800ac20:	3015      	adds	r0, #21
 800ac22:	fa02 f000 	lsl.w	r0, r2, r0
 800ac26:	fa23 f30c 	lsr.w	r3, r3, ip
 800ac2a:	4303      	orrs	r3, r0
 800ac2c:	461c      	mov	r4, r3
 800ac2e:	ec45 4b10 	vmov	d0, r4, r5
 800ac32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac36:	45b8      	cmp	r8, r7
 800ac38:	bf3a      	itte	cc
 800ac3a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ac3e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ac42:	2300      	movcs	r3, #0
 800ac44:	380b      	subs	r0, #11
 800ac46:	d012      	beq.n	800ac6e <__b2d+0x8a>
 800ac48:	f1c0 0120 	rsb	r1, r0, #32
 800ac4c:	fa23 f401 	lsr.w	r4, r3, r1
 800ac50:	4082      	lsls	r2, r0
 800ac52:	4322      	orrs	r2, r4
 800ac54:	4547      	cmp	r7, r8
 800ac56:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ac5a:	bf8c      	ite	hi
 800ac5c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ac60:	2200      	movls	r2, #0
 800ac62:	4083      	lsls	r3, r0
 800ac64:	40ca      	lsrs	r2, r1
 800ac66:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ac6a:	4313      	orrs	r3, r2
 800ac6c:	e7de      	b.n	800ac2c <__b2d+0x48>
 800ac6e:	ea42 0501 	orr.w	r5, r2, r1
 800ac72:	e7db      	b.n	800ac2c <__b2d+0x48>
 800ac74:	3ff00000 	.word	0x3ff00000

0800ac78 <__d2b>:
 800ac78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ac7c:	460f      	mov	r7, r1
 800ac7e:	2101      	movs	r1, #1
 800ac80:	ec59 8b10 	vmov	r8, r9, d0
 800ac84:	4616      	mov	r6, r2
 800ac86:	f7ff fc13 	bl	800a4b0 <_Balloc>
 800ac8a:	4604      	mov	r4, r0
 800ac8c:	b930      	cbnz	r0, 800ac9c <__d2b+0x24>
 800ac8e:	4602      	mov	r2, r0
 800ac90:	4b23      	ldr	r3, [pc, #140]	@ (800ad20 <__d2b+0xa8>)
 800ac92:	4824      	ldr	r0, [pc, #144]	@ (800ad24 <__d2b+0xac>)
 800ac94:	f240 310f 	movw	r1, #783	@ 0x30f
 800ac98:	f001 feda 	bl	800ca50 <__assert_func>
 800ac9c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800aca0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800aca4:	b10d      	cbz	r5, 800acaa <__d2b+0x32>
 800aca6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acaa:	9301      	str	r3, [sp, #4]
 800acac:	f1b8 0300 	subs.w	r3, r8, #0
 800acb0:	d023      	beq.n	800acfa <__d2b+0x82>
 800acb2:	4668      	mov	r0, sp
 800acb4:	9300      	str	r3, [sp, #0]
 800acb6:	f7ff fd0c 	bl	800a6d2 <__lo0bits>
 800acba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800acbe:	b1d0      	cbz	r0, 800acf6 <__d2b+0x7e>
 800acc0:	f1c0 0320 	rsb	r3, r0, #32
 800acc4:	fa02 f303 	lsl.w	r3, r2, r3
 800acc8:	430b      	orrs	r3, r1
 800acca:	40c2      	lsrs	r2, r0
 800accc:	6163      	str	r3, [r4, #20]
 800acce:	9201      	str	r2, [sp, #4]
 800acd0:	9b01      	ldr	r3, [sp, #4]
 800acd2:	61a3      	str	r3, [r4, #24]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	bf0c      	ite	eq
 800acd8:	2201      	moveq	r2, #1
 800acda:	2202      	movne	r2, #2
 800acdc:	6122      	str	r2, [r4, #16]
 800acde:	b1a5      	cbz	r5, 800ad0a <__d2b+0x92>
 800ace0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ace4:	4405      	add	r5, r0
 800ace6:	603d      	str	r5, [r7, #0]
 800ace8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800acec:	6030      	str	r0, [r6, #0]
 800acee:	4620      	mov	r0, r4
 800acf0:	b003      	add	sp, #12
 800acf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acf6:	6161      	str	r1, [r4, #20]
 800acf8:	e7ea      	b.n	800acd0 <__d2b+0x58>
 800acfa:	a801      	add	r0, sp, #4
 800acfc:	f7ff fce9 	bl	800a6d2 <__lo0bits>
 800ad00:	9b01      	ldr	r3, [sp, #4]
 800ad02:	6163      	str	r3, [r4, #20]
 800ad04:	3020      	adds	r0, #32
 800ad06:	2201      	movs	r2, #1
 800ad08:	e7e8      	b.n	800acdc <__d2b+0x64>
 800ad0a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ad0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ad12:	6038      	str	r0, [r7, #0]
 800ad14:	6918      	ldr	r0, [r3, #16]
 800ad16:	f7ff fcbd 	bl	800a694 <__hi0bits>
 800ad1a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ad1e:	e7e5      	b.n	800acec <__d2b+0x74>
 800ad20:	0800d593 	.word	0x0800d593
 800ad24:	0800d5a4 	.word	0x0800d5a4

0800ad28 <__ratio>:
 800ad28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2c:	b085      	sub	sp, #20
 800ad2e:	e9cd 1000 	strd	r1, r0, [sp]
 800ad32:	a902      	add	r1, sp, #8
 800ad34:	f7ff ff56 	bl	800abe4 <__b2d>
 800ad38:	9800      	ldr	r0, [sp, #0]
 800ad3a:	a903      	add	r1, sp, #12
 800ad3c:	ec55 4b10 	vmov	r4, r5, d0
 800ad40:	f7ff ff50 	bl	800abe4 <__b2d>
 800ad44:	9b01      	ldr	r3, [sp, #4]
 800ad46:	6919      	ldr	r1, [r3, #16]
 800ad48:	9b00      	ldr	r3, [sp, #0]
 800ad4a:	691b      	ldr	r3, [r3, #16]
 800ad4c:	1ac9      	subs	r1, r1, r3
 800ad4e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ad52:	1a9b      	subs	r3, r3, r2
 800ad54:	ec5b ab10 	vmov	sl, fp, d0
 800ad58:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	bfce      	itee	gt
 800ad60:	462a      	movgt	r2, r5
 800ad62:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ad66:	465a      	movle	r2, fp
 800ad68:	462f      	mov	r7, r5
 800ad6a:	46d9      	mov	r9, fp
 800ad6c:	bfcc      	ite	gt
 800ad6e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ad72:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ad76:	464b      	mov	r3, r9
 800ad78:	4652      	mov	r2, sl
 800ad7a:	4620      	mov	r0, r4
 800ad7c:	4639      	mov	r1, r7
 800ad7e:	f7f5 fd85 	bl	800088c <__aeabi_ddiv>
 800ad82:	ec41 0b10 	vmov	d0, r0, r1
 800ad86:	b005      	add	sp, #20
 800ad88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ad8c <__copybits>:
 800ad8c:	3901      	subs	r1, #1
 800ad8e:	b570      	push	{r4, r5, r6, lr}
 800ad90:	1149      	asrs	r1, r1, #5
 800ad92:	6914      	ldr	r4, [r2, #16]
 800ad94:	3101      	adds	r1, #1
 800ad96:	f102 0314 	add.w	r3, r2, #20
 800ad9a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ad9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ada2:	1f05      	subs	r5, r0, #4
 800ada4:	42a3      	cmp	r3, r4
 800ada6:	d30c      	bcc.n	800adc2 <__copybits+0x36>
 800ada8:	1aa3      	subs	r3, r4, r2
 800adaa:	3b11      	subs	r3, #17
 800adac:	f023 0303 	bic.w	r3, r3, #3
 800adb0:	3211      	adds	r2, #17
 800adb2:	42a2      	cmp	r2, r4
 800adb4:	bf88      	it	hi
 800adb6:	2300      	movhi	r3, #0
 800adb8:	4418      	add	r0, r3
 800adba:	2300      	movs	r3, #0
 800adbc:	4288      	cmp	r0, r1
 800adbe:	d305      	bcc.n	800adcc <__copybits+0x40>
 800adc0:	bd70      	pop	{r4, r5, r6, pc}
 800adc2:	f853 6b04 	ldr.w	r6, [r3], #4
 800adc6:	f845 6f04 	str.w	r6, [r5, #4]!
 800adca:	e7eb      	b.n	800ada4 <__copybits+0x18>
 800adcc:	f840 3b04 	str.w	r3, [r0], #4
 800add0:	e7f4      	b.n	800adbc <__copybits+0x30>

0800add2 <__any_on>:
 800add2:	f100 0214 	add.w	r2, r0, #20
 800add6:	6900      	ldr	r0, [r0, #16]
 800add8:	114b      	asrs	r3, r1, #5
 800adda:	4298      	cmp	r0, r3
 800addc:	b510      	push	{r4, lr}
 800adde:	db11      	blt.n	800ae04 <__any_on+0x32>
 800ade0:	dd0a      	ble.n	800adf8 <__any_on+0x26>
 800ade2:	f011 011f 	ands.w	r1, r1, #31
 800ade6:	d007      	beq.n	800adf8 <__any_on+0x26>
 800ade8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800adec:	fa24 f001 	lsr.w	r0, r4, r1
 800adf0:	fa00 f101 	lsl.w	r1, r0, r1
 800adf4:	428c      	cmp	r4, r1
 800adf6:	d10b      	bne.n	800ae10 <__any_on+0x3e>
 800adf8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800adfc:	4293      	cmp	r3, r2
 800adfe:	d803      	bhi.n	800ae08 <__any_on+0x36>
 800ae00:	2000      	movs	r0, #0
 800ae02:	bd10      	pop	{r4, pc}
 800ae04:	4603      	mov	r3, r0
 800ae06:	e7f7      	b.n	800adf8 <__any_on+0x26>
 800ae08:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ae0c:	2900      	cmp	r1, #0
 800ae0e:	d0f5      	beq.n	800adfc <__any_on+0x2a>
 800ae10:	2001      	movs	r0, #1
 800ae12:	e7f6      	b.n	800ae02 <__any_on+0x30>

0800ae14 <sulp>:
 800ae14:	b570      	push	{r4, r5, r6, lr}
 800ae16:	4604      	mov	r4, r0
 800ae18:	460d      	mov	r5, r1
 800ae1a:	ec45 4b10 	vmov	d0, r4, r5
 800ae1e:	4616      	mov	r6, r2
 800ae20:	f7ff feba 	bl	800ab98 <__ulp>
 800ae24:	ec51 0b10 	vmov	r0, r1, d0
 800ae28:	b17e      	cbz	r6, 800ae4a <sulp+0x36>
 800ae2a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ae2e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	dd09      	ble.n	800ae4a <sulp+0x36>
 800ae36:	051b      	lsls	r3, r3, #20
 800ae38:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ae3c:	2400      	movs	r4, #0
 800ae3e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ae42:	4622      	mov	r2, r4
 800ae44:	462b      	mov	r3, r5
 800ae46:	f7f5 fbf7 	bl	8000638 <__aeabi_dmul>
 800ae4a:	ec41 0b10 	vmov	d0, r0, r1
 800ae4e:	bd70      	pop	{r4, r5, r6, pc}

0800ae50 <_strtod_l>:
 800ae50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae54:	b09f      	sub	sp, #124	@ 0x7c
 800ae56:	460c      	mov	r4, r1
 800ae58:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ae5e:	9005      	str	r0, [sp, #20]
 800ae60:	f04f 0a00 	mov.w	sl, #0
 800ae64:	f04f 0b00 	mov.w	fp, #0
 800ae68:	460a      	mov	r2, r1
 800ae6a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae6c:	7811      	ldrb	r1, [r2, #0]
 800ae6e:	292b      	cmp	r1, #43	@ 0x2b
 800ae70:	d04a      	beq.n	800af08 <_strtod_l+0xb8>
 800ae72:	d838      	bhi.n	800aee6 <_strtod_l+0x96>
 800ae74:	290d      	cmp	r1, #13
 800ae76:	d832      	bhi.n	800aede <_strtod_l+0x8e>
 800ae78:	2908      	cmp	r1, #8
 800ae7a:	d832      	bhi.n	800aee2 <_strtod_l+0x92>
 800ae7c:	2900      	cmp	r1, #0
 800ae7e:	d03b      	beq.n	800aef8 <_strtod_l+0xa8>
 800ae80:	2200      	movs	r2, #0
 800ae82:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ae84:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ae86:	782a      	ldrb	r2, [r5, #0]
 800ae88:	2a30      	cmp	r2, #48	@ 0x30
 800ae8a:	f040 80b3 	bne.w	800aff4 <_strtod_l+0x1a4>
 800ae8e:	786a      	ldrb	r2, [r5, #1]
 800ae90:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ae94:	2a58      	cmp	r2, #88	@ 0x58
 800ae96:	d16e      	bne.n	800af76 <_strtod_l+0x126>
 800ae98:	9302      	str	r3, [sp, #8]
 800ae9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae9c:	9301      	str	r3, [sp, #4]
 800ae9e:	ab1a      	add	r3, sp, #104	@ 0x68
 800aea0:	9300      	str	r3, [sp, #0]
 800aea2:	4a8e      	ldr	r2, [pc, #568]	@ (800b0dc <_strtod_l+0x28c>)
 800aea4:	9805      	ldr	r0, [sp, #20]
 800aea6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800aea8:	a919      	add	r1, sp, #100	@ 0x64
 800aeaa:	f001 fe6b 	bl	800cb84 <__gethex>
 800aeae:	f010 060f 	ands.w	r6, r0, #15
 800aeb2:	4604      	mov	r4, r0
 800aeb4:	d005      	beq.n	800aec2 <_strtod_l+0x72>
 800aeb6:	2e06      	cmp	r6, #6
 800aeb8:	d128      	bne.n	800af0c <_strtod_l+0xbc>
 800aeba:	3501      	adds	r5, #1
 800aebc:	2300      	movs	r3, #0
 800aebe:	9519      	str	r5, [sp, #100]	@ 0x64
 800aec0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aec2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f040 858e 	bne.w	800b9e6 <_strtod_l+0xb96>
 800aeca:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800aecc:	b1cb      	cbz	r3, 800af02 <_strtod_l+0xb2>
 800aece:	4652      	mov	r2, sl
 800aed0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aed4:	ec43 2b10 	vmov	d0, r2, r3
 800aed8:	b01f      	add	sp, #124	@ 0x7c
 800aeda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aede:	2920      	cmp	r1, #32
 800aee0:	d1ce      	bne.n	800ae80 <_strtod_l+0x30>
 800aee2:	3201      	adds	r2, #1
 800aee4:	e7c1      	b.n	800ae6a <_strtod_l+0x1a>
 800aee6:	292d      	cmp	r1, #45	@ 0x2d
 800aee8:	d1ca      	bne.n	800ae80 <_strtod_l+0x30>
 800aeea:	2101      	movs	r1, #1
 800aeec:	910b      	str	r1, [sp, #44]	@ 0x2c
 800aeee:	1c51      	adds	r1, r2, #1
 800aef0:	9119      	str	r1, [sp, #100]	@ 0x64
 800aef2:	7852      	ldrb	r2, [r2, #1]
 800aef4:	2a00      	cmp	r2, #0
 800aef6:	d1c5      	bne.n	800ae84 <_strtod_l+0x34>
 800aef8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800aefa:	9419      	str	r4, [sp, #100]	@ 0x64
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	f040 8570 	bne.w	800b9e2 <_strtod_l+0xb92>
 800af02:	4652      	mov	r2, sl
 800af04:	465b      	mov	r3, fp
 800af06:	e7e5      	b.n	800aed4 <_strtod_l+0x84>
 800af08:	2100      	movs	r1, #0
 800af0a:	e7ef      	b.n	800aeec <_strtod_l+0x9c>
 800af0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800af0e:	b13a      	cbz	r2, 800af20 <_strtod_l+0xd0>
 800af10:	2135      	movs	r1, #53	@ 0x35
 800af12:	a81c      	add	r0, sp, #112	@ 0x70
 800af14:	f7ff ff3a 	bl	800ad8c <__copybits>
 800af18:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800af1a:	9805      	ldr	r0, [sp, #20]
 800af1c:	f7ff fb08 	bl	800a530 <_Bfree>
 800af20:	3e01      	subs	r6, #1
 800af22:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800af24:	2e04      	cmp	r6, #4
 800af26:	d806      	bhi.n	800af36 <_strtod_l+0xe6>
 800af28:	e8df f006 	tbb	[pc, r6]
 800af2c:	201d0314 	.word	0x201d0314
 800af30:	14          	.byte	0x14
 800af31:	00          	.byte	0x00
 800af32:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800af36:	05e1      	lsls	r1, r4, #23
 800af38:	bf48      	it	mi
 800af3a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800af3e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800af42:	0d1b      	lsrs	r3, r3, #20
 800af44:	051b      	lsls	r3, r3, #20
 800af46:	2b00      	cmp	r3, #0
 800af48:	d1bb      	bne.n	800aec2 <_strtod_l+0x72>
 800af4a:	f7fe fb2f 	bl	80095ac <__errno>
 800af4e:	2322      	movs	r3, #34	@ 0x22
 800af50:	6003      	str	r3, [r0, #0]
 800af52:	e7b6      	b.n	800aec2 <_strtod_l+0x72>
 800af54:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800af58:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800af5c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800af60:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800af64:	e7e7      	b.n	800af36 <_strtod_l+0xe6>
 800af66:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800b0e4 <_strtod_l+0x294>
 800af6a:	e7e4      	b.n	800af36 <_strtod_l+0xe6>
 800af6c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800af70:	f04f 3aff 	mov.w	sl, #4294967295
 800af74:	e7df      	b.n	800af36 <_strtod_l+0xe6>
 800af76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af78:	1c5a      	adds	r2, r3, #1
 800af7a:	9219      	str	r2, [sp, #100]	@ 0x64
 800af7c:	785b      	ldrb	r3, [r3, #1]
 800af7e:	2b30      	cmp	r3, #48	@ 0x30
 800af80:	d0f9      	beq.n	800af76 <_strtod_l+0x126>
 800af82:	2b00      	cmp	r3, #0
 800af84:	d09d      	beq.n	800aec2 <_strtod_l+0x72>
 800af86:	2301      	movs	r3, #1
 800af88:	9309      	str	r3, [sp, #36]	@ 0x24
 800af8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af8c:	930c      	str	r3, [sp, #48]	@ 0x30
 800af8e:	2300      	movs	r3, #0
 800af90:	9308      	str	r3, [sp, #32]
 800af92:	930a      	str	r3, [sp, #40]	@ 0x28
 800af94:	461f      	mov	r7, r3
 800af96:	220a      	movs	r2, #10
 800af98:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800af9a:	7805      	ldrb	r5, [r0, #0]
 800af9c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800afa0:	b2d9      	uxtb	r1, r3
 800afa2:	2909      	cmp	r1, #9
 800afa4:	d928      	bls.n	800aff8 <_strtod_l+0x1a8>
 800afa6:	494e      	ldr	r1, [pc, #312]	@ (800b0e0 <_strtod_l+0x290>)
 800afa8:	2201      	movs	r2, #1
 800afaa:	f7fe faa3 	bl	80094f4 <strncmp>
 800afae:	2800      	cmp	r0, #0
 800afb0:	d032      	beq.n	800b018 <_strtod_l+0x1c8>
 800afb2:	2000      	movs	r0, #0
 800afb4:	462a      	mov	r2, r5
 800afb6:	4681      	mov	r9, r0
 800afb8:	463d      	mov	r5, r7
 800afba:	4603      	mov	r3, r0
 800afbc:	2a65      	cmp	r2, #101	@ 0x65
 800afbe:	d001      	beq.n	800afc4 <_strtod_l+0x174>
 800afc0:	2a45      	cmp	r2, #69	@ 0x45
 800afc2:	d114      	bne.n	800afee <_strtod_l+0x19e>
 800afc4:	b91d      	cbnz	r5, 800afce <_strtod_l+0x17e>
 800afc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800afc8:	4302      	orrs	r2, r0
 800afca:	d095      	beq.n	800aef8 <_strtod_l+0xa8>
 800afcc:	2500      	movs	r5, #0
 800afce:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800afd0:	1c62      	adds	r2, r4, #1
 800afd2:	9219      	str	r2, [sp, #100]	@ 0x64
 800afd4:	7862      	ldrb	r2, [r4, #1]
 800afd6:	2a2b      	cmp	r2, #43	@ 0x2b
 800afd8:	d077      	beq.n	800b0ca <_strtod_l+0x27a>
 800afda:	2a2d      	cmp	r2, #45	@ 0x2d
 800afdc:	d07b      	beq.n	800b0d6 <_strtod_l+0x286>
 800afde:	f04f 0c00 	mov.w	ip, #0
 800afe2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800afe6:	2909      	cmp	r1, #9
 800afe8:	f240 8082 	bls.w	800b0f0 <_strtod_l+0x2a0>
 800afec:	9419      	str	r4, [sp, #100]	@ 0x64
 800afee:	f04f 0800 	mov.w	r8, #0
 800aff2:	e0a2      	b.n	800b13a <_strtod_l+0x2ea>
 800aff4:	2300      	movs	r3, #0
 800aff6:	e7c7      	b.n	800af88 <_strtod_l+0x138>
 800aff8:	2f08      	cmp	r7, #8
 800affa:	bfd5      	itete	le
 800affc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800affe:	9908      	ldrgt	r1, [sp, #32]
 800b000:	fb02 3301 	mlale	r3, r2, r1, r3
 800b004:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b008:	f100 0001 	add.w	r0, r0, #1
 800b00c:	bfd4      	ite	le
 800b00e:	930a      	strle	r3, [sp, #40]	@ 0x28
 800b010:	9308      	strgt	r3, [sp, #32]
 800b012:	3701      	adds	r7, #1
 800b014:	9019      	str	r0, [sp, #100]	@ 0x64
 800b016:	e7bf      	b.n	800af98 <_strtod_l+0x148>
 800b018:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b01a:	1c5a      	adds	r2, r3, #1
 800b01c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b01e:	785a      	ldrb	r2, [r3, #1]
 800b020:	b37f      	cbz	r7, 800b082 <_strtod_l+0x232>
 800b022:	4681      	mov	r9, r0
 800b024:	463d      	mov	r5, r7
 800b026:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b02a:	2b09      	cmp	r3, #9
 800b02c:	d912      	bls.n	800b054 <_strtod_l+0x204>
 800b02e:	2301      	movs	r3, #1
 800b030:	e7c4      	b.n	800afbc <_strtod_l+0x16c>
 800b032:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b034:	1c5a      	adds	r2, r3, #1
 800b036:	9219      	str	r2, [sp, #100]	@ 0x64
 800b038:	785a      	ldrb	r2, [r3, #1]
 800b03a:	3001      	adds	r0, #1
 800b03c:	2a30      	cmp	r2, #48	@ 0x30
 800b03e:	d0f8      	beq.n	800b032 <_strtod_l+0x1e2>
 800b040:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b044:	2b08      	cmp	r3, #8
 800b046:	f200 84d3 	bhi.w	800b9f0 <_strtod_l+0xba0>
 800b04a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b04c:	930c      	str	r3, [sp, #48]	@ 0x30
 800b04e:	4681      	mov	r9, r0
 800b050:	2000      	movs	r0, #0
 800b052:	4605      	mov	r5, r0
 800b054:	3a30      	subs	r2, #48	@ 0x30
 800b056:	f100 0301 	add.w	r3, r0, #1
 800b05a:	d02a      	beq.n	800b0b2 <_strtod_l+0x262>
 800b05c:	4499      	add	r9, r3
 800b05e:	eb00 0c05 	add.w	ip, r0, r5
 800b062:	462b      	mov	r3, r5
 800b064:	210a      	movs	r1, #10
 800b066:	4563      	cmp	r3, ip
 800b068:	d10d      	bne.n	800b086 <_strtod_l+0x236>
 800b06a:	1c69      	adds	r1, r5, #1
 800b06c:	4401      	add	r1, r0
 800b06e:	4428      	add	r0, r5
 800b070:	2808      	cmp	r0, #8
 800b072:	dc16      	bgt.n	800b0a2 <_strtod_l+0x252>
 800b074:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b076:	230a      	movs	r3, #10
 800b078:	fb03 2300 	mla	r3, r3, r0, r2
 800b07c:	930a      	str	r3, [sp, #40]	@ 0x28
 800b07e:	2300      	movs	r3, #0
 800b080:	e018      	b.n	800b0b4 <_strtod_l+0x264>
 800b082:	4638      	mov	r0, r7
 800b084:	e7da      	b.n	800b03c <_strtod_l+0x1ec>
 800b086:	2b08      	cmp	r3, #8
 800b088:	f103 0301 	add.w	r3, r3, #1
 800b08c:	dc03      	bgt.n	800b096 <_strtod_l+0x246>
 800b08e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800b090:	434e      	muls	r6, r1
 800b092:	960a      	str	r6, [sp, #40]	@ 0x28
 800b094:	e7e7      	b.n	800b066 <_strtod_l+0x216>
 800b096:	2b10      	cmp	r3, #16
 800b098:	bfde      	ittt	le
 800b09a:	9e08      	ldrle	r6, [sp, #32]
 800b09c:	434e      	mulle	r6, r1
 800b09e:	9608      	strle	r6, [sp, #32]
 800b0a0:	e7e1      	b.n	800b066 <_strtod_l+0x216>
 800b0a2:	280f      	cmp	r0, #15
 800b0a4:	dceb      	bgt.n	800b07e <_strtod_l+0x22e>
 800b0a6:	9808      	ldr	r0, [sp, #32]
 800b0a8:	230a      	movs	r3, #10
 800b0aa:	fb03 2300 	mla	r3, r3, r0, r2
 800b0ae:	9308      	str	r3, [sp, #32]
 800b0b0:	e7e5      	b.n	800b07e <_strtod_l+0x22e>
 800b0b2:	4629      	mov	r1, r5
 800b0b4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0b6:	1c50      	adds	r0, r2, #1
 800b0b8:	9019      	str	r0, [sp, #100]	@ 0x64
 800b0ba:	7852      	ldrb	r2, [r2, #1]
 800b0bc:	4618      	mov	r0, r3
 800b0be:	460d      	mov	r5, r1
 800b0c0:	e7b1      	b.n	800b026 <_strtod_l+0x1d6>
 800b0c2:	f04f 0900 	mov.w	r9, #0
 800b0c6:	2301      	movs	r3, #1
 800b0c8:	e77d      	b.n	800afc6 <_strtod_l+0x176>
 800b0ca:	f04f 0c00 	mov.w	ip, #0
 800b0ce:	1ca2      	adds	r2, r4, #2
 800b0d0:	9219      	str	r2, [sp, #100]	@ 0x64
 800b0d2:	78a2      	ldrb	r2, [r4, #2]
 800b0d4:	e785      	b.n	800afe2 <_strtod_l+0x192>
 800b0d6:	f04f 0c01 	mov.w	ip, #1
 800b0da:	e7f8      	b.n	800b0ce <_strtod_l+0x27e>
 800b0dc:	0800d718 	.word	0x0800d718
 800b0e0:	0800d700 	.word	0x0800d700
 800b0e4:	7ff00000 	.word	0x7ff00000
 800b0e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b0ea:	1c51      	adds	r1, r2, #1
 800b0ec:	9119      	str	r1, [sp, #100]	@ 0x64
 800b0ee:	7852      	ldrb	r2, [r2, #1]
 800b0f0:	2a30      	cmp	r2, #48	@ 0x30
 800b0f2:	d0f9      	beq.n	800b0e8 <_strtod_l+0x298>
 800b0f4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b0f8:	2908      	cmp	r1, #8
 800b0fa:	f63f af78 	bhi.w	800afee <_strtod_l+0x19e>
 800b0fe:	3a30      	subs	r2, #48	@ 0x30
 800b100:	920e      	str	r2, [sp, #56]	@ 0x38
 800b102:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b104:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b106:	f04f 080a 	mov.w	r8, #10
 800b10a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b10c:	1c56      	adds	r6, r2, #1
 800b10e:	9619      	str	r6, [sp, #100]	@ 0x64
 800b110:	7852      	ldrb	r2, [r2, #1]
 800b112:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b116:	f1be 0f09 	cmp.w	lr, #9
 800b11a:	d939      	bls.n	800b190 <_strtod_l+0x340>
 800b11c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b11e:	1a76      	subs	r6, r6, r1
 800b120:	2e08      	cmp	r6, #8
 800b122:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b126:	dc03      	bgt.n	800b130 <_strtod_l+0x2e0>
 800b128:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b12a:	4588      	cmp	r8, r1
 800b12c:	bfa8      	it	ge
 800b12e:	4688      	movge	r8, r1
 800b130:	f1bc 0f00 	cmp.w	ip, #0
 800b134:	d001      	beq.n	800b13a <_strtod_l+0x2ea>
 800b136:	f1c8 0800 	rsb	r8, r8, #0
 800b13a:	2d00      	cmp	r5, #0
 800b13c:	d14e      	bne.n	800b1dc <_strtod_l+0x38c>
 800b13e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b140:	4308      	orrs	r0, r1
 800b142:	f47f aebe 	bne.w	800aec2 <_strtod_l+0x72>
 800b146:	2b00      	cmp	r3, #0
 800b148:	f47f aed6 	bne.w	800aef8 <_strtod_l+0xa8>
 800b14c:	2a69      	cmp	r2, #105	@ 0x69
 800b14e:	d028      	beq.n	800b1a2 <_strtod_l+0x352>
 800b150:	dc25      	bgt.n	800b19e <_strtod_l+0x34e>
 800b152:	2a49      	cmp	r2, #73	@ 0x49
 800b154:	d025      	beq.n	800b1a2 <_strtod_l+0x352>
 800b156:	2a4e      	cmp	r2, #78	@ 0x4e
 800b158:	f47f aece 	bne.w	800aef8 <_strtod_l+0xa8>
 800b15c:	499b      	ldr	r1, [pc, #620]	@ (800b3cc <_strtod_l+0x57c>)
 800b15e:	a819      	add	r0, sp, #100	@ 0x64
 800b160:	f001 ff32 	bl	800cfc8 <__match>
 800b164:	2800      	cmp	r0, #0
 800b166:	f43f aec7 	beq.w	800aef8 <_strtod_l+0xa8>
 800b16a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b16c:	781b      	ldrb	r3, [r3, #0]
 800b16e:	2b28      	cmp	r3, #40	@ 0x28
 800b170:	d12e      	bne.n	800b1d0 <_strtod_l+0x380>
 800b172:	4997      	ldr	r1, [pc, #604]	@ (800b3d0 <_strtod_l+0x580>)
 800b174:	aa1c      	add	r2, sp, #112	@ 0x70
 800b176:	a819      	add	r0, sp, #100	@ 0x64
 800b178:	f001 ff3a 	bl	800cff0 <__hexnan>
 800b17c:	2805      	cmp	r0, #5
 800b17e:	d127      	bne.n	800b1d0 <_strtod_l+0x380>
 800b180:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b182:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b186:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b18a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b18e:	e698      	b.n	800aec2 <_strtod_l+0x72>
 800b190:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b192:	fb08 2101 	mla	r1, r8, r1, r2
 800b196:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b19a:	920e      	str	r2, [sp, #56]	@ 0x38
 800b19c:	e7b5      	b.n	800b10a <_strtod_l+0x2ba>
 800b19e:	2a6e      	cmp	r2, #110	@ 0x6e
 800b1a0:	e7da      	b.n	800b158 <_strtod_l+0x308>
 800b1a2:	498c      	ldr	r1, [pc, #560]	@ (800b3d4 <_strtod_l+0x584>)
 800b1a4:	a819      	add	r0, sp, #100	@ 0x64
 800b1a6:	f001 ff0f 	bl	800cfc8 <__match>
 800b1aa:	2800      	cmp	r0, #0
 800b1ac:	f43f aea4 	beq.w	800aef8 <_strtod_l+0xa8>
 800b1b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1b2:	4989      	ldr	r1, [pc, #548]	@ (800b3d8 <_strtod_l+0x588>)
 800b1b4:	3b01      	subs	r3, #1
 800b1b6:	a819      	add	r0, sp, #100	@ 0x64
 800b1b8:	9319      	str	r3, [sp, #100]	@ 0x64
 800b1ba:	f001 ff05 	bl	800cfc8 <__match>
 800b1be:	b910      	cbnz	r0, 800b1c6 <_strtod_l+0x376>
 800b1c0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b1c2:	3301      	adds	r3, #1
 800b1c4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b1c6:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b3e8 <_strtod_l+0x598>
 800b1ca:	f04f 0a00 	mov.w	sl, #0
 800b1ce:	e678      	b.n	800aec2 <_strtod_l+0x72>
 800b1d0:	4882      	ldr	r0, [pc, #520]	@ (800b3dc <_strtod_l+0x58c>)
 800b1d2:	f001 fc35 	bl	800ca40 <nan>
 800b1d6:	ec5b ab10 	vmov	sl, fp, d0
 800b1da:	e672      	b.n	800aec2 <_strtod_l+0x72>
 800b1dc:	eba8 0309 	sub.w	r3, r8, r9
 800b1e0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800b1e2:	9309      	str	r3, [sp, #36]	@ 0x24
 800b1e4:	2f00      	cmp	r7, #0
 800b1e6:	bf08      	it	eq
 800b1e8:	462f      	moveq	r7, r5
 800b1ea:	2d10      	cmp	r5, #16
 800b1ec:	462c      	mov	r4, r5
 800b1ee:	bfa8      	it	ge
 800b1f0:	2410      	movge	r4, #16
 800b1f2:	f7f5 f9a7 	bl	8000544 <__aeabi_ui2d>
 800b1f6:	2d09      	cmp	r5, #9
 800b1f8:	4682      	mov	sl, r0
 800b1fa:	468b      	mov	fp, r1
 800b1fc:	dc13      	bgt.n	800b226 <_strtod_l+0x3d6>
 800b1fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b200:	2b00      	cmp	r3, #0
 800b202:	f43f ae5e 	beq.w	800aec2 <_strtod_l+0x72>
 800b206:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b208:	dd78      	ble.n	800b2fc <_strtod_l+0x4ac>
 800b20a:	2b16      	cmp	r3, #22
 800b20c:	dc5f      	bgt.n	800b2ce <_strtod_l+0x47e>
 800b20e:	4974      	ldr	r1, [pc, #464]	@ (800b3e0 <_strtod_l+0x590>)
 800b210:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b214:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b218:	4652      	mov	r2, sl
 800b21a:	465b      	mov	r3, fp
 800b21c:	f7f5 fa0c 	bl	8000638 <__aeabi_dmul>
 800b220:	4682      	mov	sl, r0
 800b222:	468b      	mov	fp, r1
 800b224:	e64d      	b.n	800aec2 <_strtod_l+0x72>
 800b226:	4b6e      	ldr	r3, [pc, #440]	@ (800b3e0 <_strtod_l+0x590>)
 800b228:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b22c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b230:	f7f5 fa02 	bl	8000638 <__aeabi_dmul>
 800b234:	4682      	mov	sl, r0
 800b236:	9808      	ldr	r0, [sp, #32]
 800b238:	468b      	mov	fp, r1
 800b23a:	f7f5 f983 	bl	8000544 <__aeabi_ui2d>
 800b23e:	4602      	mov	r2, r0
 800b240:	460b      	mov	r3, r1
 800b242:	4650      	mov	r0, sl
 800b244:	4659      	mov	r1, fp
 800b246:	f7f5 f841 	bl	80002cc <__adddf3>
 800b24a:	2d0f      	cmp	r5, #15
 800b24c:	4682      	mov	sl, r0
 800b24e:	468b      	mov	fp, r1
 800b250:	ddd5      	ble.n	800b1fe <_strtod_l+0x3ae>
 800b252:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b254:	1b2c      	subs	r4, r5, r4
 800b256:	441c      	add	r4, r3
 800b258:	2c00      	cmp	r4, #0
 800b25a:	f340 8096 	ble.w	800b38a <_strtod_l+0x53a>
 800b25e:	f014 030f 	ands.w	r3, r4, #15
 800b262:	d00a      	beq.n	800b27a <_strtod_l+0x42a>
 800b264:	495e      	ldr	r1, [pc, #376]	@ (800b3e0 <_strtod_l+0x590>)
 800b266:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b26a:	4652      	mov	r2, sl
 800b26c:	465b      	mov	r3, fp
 800b26e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b272:	f7f5 f9e1 	bl	8000638 <__aeabi_dmul>
 800b276:	4682      	mov	sl, r0
 800b278:	468b      	mov	fp, r1
 800b27a:	f034 040f 	bics.w	r4, r4, #15
 800b27e:	d073      	beq.n	800b368 <_strtod_l+0x518>
 800b280:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b284:	dd48      	ble.n	800b318 <_strtod_l+0x4c8>
 800b286:	2400      	movs	r4, #0
 800b288:	46a0      	mov	r8, r4
 800b28a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b28c:	46a1      	mov	r9, r4
 800b28e:	9a05      	ldr	r2, [sp, #20]
 800b290:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b3e8 <_strtod_l+0x598>
 800b294:	2322      	movs	r3, #34	@ 0x22
 800b296:	6013      	str	r3, [r2, #0]
 800b298:	f04f 0a00 	mov.w	sl, #0
 800b29c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f43f ae0f 	beq.w	800aec2 <_strtod_l+0x72>
 800b2a4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b2a6:	9805      	ldr	r0, [sp, #20]
 800b2a8:	f7ff f942 	bl	800a530 <_Bfree>
 800b2ac:	9805      	ldr	r0, [sp, #20]
 800b2ae:	4649      	mov	r1, r9
 800b2b0:	f7ff f93e 	bl	800a530 <_Bfree>
 800b2b4:	9805      	ldr	r0, [sp, #20]
 800b2b6:	4641      	mov	r1, r8
 800b2b8:	f7ff f93a 	bl	800a530 <_Bfree>
 800b2bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b2be:	9805      	ldr	r0, [sp, #20]
 800b2c0:	f7ff f936 	bl	800a530 <_Bfree>
 800b2c4:	9805      	ldr	r0, [sp, #20]
 800b2c6:	4621      	mov	r1, r4
 800b2c8:	f7ff f932 	bl	800a530 <_Bfree>
 800b2cc:	e5f9      	b.n	800aec2 <_strtod_l+0x72>
 800b2ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b2d0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b2d4:	4293      	cmp	r3, r2
 800b2d6:	dbbc      	blt.n	800b252 <_strtod_l+0x402>
 800b2d8:	4c41      	ldr	r4, [pc, #260]	@ (800b3e0 <_strtod_l+0x590>)
 800b2da:	f1c5 050f 	rsb	r5, r5, #15
 800b2de:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b2e2:	4652      	mov	r2, sl
 800b2e4:	465b      	mov	r3, fp
 800b2e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2ea:	f7f5 f9a5 	bl	8000638 <__aeabi_dmul>
 800b2ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b2f0:	1b5d      	subs	r5, r3, r5
 800b2f2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b2f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b2fa:	e78f      	b.n	800b21c <_strtod_l+0x3cc>
 800b2fc:	3316      	adds	r3, #22
 800b2fe:	dba8      	blt.n	800b252 <_strtod_l+0x402>
 800b300:	4b37      	ldr	r3, [pc, #220]	@ (800b3e0 <_strtod_l+0x590>)
 800b302:	eba9 0808 	sub.w	r8, r9, r8
 800b306:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b30a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b30e:	4650      	mov	r0, sl
 800b310:	4659      	mov	r1, fp
 800b312:	f7f5 fabb 	bl	800088c <__aeabi_ddiv>
 800b316:	e783      	b.n	800b220 <_strtod_l+0x3d0>
 800b318:	4b32      	ldr	r3, [pc, #200]	@ (800b3e4 <_strtod_l+0x594>)
 800b31a:	9308      	str	r3, [sp, #32]
 800b31c:	2300      	movs	r3, #0
 800b31e:	1124      	asrs	r4, r4, #4
 800b320:	4650      	mov	r0, sl
 800b322:	4659      	mov	r1, fp
 800b324:	461e      	mov	r6, r3
 800b326:	2c01      	cmp	r4, #1
 800b328:	dc21      	bgt.n	800b36e <_strtod_l+0x51e>
 800b32a:	b10b      	cbz	r3, 800b330 <_strtod_l+0x4e0>
 800b32c:	4682      	mov	sl, r0
 800b32e:	468b      	mov	fp, r1
 800b330:	492c      	ldr	r1, [pc, #176]	@ (800b3e4 <_strtod_l+0x594>)
 800b332:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b336:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b33a:	4652      	mov	r2, sl
 800b33c:	465b      	mov	r3, fp
 800b33e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b342:	f7f5 f979 	bl	8000638 <__aeabi_dmul>
 800b346:	4b28      	ldr	r3, [pc, #160]	@ (800b3e8 <_strtod_l+0x598>)
 800b348:	460a      	mov	r2, r1
 800b34a:	400b      	ands	r3, r1
 800b34c:	4927      	ldr	r1, [pc, #156]	@ (800b3ec <_strtod_l+0x59c>)
 800b34e:	428b      	cmp	r3, r1
 800b350:	4682      	mov	sl, r0
 800b352:	d898      	bhi.n	800b286 <_strtod_l+0x436>
 800b354:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b358:	428b      	cmp	r3, r1
 800b35a:	bf86      	itte	hi
 800b35c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b3f0 <_strtod_l+0x5a0>
 800b360:	f04f 3aff 	movhi.w	sl, #4294967295
 800b364:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b368:	2300      	movs	r3, #0
 800b36a:	9308      	str	r3, [sp, #32]
 800b36c:	e07a      	b.n	800b464 <_strtod_l+0x614>
 800b36e:	07e2      	lsls	r2, r4, #31
 800b370:	d505      	bpl.n	800b37e <_strtod_l+0x52e>
 800b372:	9b08      	ldr	r3, [sp, #32]
 800b374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b378:	f7f5 f95e 	bl	8000638 <__aeabi_dmul>
 800b37c:	2301      	movs	r3, #1
 800b37e:	9a08      	ldr	r2, [sp, #32]
 800b380:	3208      	adds	r2, #8
 800b382:	3601      	adds	r6, #1
 800b384:	1064      	asrs	r4, r4, #1
 800b386:	9208      	str	r2, [sp, #32]
 800b388:	e7cd      	b.n	800b326 <_strtod_l+0x4d6>
 800b38a:	d0ed      	beq.n	800b368 <_strtod_l+0x518>
 800b38c:	4264      	negs	r4, r4
 800b38e:	f014 020f 	ands.w	r2, r4, #15
 800b392:	d00a      	beq.n	800b3aa <_strtod_l+0x55a>
 800b394:	4b12      	ldr	r3, [pc, #72]	@ (800b3e0 <_strtod_l+0x590>)
 800b396:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b39a:	4650      	mov	r0, sl
 800b39c:	4659      	mov	r1, fp
 800b39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3a2:	f7f5 fa73 	bl	800088c <__aeabi_ddiv>
 800b3a6:	4682      	mov	sl, r0
 800b3a8:	468b      	mov	fp, r1
 800b3aa:	1124      	asrs	r4, r4, #4
 800b3ac:	d0dc      	beq.n	800b368 <_strtod_l+0x518>
 800b3ae:	2c1f      	cmp	r4, #31
 800b3b0:	dd20      	ble.n	800b3f4 <_strtod_l+0x5a4>
 800b3b2:	2400      	movs	r4, #0
 800b3b4:	46a0      	mov	r8, r4
 800b3b6:	940a      	str	r4, [sp, #40]	@ 0x28
 800b3b8:	46a1      	mov	r9, r4
 800b3ba:	9a05      	ldr	r2, [sp, #20]
 800b3bc:	2322      	movs	r3, #34	@ 0x22
 800b3be:	f04f 0a00 	mov.w	sl, #0
 800b3c2:	f04f 0b00 	mov.w	fp, #0
 800b3c6:	6013      	str	r3, [r2, #0]
 800b3c8:	e768      	b.n	800b29c <_strtod_l+0x44c>
 800b3ca:	bf00      	nop
 800b3cc:	0800d4ed 	.word	0x0800d4ed
 800b3d0:	0800d704 	.word	0x0800d704
 800b3d4:	0800d4e5 	.word	0x0800d4e5
 800b3d8:	0800d51a 	.word	0x0800d51a
 800b3dc:	0800d8c8 	.word	0x0800d8c8
 800b3e0:	0800d638 	.word	0x0800d638
 800b3e4:	0800d610 	.word	0x0800d610
 800b3e8:	7ff00000 	.word	0x7ff00000
 800b3ec:	7ca00000 	.word	0x7ca00000
 800b3f0:	7fefffff 	.word	0x7fefffff
 800b3f4:	f014 0310 	ands.w	r3, r4, #16
 800b3f8:	bf18      	it	ne
 800b3fa:	236a      	movne	r3, #106	@ 0x6a
 800b3fc:	4ea9      	ldr	r6, [pc, #676]	@ (800b6a4 <_strtod_l+0x854>)
 800b3fe:	9308      	str	r3, [sp, #32]
 800b400:	4650      	mov	r0, sl
 800b402:	4659      	mov	r1, fp
 800b404:	2300      	movs	r3, #0
 800b406:	07e2      	lsls	r2, r4, #31
 800b408:	d504      	bpl.n	800b414 <_strtod_l+0x5c4>
 800b40a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b40e:	f7f5 f913 	bl	8000638 <__aeabi_dmul>
 800b412:	2301      	movs	r3, #1
 800b414:	1064      	asrs	r4, r4, #1
 800b416:	f106 0608 	add.w	r6, r6, #8
 800b41a:	d1f4      	bne.n	800b406 <_strtod_l+0x5b6>
 800b41c:	b10b      	cbz	r3, 800b422 <_strtod_l+0x5d2>
 800b41e:	4682      	mov	sl, r0
 800b420:	468b      	mov	fp, r1
 800b422:	9b08      	ldr	r3, [sp, #32]
 800b424:	b1b3      	cbz	r3, 800b454 <_strtod_l+0x604>
 800b426:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b42a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b42e:	2b00      	cmp	r3, #0
 800b430:	4659      	mov	r1, fp
 800b432:	dd0f      	ble.n	800b454 <_strtod_l+0x604>
 800b434:	2b1f      	cmp	r3, #31
 800b436:	dd55      	ble.n	800b4e4 <_strtod_l+0x694>
 800b438:	2b34      	cmp	r3, #52	@ 0x34
 800b43a:	bfde      	ittt	le
 800b43c:	f04f 33ff 	movle.w	r3, #4294967295
 800b440:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b444:	4093      	lslle	r3, r2
 800b446:	f04f 0a00 	mov.w	sl, #0
 800b44a:	bfcc      	ite	gt
 800b44c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b450:	ea03 0b01 	andle.w	fp, r3, r1
 800b454:	2200      	movs	r2, #0
 800b456:	2300      	movs	r3, #0
 800b458:	4650      	mov	r0, sl
 800b45a:	4659      	mov	r1, fp
 800b45c:	f7f5 fb54 	bl	8000b08 <__aeabi_dcmpeq>
 800b460:	2800      	cmp	r0, #0
 800b462:	d1a6      	bne.n	800b3b2 <_strtod_l+0x562>
 800b464:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b466:	9300      	str	r3, [sp, #0]
 800b468:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b46a:	9805      	ldr	r0, [sp, #20]
 800b46c:	462b      	mov	r3, r5
 800b46e:	463a      	mov	r2, r7
 800b470:	f7ff f8c6 	bl	800a600 <__s2b>
 800b474:	900a      	str	r0, [sp, #40]	@ 0x28
 800b476:	2800      	cmp	r0, #0
 800b478:	f43f af05 	beq.w	800b286 <_strtod_l+0x436>
 800b47c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b47e:	2a00      	cmp	r2, #0
 800b480:	eba9 0308 	sub.w	r3, r9, r8
 800b484:	bfa8      	it	ge
 800b486:	2300      	movge	r3, #0
 800b488:	9312      	str	r3, [sp, #72]	@ 0x48
 800b48a:	2400      	movs	r4, #0
 800b48c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b490:	9316      	str	r3, [sp, #88]	@ 0x58
 800b492:	46a0      	mov	r8, r4
 800b494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b496:	9805      	ldr	r0, [sp, #20]
 800b498:	6859      	ldr	r1, [r3, #4]
 800b49a:	f7ff f809 	bl	800a4b0 <_Balloc>
 800b49e:	4681      	mov	r9, r0
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	f43f aef4 	beq.w	800b28e <_strtod_l+0x43e>
 800b4a6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b4a8:	691a      	ldr	r2, [r3, #16]
 800b4aa:	3202      	adds	r2, #2
 800b4ac:	f103 010c 	add.w	r1, r3, #12
 800b4b0:	0092      	lsls	r2, r2, #2
 800b4b2:	300c      	adds	r0, #12
 800b4b4:	f001 fab4 	bl	800ca20 <memcpy>
 800b4b8:	ec4b ab10 	vmov	d0, sl, fp
 800b4bc:	9805      	ldr	r0, [sp, #20]
 800b4be:	aa1c      	add	r2, sp, #112	@ 0x70
 800b4c0:	a91b      	add	r1, sp, #108	@ 0x6c
 800b4c2:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b4c6:	f7ff fbd7 	bl	800ac78 <__d2b>
 800b4ca:	901a      	str	r0, [sp, #104]	@ 0x68
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	f43f aede 	beq.w	800b28e <_strtod_l+0x43e>
 800b4d2:	9805      	ldr	r0, [sp, #20]
 800b4d4:	2101      	movs	r1, #1
 800b4d6:	f7ff f929 	bl	800a72c <__i2b>
 800b4da:	4680      	mov	r8, r0
 800b4dc:	b948      	cbnz	r0, 800b4f2 <_strtod_l+0x6a2>
 800b4de:	f04f 0800 	mov.w	r8, #0
 800b4e2:	e6d4      	b.n	800b28e <_strtod_l+0x43e>
 800b4e4:	f04f 32ff 	mov.w	r2, #4294967295
 800b4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800b4ec:	ea03 0a0a 	and.w	sl, r3, sl
 800b4f0:	e7b0      	b.n	800b454 <_strtod_l+0x604>
 800b4f2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b4f4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b4f6:	2d00      	cmp	r5, #0
 800b4f8:	bfab      	itete	ge
 800b4fa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b4fc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b4fe:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b500:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b502:	bfac      	ite	ge
 800b504:	18ef      	addge	r7, r5, r3
 800b506:	1b5e      	sublt	r6, r3, r5
 800b508:	9b08      	ldr	r3, [sp, #32]
 800b50a:	1aed      	subs	r5, r5, r3
 800b50c:	4415      	add	r5, r2
 800b50e:	4b66      	ldr	r3, [pc, #408]	@ (800b6a8 <_strtod_l+0x858>)
 800b510:	3d01      	subs	r5, #1
 800b512:	429d      	cmp	r5, r3
 800b514:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b518:	da50      	bge.n	800b5bc <_strtod_l+0x76c>
 800b51a:	1b5b      	subs	r3, r3, r5
 800b51c:	2b1f      	cmp	r3, #31
 800b51e:	eba2 0203 	sub.w	r2, r2, r3
 800b522:	f04f 0101 	mov.w	r1, #1
 800b526:	dc3d      	bgt.n	800b5a4 <_strtod_l+0x754>
 800b528:	fa01 f303 	lsl.w	r3, r1, r3
 800b52c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b52e:	2300      	movs	r3, #0
 800b530:	9310      	str	r3, [sp, #64]	@ 0x40
 800b532:	18bd      	adds	r5, r7, r2
 800b534:	9b08      	ldr	r3, [sp, #32]
 800b536:	42af      	cmp	r7, r5
 800b538:	4416      	add	r6, r2
 800b53a:	441e      	add	r6, r3
 800b53c:	463b      	mov	r3, r7
 800b53e:	bfa8      	it	ge
 800b540:	462b      	movge	r3, r5
 800b542:	42b3      	cmp	r3, r6
 800b544:	bfa8      	it	ge
 800b546:	4633      	movge	r3, r6
 800b548:	2b00      	cmp	r3, #0
 800b54a:	bfc2      	ittt	gt
 800b54c:	1aed      	subgt	r5, r5, r3
 800b54e:	1af6      	subgt	r6, r6, r3
 800b550:	1aff      	subgt	r7, r7, r3
 800b552:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b554:	2b00      	cmp	r3, #0
 800b556:	dd16      	ble.n	800b586 <_strtod_l+0x736>
 800b558:	4641      	mov	r1, r8
 800b55a:	9805      	ldr	r0, [sp, #20]
 800b55c:	461a      	mov	r2, r3
 800b55e:	f7ff f9a5 	bl	800a8ac <__pow5mult>
 800b562:	4680      	mov	r8, r0
 800b564:	2800      	cmp	r0, #0
 800b566:	d0ba      	beq.n	800b4de <_strtod_l+0x68e>
 800b568:	4601      	mov	r1, r0
 800b56a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b56c:	9805      	ldr	r0, [sp, #20]
 800b56e:	f7ff f8f3 	bl	800a758 <__multiply>
 800b572:	900e      	str	r0, [sp, #56]	@ 0x38
 800b574:	2800      	cmp	r0, #0
 800b576:	f43f ae8a 	beq.w	800b28e <_strtod_l+0x43e>
 800b57a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b57c:	9805      	ldr	r0, [sp, #20]
 800b57e:	f7fe ffd7 	bl	800a530 <_Bfree>
 800b582:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b584:	931a      	str	r3, [sp, #104]	@ 0x68
 800b586:	2d00      	cmp	r5, #0
 800b588:	dc1d      	bgt.n	800b5c6 <_strtod_l+0x776>
 800b58a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	dd23      	ble.n	800b5d8 <_strtod_l+0x788>
 800b590:	4649      	mov	r1, r9
 800b592:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b594:	9805      	ldr	r0, [sp, #20]
 800b596:	f7ff f989 	bl	800a8ac <__pow5mult>
 800b59a:	4681      	mov	r9, r0
 800b59c:	b9e0      	cbnz	r0, 800b5d8 <_strtod_l+0x788>
 800b59e:	f04f 0900 	mov.w	r9, #0
 800b5a2:	e674      	b.n	800b28e <_strtod_l+0x43e>
 800b5a4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b5a8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b5ac:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b5b0:	35e2      	adds	r5, #226	@ 0xe2
 800b5b2:	fa01 f305 	lsl.w	r3, r1, r5
 800b5b6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5b8:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b5ba:	e7ba      	b.n	800b532 <_strtod_l+0x6e2>
 800b5bc:	2300      	movs	r3, #0
 800b5be:	9310      	str	r3, [sp, #64]	@ 0x40
 800b5c0:	2301      	movs	r3, #1
 800b5c2:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5c4:	e7b5      	b.n	800b532 <_strtod_l+0x6e2>
 800b5c6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b5c8:	9805      	ldr	r0, [sp, #20]
 800b5ca:	462a      	mov	r2, r5
 800b5cc:	f7ff f9c8 	bl	800a960 <__lshift>
 800b5d0:	901a      	str	r0, [sp, #104]	@ 0x68
 800b5d2:	2800      	cmp	r0, #0
 800b5d4:	d1d9      	bne.n	800b58a <_strtod_l+0x73a>
 800b5d6:	e65a      	b.n	800b28e <_strtod_l+0x43e>
 800b5d8:	2e00      	cmp	r6, #0
 800b5da:	dd07      	ble.n	800b5ec <_strtod_l+0x79c>
 800b5dc:	4649      	mov	r1, r9
 800b5de:	9805      	ldr	r0, [sp, #20]
 800b5e0:	4632      	mov	r2, r6
 800b5e2:	f7ff f9bd 	bl	800a960 <__lshift>
 800b5e6:	4681      	mov	r9, r0
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	d0d8      	beq.n	800b59e <_strtod_l+0x74e>
 800b5ec:	2f00      	cmp	r7, #0
 800b5ee:	dd08      	ble.n	800b602 <_strtod_l+0x7b2>
 800b5f0:	4641      	mov	r1, r8
 800b5f2:	9805      	ldr	r0, [sp, #20]
 800b5f4:	463a      	mov	r2, r7
 800b5f6:	f7ff f9b3 	bl	800a960 <__lshift>
 800b5fa:	4680      	mov	r8, r0
 800b5fc:	2800      	cmp	r0, #0
 800b5fe:	f43f ae46 	beq.w	800b28e <_strtod_l+0x43e>
 800b602:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b604:	9805      	ldr	r0, [sp, #20]
 800b606:	464a      	mov	r2, r9
 800b608:	f7ff fa32 	bl	800aa70 <__mdiff>
 800b60c:	4604      	mov	r4, r0
 800b60e:	2800      	cmp	r0, #0
 800b610:	f43f ae3d 	beq.w	800b28e <_strtod_l+0x43e>
 800b614:	68c3      	ldr	r3, [r0, #12]
 800b616:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b618:	2300      	movs	r3, #0
 800b61a:	60c3      	str	r3, [r0, #12]
 800b61c:	4641      	mov	r1, r8
 800b61e:	f7ff fa0b 	bl	800aa38 <__mcmp>
 800b622:	2800      	cmp	r0, #0
 800b624:	da46      	bge.n	800b6b4 <_strtod_l+0x864>
 800b626:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b628:	ea53 030a 	orrs.w	r3, r3, sl
 800b62c:	d16c      	bne.n	800b708 <_strtod_l+0x8b8>
 800b62e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b632:	2b00      	cmp	r3, #0
 800b634:	d168      	bne.n	800b708 <_strtod_l+0x8b8>
 800b636:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b63a:	0d1b      	lsrs	r3, r3, #20
 800b63c:	051b      	lsls	r3, r3, #20
 800b63e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b642:	d961      	bls.n	800b708 <_strtod_l+0x8b8>
 800b644:	6963      	ldr	r3, [r4, #20]
 800b646:	b913      	cbnz	r3, 800b64e <_strtod_l+0x7fe>
 800b648:	6923      	ldr	r3, [r4, #16]
 800b64a:	2b01      	cmp	r3, #1
 800b64c:	dd5c      	ble.n	800b708 <_strtod_l+0x8b8>
 800b64e:	4621      	mov	r1, r4
 800b650:	2201      	movs	r2, #1
 800b652:	9805      	ldr	r0, [sp, #20]
 800b654:	f7ff f984 	bl	800a960 <__lshift>
 800b658:	4641      	mov	r1, r8
 800b65a:	4604      	mov	r4, r0
 800b65c:	f7ff f9ec 	bl	800aa38 <__mcmp>
 800b660:	2800      	cmp	r0, #0
 800b662:	dd51      	ble.n	800b708 <_strtod_l+0x8b8>
 800b664:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b668:	9a08      	ldr	r2, [sp, #32]
 800b66a:	0d1b      	lsrs	r3, r3, #20
 800b66c:	051b      	lsls	r3, r3, #20
 800b66e:	2a00      	cmp	r2, #0
 800b670:	d06b      	beq.n	800b74a <_strtod_l+0x8fa>
 800b672:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b676:	d868      	bhi.n	800b74a <_strtod_l+0x8fa>
 800b678:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b67c:	f67f ae9d 	bls.w	800b3ba <_strtod_l+0x56a>
 800b680:	4b0a      	ldr	r3, [pc, #40]	@ (800b6ac <_strtod_l+0x85c>)
 800b682:	4650      	mov	r0, sl
 800b684:	4659      	mov	r1, fp
 800b686:	2200      	movs	r2, #0
 800b688:	f7f4 ffd6 	bl	8000638 <__aeabi_dmul>
 800b68c:	4b08      	ldr	r3, [pc, #32]	@ (800b6b0 <_strtod_l+0x860>)
 800b68e:	400b      	ands	r3, r1
 800b690:	4682      	mov	sl, r0
 800b692:	468b      	mov	fp, r1
 800b694:	2b00      	cmp	r3, #0
 800b696:	f47f ae05 	bne.w	800b2a4 <_strtod_l+0x454>
 800b69a:	9a05      	ldr	r2, [sp, #20]
 800b69c:	2322      	movs	r3, #34	@ 0x22
 800b69e:	6013      	str	r3, [r2, #0]
 800b6a0:	e600      	b.n	800b2a4 <_strtod_l+0x454>
 800b6a2:	bf00      	nop
 800b6a4:	0800d730 	.word	0x0800d730
 800b6a8:	fffffc02 	.word	0xfffffc02
 800b6ac:	39500000 	.word	0x39500000
 800b6b0:	7ff00000 	.word	0x7ff00000
 800b6b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b6b8:	d165      	bne.n	800b786 <_strtod_l+0x936>
 800b6ba:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b6bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6c0:	b35a      	cbz	r2, 800b71a <_strtod_l+0x8ca>
 800b6c2:	4a9f      	ldr	r2, [pc, #636]	@ (800b940 <_strtod_l+0xaf0>)
 800b6c4:	4293      	cmp	r3, r2
 800b6c6:	d12b      	bne.n	800b720 <_strtod_l+0x8d0>
 800b6c8:	9b08      	ldr	r3, [sp, #32]
 800b6ca:	4651      	mov	r1, sl
 800b6cc:	b303      	cbz	r3, 800b710 <_strtod_l+0x8c0>
 800b6ce:	4b9d      	ldr	r3, [pc, #628]	@ (800b944 <_strtod_l+0xaf4>)
 800b6d0:	465a      	mov	r2, fp
 800b6d2:	4013      	ands	r3, r2
 800b6d4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6dc:	d81b      	bhi.n	800b716 <_strtod_l+0x8c6>
 800b6de:	0d1b      	lsrs	r3, r3, #20
 800b6e0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b6e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b6e8:	4299      	cmp	r1, r3
 800b6ea:	d119      	bne.n	800b720 <_strtod_l+0x8d0>
 800b6ec:	4b96      	ldr	r3, [pc, #600]	@ (800b948 <_strtod_l+0xaf8>)
 800b6ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d102      	bne.n	800b6fa <_strtod_l+0x8aa>
 800b6f4:	3101      	adds	r1, #1
 800b6f6:	f43f adca 	beq.w	800b28e <_strtod_l+0x43e>
 800b6fa:	4b92      	ldr	r3, [pc, #584]	@ (800b944 <_strtod_l+0xaf4>)
 800b6fc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6fe:	401a      	ands	r2, r3
 800b700:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b704:	f04f 0a00 	mov.w	sl, #0
 800b708:	9b08      	ldr	r3, [sp, #32]
 800b70a:	2b00      	cmp	r3, #0
 800b70c:	d1b8      	bne.n	800b680 <_strtod_l+0x830>
 800b70e:	e5c9      	b.n	800b2a4 <_strtod_l+0x454>
 800b710:	f04f 33ff 	mov.w	r3, #4294967295
 800b714:	e7e8      	b.n	800b6e8 <_strtod_l+0x898>
 800b716:	4613      	mov	r3, r2
 800b718:	e7e6      	b.n	800b6e8 <_strtod_l+0x898>
 800b71a:	ea53 030a 	orrs.w	r3, r3, sl
 800b71e:	d0a1      	beq.n	800b664 <_strtod_l+0x814>
 800b720:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b722:	b1db      	cbz	r3, 800b75c <_strtod_l+0x90c>
 800b724:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b726:	4213      	tst	r3, r2
 800b728:	d0ee      	beq.n	800b708 <_strtod_l+0x8b8>
 800b72a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b72c:	9a08      	ldr	r2, [sp, #32]
 800b72e:	4650      	mov	r0, sl
 800b730:	4659      	mov	r1, fp
 800b732:	b1bb      	cbz	r3, 800b764 <_strtod_l+0x914>
 800b734:	f7ff fb6e 	bl	800ae14 <sulp>
 800b738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b73c:	ec53 2b10 	vmov	r2, r3, d0
 800b740:	f7f4 fdc4 	bl	80002cc <__adddf3>
 800b744:	4682      	mov	sl, r0
 800b746:	468b      	mov	fp, r1
 800b748:	e7de      	b.n	800b708 <_strtod_l+0x8b8>
 800b74a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b74e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b752:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b756:	f04f 3aff 	mov.w	sl, #4294967295
 800b75a:	e7d5      	b.n	800b708 <_strtod_l+0x8b8>
 800b75c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b75e:	ea13 0f0a 	tst.w	r3, sl
 800b762:	e7e1      	b.n	800b728 <_strtod_l+0x8d8>
 800b764:	f7ff fb56 	bl	800ae14 <sulp>
 800b768:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b76c:	ec53 2b10 	vmov	r2, r3, d0
 800b770:	f7f4 fdaa 	bl	80002c8 <__aeabi_dsub>
 800b774:	2200      	movs	r2, #0
 800b776:	2300      	movs	r3, #0
 800b778:	4682      	mov	sl, r0
 800b77a:	468b      	mov	fp, r1
 800b77c:	f7f5 f9c4 	bl	8000b08 <__aeabi_dcmpeq>
 800b780:	2800      	cmp	r0, #0
 800b782:	d0c1      	beq.n	800b708 <_strtod_l+0x8b8>
 800b784:	e619      	b.n	800b3ba <_strtod_l+0x56a>
 800b786:	4641      	mov	r1, r8
 800b788:	4620      	mov	r0, r4
 800b78a:	f7ff facd 	bl	800ad28 <__ratio>
 800b78e:	ec57 6b10 	vmov	r6, r7, d0
 800b792:	2200      	movs	r2, #0
 800b794:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b798:	4630      	mov	r0, r6
 800b79a:	4639      	mov	r1, r7
 800b79c:	f7f5 f9c8 	bl	8000b30 <__aeabi_dcmple>
 800b7a0:	2800      	cmp	r0, #0
 800b7a2:	d06f      	beq.n	800b884 <_strtod_l+0xa34>
 800b7a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d17a      	bne.n	800b8a0 <_strtod_l+0xa50>
 800b7aa:	f1ba 0f00 	cmp.w	sl, #0
 800b7ae:	d158      	bne.n	800b862 <_strtod_l+0xa12>
 800b7b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d15a      	bne.n	800b870 <_strtod_l+0xa20>
 800b7ba:	4b64      	ldr	r3, [pc, #400]	@ (800b94c <_strtod_l+0xafc>)
 800b7bc:	2200      	movs	r2, #0
 800b7be:	4630      	mov	r0, r6
 800b7c0:	4639      	mov	r1, r7
 800b7c2:	f7f5 f9ab 	bl	8000b1c <__aeabi_dcmplt>
 800b7c6:	2800      	cmp	r0, #0
 800b7c8:	d159      	bne.n	800b87e <_strtod_l+0xa2e>
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	4639      	mov	r1, r7
 800b7ce:	4b60      	ldr	r3, [pc, #384]	@ (800b950 <_strtod_l+0xb00>)
 800b7d0:	2200      	movs	r2, #0
 800b7d2:	f7f4 ff31 	bl	8000638 <__aeabi_dmul>
 800b7d6:	4606      	mov	r6, r0
 800b7d8:	460f      	mov	r7, r1
 800b7da:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b7de:	9606      	str	r6, [sp, #24]
 800b7e0:	9307      	str	r3, [sp, #28]
 800b7e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b7e6:	4d57      	ldr	r5, [pc, #348]	@ (800b944 <_strtod_l+0xaf4>)
 800b7e8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b7ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7ee:	401d      	ands	r5, r3
 800b7f0:	4b58      	ldr	r3, [pc, #352]	@ (800b954 <_strtod_l+0xb04>)
 800b7f2:	429d      	cmp	r5, r3
 800b7f4:	f040 80b2 	bne.w	800b95c <_strtod_l+0xb0c>
 800b7f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7fa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b7fe:	ec4b ab10 	vmov	d0, sl, fp
 800b802:	f7ff f9c9 	bl	800ab98 <__ulp>
 800b806:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b80a:	ec51 0b10 	vmov	r0, r1, d0
 800b80e:	f7f4 ff13 	bl	8000638 <__aeabi_dmul>
 800b812:	4652      	mov	r2, sl
 800b814:	465b      	mov	r3, fp
 800b816:	f7f4 fd59 	bl	80002cc <__adddf3>
 800b81a:	460b      	mov	r3, r1
 800b81c:	4949      	ldr	r1, [pc, #292]	@ (800b944 <_strtod_l+0xaf4>)
 800b81e:	4a4e      	ldr	r2, [pc, #312]	@ (800b958 <_strtod_l+0xb08>)
 800b820:	4019      	ands	r1, r3
 800b822:	4291      	cmp	r1, r2
 800b824:	4682      	mov	sl, r0
 800b826:	d942      	bls.n	800b8ae <_strtod_l+0xa5e>
 800b828:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b82a:	4b47      	ldr	r3, [pc, #284]	@ (800b948 <_strtod_l+0xaf8>)
 800b82c:	429a      	cmp	r2, r3
 800b82e:	d103      	bne.n	800b838 <_strtod_l+0x9e8>
 800b830:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b832:	3301      	adds	r3, #1
 800b834:	f43f ad2b 	beq.w	800b28e <_strtod_l+0x43e>
 800b838:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b948 <_strtod_l+0xaf8>
 800b83c:	f04f 3aff 	mov.w	sl, #4294967295
 800b840:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b842:	9805      	ldr	r0, [sp, #20]
 800b844:	f7fe fe74 	bl	800a530 <_Bfree>
 800b848:	9805      	ldr	r0, [sp, #20]
 800b84a:	4649      	mov	r1, r9
 800b84c:	f7fe fe70 	bl	800a530 <_Bfree>
 800b850:	9805      	ldr	r0, [sp, #20]
 800b852:	4641      	mov	r1, r8
 800b854:	f7fe fe6c 	bl	800a530 <_Bfree>
 800b858:	9805      	ldr	r0, [sp, #20]
 800b85a:	4621      	mov	r1, r4
 800b85c:	f7fe fe68 	bl	800a530 <_Bfree>
 800b860:	e618      	b.n	800b494 <_strtod_l+0x644>
 800b862:	f1ba 0f01 	cmp.w	sl, #1
 800b866:	d103      	bne.n	800b870 <_strtod_l+0xa20>
 800b868:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	f43f ada5 	beq.w	800b3ba <_strtod_l+0x56a>
 800b870:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b920 <_strtod_l+0xad0>
 800b874:	4f35      	ldr	r7, [pc, #212]	@ (800b94c <_strtod_l+0xafc>)
 800b876:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b87a:	2600      	movs	r6, #0
 800b87c:	e7b1      	b.n	800b7e2 <_strtod_l+0x992>
 800b87e:	4f34      	ldr	r7, [pc, #208]	@ (800b950 <_strtod_l+0xb00>)
 800b880:	2600      	movs	r6, #0
 800b882:	e7aa      	b.n	800b7da <_strtod_l+0x98a>
 800b884:	4b32      	ldr	r3, [pc, #200]	@ (800b950 <_strtod_l+0xb00>)
 800b886:	4630      	mov	r0, r6
 800b888:	4639      	mov	r1, r7
 800b88a:	2200      	movs	r2, #0
 800b88c:	f7f4 fed4 	bl	8000638 <__aeabi_dmul>
 800b890:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b892:	4606      	mov	r6, r0
 800b894:	460f      	mov	r7, r1
 800b896:	2b00      	cmp	r3, #0
 800b898:	d09f      	beq.n	800b7da <_strtod_l+0x98a>
 800b89a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b89e:	e7a0      	b.n	800b7e2 <_strtod_l+0x992>
 800b8a0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b928 <_strtod_l+0xad8>
 800b8a4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b8a8:	ec57 6b17 	vmov	r6, r7, d7
 800b8ac:	e799      	b.n	800b7e2 <_strtod_l+0x992>
 800b8ae:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b8b2:	9b08      	ldr	r3, [sp, #32]
 800b8b4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d1c1      	bne.n	800b840 <_strtod_l+0x9f0>
 800b8bc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b8c0:	0d1b      	lsrs	r3, r3, #20
 800b8c2:	051b      	lsls	r3, r3, #20
 800b8c4:	429d      	cmp	r5, r3
 800b8c6:	d1bb      	bne.n	800b840 <_strtod_l+0x9f0>
 800b8c8:	4630      	mov	r0, r6
 800b8ca:	4639      	mov	r1, r7
 800b8cc:	f7f5 fa14 	bl	8000cf8 <__aeabi_d2lz>
 800b8d0:	f7f4 fe84 	bl	80005dc <__aeabi_l2d>
 800b8d4:	4602      	mov	r2, r0
 800b8d6:	460b      	mov	r3, r1
 800b8d8:	4630      	mov	r0, r6
 800b8da:	4639      	mov	r1, r7
 800b8dc:	f7f4 fcf4 	bl	80002c8 <__aeabi_dsub>
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b8e8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b8ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b8ee:	ea46 060a 	orr.w	r6, r6, sl
 800b8f2:	431e      	orrs	r6, r3
 800b8f4:	d06f      	beq.n	800b9d6 <_strtod_l+0xb86>
 800b8f6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b930 <_strtod_l+0xae0>)
 800b8f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8fc:	f7f5 f90e 	bl	8000b1c <__aeabi_dcmplt>
 800b900:	2800      	cmp	r0, #0
 800b902:	f47f accf 	bne.w	800b2a4 <_strtod_l+0x454>
 800b906:	a30c      	add	r3, pc, #48	@ (adr r3, 800b938 <_strtod_l+0xae8>)
 800b908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b910:	f7f5 f922 	bl	8000b58 <__aeabi_dcmpgt>
 800b914:	2800      	cmp	r0, #0
 800b916:	d093      	beq.n	800b840 <_strtod_l+0x9f0>
 800b918:	e4c4      	b.n	800b2a4 <_strtod_l+0x454>
 800b91a:	bf00      	nop
 800b91c:	f3af 8000 	nop.w
 800b920:	00000000 	.word	0x00000000
 800b924:	bff00000 	.word	0xbff00000
 800b928:	00000000 	.word	0x00000000
 800b92c:	3ff00000 	.word	0x3ff00000
 800b930:	94a03595 	.word	0x94a03595
 800b934:	3fdfffff 	.word	0x3fdfffff
 800b938:	35afe535 	.word	0x35afe535
 800b93c:	3fe00000 	.word	0x3fe00000
 800b940:	000fffff 	.word	0x000fffff
 800b944:	7ff00000 	.word	0x7ff00000
 800b948:	7fefffff 	.word	0x7fefffff
 800b94c:	3ff00000 	.word	0x3ff00000
 800b950:	3fe00000 	.word	0x3fe00000
 800b954:	7fe00000 	.word	0x7fe00000
 800b958:	7c9fffff 	.word	0x7c9fffff
 800b95c:	9b08      	ldr	r3, [sp, #32]
 800b95e:	b323      	cbz	r3, 800b9aa <_strtod_l+0xb5a>
 800b960:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b964:	d821      	bhi.n	800b9aa <_strtod_l+0xb5a>
 800b966:	a328      	add	r3, pc, #160	@ (adr r3, 800ba08 <_strtod_l+0xbb8>)
 800b968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96c:	4630      	mov	r0, r6
 800b96e:	4639      	mov	r1, r7
 800b970:	f7f5 f8de 	bl	8000b30 <__aeabi_dcmple>
 800b974:	b1a0      	cbz	r0, 800b9a0 <_strtod_l+0xb50>
 800b976:	4639      	mov	r1, r7
 800b978:	4630      	mov	r0, r6
 800b97a:	f7f5 f935 	bl	8000be8 <__aeabi_d2uiz>
 800b97e:	2801      	cmp	r0, #1
 800b980:	bf38      	it	cc
 800b982:	2001      	movcc	r0, #1
 800b984:	f7f4 fdde 	bl	8000544 <__aeabi_ui2d>
 800b988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b98a:	4606      	mov	r6, r0
 800b98c:	460f      	mov	r7, r1
 800b98e:	b9fb      	cbnz	r3, 800b9d0 <_strtod_l+0xb80>
 800b990:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b994:	9014      	str	r0, [sp, #80]	@ 0x50
 800b996:	9315      	str	r3, [sp, #84]	@ 0x54
 800b998:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b99c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b9a0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b9a2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b9a6:	1b5b      	subs	r3, r3, r5
 800b9a8:	9311      	str	r3, [sp, #68]	@ 0x44
 800b9aa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b9ae:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b9b2:	f7ff f8f1 	bl	800ab98 <__ulp>
 800b9b6:	4650      	mov	r0, sl
 800b9b8:	ec53 2b10 	vmov	r2, r3, d0
 800b9bc:	4659      	mov	r1, fp
 800b9be:	f7f4 fe3b 	bl	8000638 <__aeabi_dmul>
 800b9c2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b9c6:	f7f4 fc81 	bl	80002cc <__adddf3>
 800b9ca:	4682      	mov	sl, r0
 800b9cc:	468b      	mov	fp, r1
 800b9ce:	e770      	b.n	800b8b2 <_strtod_l+0xa62>
 800b9d0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b9d4:	e7e0      	b.n	800b998 <_strtod_l+0xb48>
 800b9d6:	a30e      	add	r3, pc, #56	@ (adr r3, 800ba10 <_strtod_l+0xbc0>)
 800b9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9dc:	f7f5 f89e 	bl	8000b1c <__aeabi_dcmplt>
 800b9e0:	e798      	b.n	800b914 <_strtod_l+0xac4>
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b9e6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b9e8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b9ea:	6013      	str	r3, [r2, #0]
 800b9ec:	f7ff ba6d 	b.w	800aeca <_strtod_l+0x7a>
 800b9f0:	2a65      	cmp	r2, #101	@ 0x65
 800b9f2:	f43f ab66 	beq.w	800b0c2 <_strtod_l+0x272>
 800b9f6:	2a45      	cmp	r2, #69	@ 0x45
 800b9f8:	f43f ab63 	beq.w	800b0c2 <_strtod_l+0x272>
 800b9fc:	2301      	movs	r3, #1
 800b9fe:	f7ff bb9e 	b.w	800b13e <_strtod_l+0x2ee>
 800ba02:	bf00      	nop
 800ba04:	f3af 8000 	nop.w
 800ba08:	ffc00000 	.word	0xffc00000
 800ba0c:	41dfffff 	.word	0x41dfffff
 800ba10:	94a03595 	.word	0x94a03595
 800ba14:	3fcfffff 	.word	0x3fcfffff

0800ba18 <_strtod_r>:
 800ba18:	4b01      	ldr	r3, [pc, #4]	@ (800ba20 <_strtod_r+0x8>)
 800ba1a:	f7ff ba19 	b.w	800ae50 <_strtod_l>
 800ba1e:	bf00      	nop
 800ba20:	200000e0 	.word	0x200000e0

0800ba24 <_strtol_l.constprop.0>:
 800ba24:	2b24      	cmp	r3, #36	@ 0x24
 800ba26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba2a:	4686      	mov	lr, r0
 800ba2c:	4690      	mov	r8, r2
 800ba2e:	d801      	bhi.n	800ba34 <_strtol_l.constprop.0+0x10>
 800ba30:	2b01      	cmp	r3, #1
 800ba32:	d106      	bne.n	800ba42 <_strtol_l.constprop.0+0x1e>
 800ba34:	f7fd fdba 	bl	80095ac <__errno>
 800ba38:	2316      	movs	r3, #22
 800ba3a:	6003      	str	r3, [r0, #0]
 800ba3c:	2000      	movs	r0, #0
 800ba3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba42:	4834      	ldr	r0, [pc, #208]	@ (800bb14 <_strtol_l.constprop.0+0xf0>)
 800ba44:	460d      	mov	r5, r1
 800ba46:	462a      	mov	r2, r5
 800ba48:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ba4c:	5d06      	ldrb	r6, [r0, r4]
 800ba4e:	f016 0608 	ands.w	r6, r6, #8
 800ba52:	d1f8      	bne.n	800ba46 <_strtol_l.constprop.0+0x22>
 800ba54:	2c2d      	cmp	r4, #45	@ 0x2d
 800ba56:	d12d      	bne.n	800bab4 <_strtol_l.constprop.0+0x90>
 800ba58:	782c      	ldrb	r4, [r5, #0]
 800ba5a:	2601      	movs	r6, #1
 800ba5c:	1c95      	adds	r5, r2, #2
 800ba5e:	f033 0210 	bics.w	r2, r3, #16
 800ba62:	d109      	bne.n	800ba78 <_strtol_l.constprop.0+0x54>
 800ba64:	2c30      	cmp	r4, #48	@ 0x30
 800ba66:	d12a      	bne.n	800babe <_strtol_l.constprop.0+0x9a>
 800ba68:	782a      	ldrb	r2, [r5, #0]
 800ba6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ba6e:	2a58      	cmp	r2, #88	@ 0x58
 800ba70:	d125      	bne.n	800babe <_strtol_l.constprop.0+0x9a>
 800ba72:	786c      	ldrb	r4, [r5, #1]
 800ba74:	2310      	movs	r3, #16
 800ba76:	3502      	adds	r5, #2
 800ba78:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ba7c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ba80:	2200      	movs	r2, #0
 800ba82:	fbbc f9f3 	udiv	r9, ip, r3
 800ba86:	4610      	mov	r0, r2
 800ba88:	fb03 ca19 	mls	sl, r3, r9, ip
 800ba8c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ba90:	2f09      	cmp	r7, #9
 800ba92:	d81b      	bhi.n	800bacc <_strtol_l.constprop.0+0xa8>
 800ba94:	463c      	mov	r4, r7
 800ba96:	42a3      	cmp	r3, r4
 800ba98:	dd27      	ble.n	800baea <_strtol_l.constprop.0+0xc6>
 800ba9a:	1c57      	adds	r7, r2, #1
 800ba9c:	d007      	beq.n	800baae <_strtol_l.constprop.0+0x8a>
 800ba9e:	4581      	cmp	r9, r0
 800baa0:	d320      	bcc.n	800bae4 <_strtol_l.constprop.0+0xc0>
 800baa2:	d101      	bne.n	800baa8 <_strtol_l.constprop.0+0x84>
 800baa4:	45a2      	cmp	sl, r4
 800baa6:	db1d      	blt.n	800bae4 <_strtol_l.constprop.0+0xc0>
 800baa8:	fb00 4003 	mla	r0, r0, r3, r4
 800baac:	2201      	movs	r2, #1
 800baae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bab2:	e7eb      	b.n	800ba8c <_strtol_l.constprop.0+0x68>
 800bab4:	2c2b      	cmp	r4, #43	@ 0x2b
 800bab6:	bf04      	itt	eq
 800bab8:	782c      	ldrbeq	r4, [r5, #0]
 800baba:	1c95      	addeq	r5, r2, #2
 800babc:	e7cf      	b.n	800ba5e <_strtol_l.constprop.0+0x3a>
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1da      	bne.n	800ba78 <_strtol_l.constprop.0+0x54>
 800bac2:	2c30      	cmp	r4, #48	@ 0x30
 800bac4:	bf0c      	ite	eq
 800bac6:	2308      	moveq	r3, #8
 800bac8:	230a      	movne	r3, #10
 800baca:	e7d5      	b.n	800ba78 <_strtol_l.constprop.0+0x54>
 800bacc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bad0:	2f19      	cmp	r7, #25
 800bad2:	d801      	bhi.n	800bad8 <_strtol_l.constprop.0+0xb4>
 800bad4:	3c37      	subs	r4, #55	@ 0x37
 800bad6:	e7de      	b.n	800ba96 <_strtol_l.constprop.0+0x72>
 800bad8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800badc:	2f19      	cmp	r7, #25
 800bade:	d804      	bhi.n	800baea <_strtol_l.constprop.0+0xc6>
 800bae0:	3c57      	subs	r4, #87	@ 0x57
 800bae2:	e7d8      	b.n	800ba96 <_strtol_l.constprop.0+0x72>
 800bae4:	f04f 32ff 	mov.w	r2, #4294967295
 800bae8:	e7e1      	b.n	800baae <_strtol_l.constprop.0+0x8a>
 800baea:	1c53      	adds	r3, r2, #1
 800baec:	d108      	bne.n	800bb00 <_strtol_l.constprop.0+0xdc>
 800baee:	2322      	movs	r3, #34	@ 0x22
 800baf0:	f8ce 3000 	str.w	r3, [lr]
 800baf4:	4660      	mov	r0, ip
 800baf6:	f1b8 0f00 	cmp.w	r8, #0
 800bafa:	d0a0      	beq.n	800ba3e <_strtol_l.constprop.0+0x1a>
 800bafc:	1e69      	subs	r1, r5, #1
 800bafe:	e006      	b.n	800bb0e <_strtol_l.constprop.0+0xea>
 800bb00:	b106      	cbz	r6, 800bb04 <_strtol_l.constprop.0+0xe0>
 800bb02:	4240      	negs	r0, r0
 800bb04:	f1b8 0f00 	cmp.w	r8, #0
 800bb08:	d099      	beq.n	800ba3e <_strtol_l.constprop.0+0x1a>
 800bb0a:	2a00      	cmp	r2, #0
 800bb0c:	d1f6      	bne.n	800bafc <_strtol_l.constprop.0+0xd8>
 800bb0e:	f8c8 1000 	str.w	r1, [r8]
 800bb12:	e794      	b.n	800ba3e <_strtol_l.constprop.0+0x1a>
 800bb14:	0800d759 	.word	0x0800d759

0800bb18 <_strtol_r>:
 800bb18:	f7ff bf84 	b.w	800ba24 <_strtol_l.constprop.0>

0800bb1c <__ssputs_r>:
 800bb1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb20:	688e      	ldr	r6, [r1, #8]
 800bb22:	461f      	mov	r7, r3
 800bb24:	42be      	cmp	r6, r7
 800bb26:	680b      	ldr	r3, [r1, #0]
 800bb28:	4682      	mov	sl, r0
 800bb2a:	460c      	mov	r4, r1
 800bb2c:	4690      	mov	r8, r2
 800bb2e:	d82d      	bhi.n	800bb8c <__ssputs_r+0x70>
 800bb30:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb34:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bb38:	d026      	beq.n	800bb88 <__ssputs_r+0x6c>
 800bb3a:	6965      	ldr	r5, [r4, #20]
 800bb3c:	6909      	ldr	r1, [r1, #16]
 800bb3e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb42:	eba3 0901 	sub.w	r9, r3, r1
 800bb46:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb4a:	1c7b      	adds	r3, r7, #1
 800bb4c:	444b      	add	r3, r9
 800bb4e:	106d      	asrs	r5, r5, #1
 800bb50:	429d      	cmp	r5, r3
 800bb52:	bf38      	it	cc
 800bb54:	461d      	movcc	r5, r3
 800bb56:	0553      	lsls	r3, r2, #21
 800bb58:	d527      	bpl.n	800bbaa <__ssputs_r+0x8e>
 800bb5a:	4629      	mov	r1, r5
 800bb5c:	f7fe fc1c 	bl	800a398 <_malloc_r>
 800bb60:	4606      	mov	r6, r0
 800bb62:	b360      	cbz	r0, 800bbbe <__ssputs_r+0xa2>
 800bb64:	6921      	ldr	r1, [r4, #16]
 800bb66:	464a      	mov	r2, r9
 800bb68:	f000 ff5a 	bl	800ca20 <memcpy>
 800bb6c:	89a3      	ldrh	r3, [r4, #12]
 800bb6e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bb72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb76:	81a3      	strh	r3, [r4, #12]
 800bb78:	6126      	str	r6, [r4, #16]
 800bb7a:	6165      	str	r5, [r4, #20]
 800bb7c:	444e      	add	r6, r9
 800bb7e:	eba5 0509 	sub.w	r5, r5, r9
 800bb82:	6026      	str	r6, [r4, #0]
 800bb84:	60a5      	str	r5, [r4, #8]
 800bb86:	463e      	mov	r6, r7
 800bb88:	42be      	cmp	r6, r7
 800bb8a:	d900      	bls.n	800bb8e <__ssputs_r+0x72>
 800bb8c:	463e      	mov	r6, r7
 800bb8e:	6820      	ldr	r0, [r4, #0]
 800bb90:	4632      	mov	r2, r6
 800bb92:	4641      	mov	r1, r8
 800bb94:	f000 fef7 	bl	800c986 <memmove>
 800bb98:	68a3      	ldr	r3, [r4, #8]
 800bb9a:	1b9b      	subs	r3, r3, r6
 800bb9c:	60a3      	str	r3, [r4, #8]
 800bb9e:	6823      	ldr	r3, [r4, #0]
 800bba0:	4433      	add	r3, r6
 800bba2:	6023      	str	r3, [r4, #0]
 800bba4:	2000      	movs	r0, #0
 800bba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbaa:	462a      	mov	r2, r5
 800bbac:	f001 facd 	bl	800d14a <_realloc_r>
 800bbb0:	4606      	mov	r6, r0
 800bbb2:	2800      	cmp	r0, #0
 800bbb4:	d1e0      	bne.n	800bb78 <__ssputs_r+0x5c>
 800bbb6:	6921      	ldr	r1, [r4, #16]
 800bbb8:	4650      	mov	r0, sl
 800bbba:	f7fe fb79 	bl	800a2b0 <_free_r>
 800bbbe:	230c      	movs	r3, #12
 800bbc0:	f8ca 3000 	str.w	r3, [sl]
 800bbc4:	89a3      	ldrh	r3, [r4, #12]
 800bbc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bbca:	81a3      	strh	r3, [r4, #12]
 800bbcc:	f04f 30ff 	mov.w	r0, #4294967295
 800bbd0:	e7e9      	b.n	800bba6 <__ssputs_r+0x8a>
	...

0800bbd4 <_svfiprintf_r>:
 800bbd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd8:	4698      	mov	r8, r3
 800bbda:	898b      	ldrh	r3, [r1, #12]
 800bbdc:	061b      	lsls	r3, r3, #24
 800bbde:	b09d      	sub	sp, #116	@ 0x74
 800bbe0:	4607      	mov	r7, r0
 800bbe2:	460d      	mov	r5, r1
 800bbe4:	4614      	mov	r4, r2
 800bbe6:	d510      	bpl.n	800bc0a <_svfiprintf_r+0x36>
 800bbe8:	690b      	ldr	r3, [r1, #16]
 800bbea:	b973      	cbnz	r3, 800bc0a <_svfiprintf_r+0x36>
 800bbec:	2140      	movs	r1, #64	@ 0x40
 800bbee:	f7fe fbd3 	bl	800a398 <_malloc_r>
 800bbf2:	6028      	str	r0, [r5, #0]
 800bbf4:	6128      	str	r0, [r5, #16]
 800bbf6:	b930      	cbnz	r0, 800bc06 <_svfiprintf_r+0x32>
 800bbf8:	230c      	movs	r3, #12
 800bbfa:	603b      	str	r3, [r7, #0]
 800bbfc:	f04f 30ff 	mov.w	r0, #4294967295
 800bc00:	b01d      	add	sp, #116	@ 0x74
 800bc02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc06:	2340      	movs	r3, #64	@ 0x40
 800bc08:	616b      	str	r3, [r5, #20]
 800bc0a:	2300      	movs	r3, #0
 800bc0c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc0e:	2320      	movs	r3, #32
 800bc10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bc14:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc18:	2330      	movs	r3, #48	@ 0x30
 800bc1a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800bdb8 <_svfiprintf_r+0x1e4>
 800bc1e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bc22:	f04f 0901 	mov.w	r9, #1
 800bc26:	4623      	mov	r3, r4
 800bc28:	469a      	mov	sl, r3
 800bc2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc2e:	b10a      	cbz	r2, 800bc34 <_svfiprintf_r+0x60>
 800bc30:	2a25      	cmp	r2, #37	@ 0x25
 800bc32:	d1f9      	bne.n	800bc28 <_svfiprintf_r+0x54>
 800bc34:	ebba 0b04 	subs.w	fp, sl, r4
 800bc38:	d00b      	beq.n	800bc52 <_svfiprintf_r+0x7e>
 800bc3a:	465b      	mov	r3, fp
 800bc3c:	4622      	mov	r2, r4
 800bc3e:	4629      	mov	r1, r5
 800bc40:	4638      	mov	r0, r7
 800bc42:	f7ff ff6b 	bl	800bb1c <__ssputs_r>
 800bc46:	3001      	adds	r0, #1
 800bc48:	f000 80a7 	beq.w	800bd9a <_svfiprintf_r+0x1c6>
 800bc4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bc4e:	445a      	add	r2, fp
 800bc50:	9209      	str	r2, [sp, #36]	@ 0x24
 800bc52:	f89a 3000 	ldrb.w	r3, [sl]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	f000 809f 	beq.w	800bd9a <_svfiprintf_r+0x1c6>
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	f04f 32ff 	mov.w	r2, #4294967295
 800bc62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc66:	f10a 0a01 	add.w	sl, sl, #1
 800bc6a:	9304      	str	r3, [sp, #16]
 800bc6c:	9307      	str	r3, [sp, #28]
 800bc6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bc72:	931a      	str	r3, [sp, #104]	@ 0x68
 800bc74:	4654      	mov	r4, sl
 800bc76:	2205      	movs	r2, #5
 800bc78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc7c:	484e      	ldr	r0, [pc, #312]	@ (800bdb8 <_svfiprintf_r+0x1e4>)
 800bc7e:	f7f4 fac7 	bl	8000210 <memchr>
 800bc82:	9a04      	ldr	r2, [sp, #16]
 800bc84:	b9d8      	cbnz	r0, 800bcbe <_svfiprintf_r+0xea>
 800bc86:	06d0      	lsls	r0, r2, #27
 800bc88:	bf44      	itt	mi
 800bc8a:	2320      	movmi	r3, #32
 800bc8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc90:	0711      	lsls	r1, r2, #28
 800bc92:	bf44      	itt	mi
 800bc94:	232b      	movmi	r3, #43	@ 0x2b
 800bc96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bc9a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc9e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bca0:	d015      	beq.n	800bcce <_svfiprintf_r+0xfa>
 800bca2:	9a07      	ldr	r2, [sp, #28]
 800bca4:	4654      	mov	r4, sl
 800bca6:	2000      	movs	r0, #0
 800bca8:	f04f 0c0a 	mov.w	ip, #10
 800bcac:	4621      	mov	r1, r4
 800bcae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcb2:	3b30      	subs	r3, #48	@ 0x30
 800bcb4:	2b09      	cmp	r3, #9
 800bcb6:	d94b      	bls.n	800bd50 <_svfiprintf_r+0x17c>
 800bcb8:	b1b0      	cbz	r0, 800bce8 <_svfiprintf_r+0x114>
 800bcba:	9207      	str	r2, [sp, #28]
 800bcbc:	e014      	b.n	800bce8 <_svfiprintf_r+0x114>
 800bcbe:	eba0 0308 	sub.w	r3, r0, r8
 800bcc2:	fa09 f303 	lsl.w	r3, r9, r3
 800bcc6:	4313      	orrs	r3, r2
 800bcc8:	9304      	str	r3, [sp, #16]
 800bcca:	46a2      	mov	sl, r4
 800bccc:	e7d2      	b.n	800bc74 <_svfiprintf_r+0xa0>
 800bcce:	9b03      	ldr	r3, [sp, #12]
 800bcd0:	1d19      	adds	r1, r3, #4
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	9103      	str	r1, [sp, #12]
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	bfbb      	ittet	lt
 800bcda:	425b      	neglt	r3, r3
 800bcdc:	f042 0202 	orrlt.w	r2, r2, #2
 800bce0:	9307      	strge	r3, [sp, #28]
 800bce2:	9307      	strlt	r3, [sp, #28]
 800bce4:	bfb8      	it	lt
 800bce6:	9204      	strlt	r2, [sp, #16]
 800bce8:	7823      	ldrb	r3, [r4, #0]
 800bcea:	2b2e      	cmp	r3, #46	@ 0x2e
 800bcec:	d10a      	bne.n	800bd04 <_svfiprintf_r+0x130>
 800bcee:	7863      	ldrb	r3, [r4, #1]
 800bcf0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bcf2:	d132      	bne.n	800bd5a <_svfiprintf_r+0x186>
 800bcf4:	9b03      	ldr	r3, [sp, #12]
 800bcf6:	1d1a      	adds	r2, r3, #4
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	9203      	str	r2, [sp, #12]
 800bcfc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bd00:	3402      	adds	r4, #2
 800bd02:	9305      	str	r3, [sp, #20]
 800bd04:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800bdc8 <_svfiprintf_r+0x1f4>
 800bd08:	7821      	ldrb	r1, [r4, #0]
 800bd0a:	2203      	movs	r2, #3
 800bd0c:	4650      	mov	r0, sl
 800bd0e:	f7f4 fa7f 	bl	8000210 <memchr>
 800bd12:	b138      	cbz	r0, 800bd24 <_svfiprintf_r+0x150>
 800bd14:	9b04      	ldr	r3, [sp, #16]
 800bd16:	eba0 000a 	sub.w	r0, r0, sl
 800bd1a:	2240      	movs	r2, #64	@ 0x40
 800bd1c:	4082      	lsls	r2, r0
 800bd1e:	4313      	orrs	r3, r2
 800bd20:	3401      	adds	r4, #1
 800bd22:	9304      	str	r3, [sp, #16]
 800bd24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd28:	4824      	ldr	r0, [pc, #144]	@ (800bdbc <_svfiprintf_r+0x1e8>)
 800bd2a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bd2e:	2206      	movs	r2, #6
 800bd30:	f7f4 fa6e 	bl	8000210 <memchr>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	d036      	beq.n	800bda6 <_svfiprintf_r+0x1d2>
 800bd38:	4b21      	ldr	r3, [pc, #132]	@ (800bdc0 <_svfiprintf_r+0x1ec>)
 800bd3a:	bb1b      	cbnz	r3, 800bd84 <_svfiprintf_r+0x1b0>
 800bd3c:	9b03      	ldr	r3, [sp, #12]
 800bd3e:	3307      	adds	r3, #7
 800bd40:	f023 0307 	bic.w	r3, r3, #7
 800bd44:	3308      	adds	r3, #8
 800bd46:	9303      	str	r3, [sp, #12]
 800bd48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd4a:	4433      	add	r3, r6
 800bd4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd4e:	e76a      	b.n	800bc26 <_svfiprintf_r+0x52>
 800bd50:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd54:	460c      	mov	r4, r1
 800bd56:	2001      	movs	r0, #1
 800bd58:	e7a8      	b.n	800bcac <_svfiprintf_r+0xd8>
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	3401      	adds	r4, #1
 800bd5e:	9305      	str	r3, [sp, #20]
 800bd60:	4619      	mov	r1, r3
 800bd62:	f04f 0c0a 	mov.w	ip, #10
 800bd66:	4620      	mov	r0, r4
 800bd68:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd6c:	3a30      	subs	r2, #48	@ 0x30
 800bd6e:	2a09      	cmp	r2, #9
 800bd70:	d903      	bls.n	800bd7a <_svfiprintf_r+0x1a6>
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d0c6      	beq.n	800bd04 <_svfiprintf_r+0x130>
 800bd76:	9105      	str	r1, [sp, #20]
 800bd78:	e7c4      	b.n	800bd04 <_svfiprintf_r+0x130>
 800bd7a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd7e:	4604      	mov	r4, r0
 800bd80:	2301      	movs	r3, #1
 800bd82:	e7f0      	b.n	800bd66 <_svfiprintf_r+0x192>
 800bd84:	ab03      	add	r3, sp, #12
 800bd86:	9300      	str	r3, [sp, #0]
 800bd88:	462a      	mov	r2, r5
 800bd8a:	4b0e      	ldr	r3, [pc, #56]	@ (800bdc4 <_svfiprintf_r+0x1f0>)
 800bd8c:	a904      	add	r1, sp, #16
 800bd8e:	4638      	mov	r0, r7
 800bd90:	f7fc fb86 	bl	80084a0 <_printf_float>
 800bd94:	1c42      	adds	r2, r0, #1
 800bd96:	4606      	mov	r6, r0
 800bd98:	d1d6      	bne.n	800bd48 <_svfiprintf_r+0x174>
 800bd9a:	89ab      	ldrh	r3, [r5, #12]
 800bd9c:	065b      	lsls	r3, r3, #25
 800bd9e:	f53f af2d 	bmi.w	800bbfc <_svfiprintf_r+0x28>
 800bda2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bda4:	e72c      	b.n	800bc00 <_svfiprintf_r+0x2c>
 800bda6:	ab03      	add	r3, sp, #12
 800bda8:	9300      	str	r3, [sp, #0]
 800bdaa:	462a      	mov	r2, r5
 800bdac:	4b05      	ldr	r3, [pc, #20]	@ (800bdc4 <_svfiprintf_r+0x1f0>)
 800bdae:	a904      	add	r1, sp, #16
 800bdb0:	4638      	mov	r0, r7
 800bdb2:	f7fc fe0d 	bl	80089d0 <_printf_i>
 800bdb6:	e7ed      	b.n	800bd94 <_svfiprintf_r+0x1c0>
 800bdb8:	0800d859 	.word	0x0800d859
 800bdbc:	0800d863 	.word	0x0800d863
 800bdc0:	080084a1 	.word	0x080084a1
 800bdc4:	0800bb1d 	.word	0x0800bb1d
 800bdc8:	0800d85f 	.word	0x0800d85f

0800bdcc <_sungetc_r>:
 800bdcc:	b538      	push	{r3, r4, r5, lr}
 800bdce:	1c4b      	adds	r3, r1, #1
 800bdd0:	4614      	mov	r4, r2
 800bdd2:	d103      	bne.n	800bddc <_sungetc_r+0x10>
 800bdd4:	f04f 35ff 	mov.w	r5, #4294967295
 800bdd8:	4628      	mov	r0, r5
 800bdda:	bd38      	pop	{r3, r4, r5, pc}
 800bddc:	8993      	ldrh	r3, [r2, #12]
 800bdde:	f023 0320 	bic.w	r3, r3, #32
 800bde2:	8193      	strh	r3, [r2, #12]
 800bde4:	6853      	ldr	r3, [r2, #4]
 800bde6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800bde8:	b2cd      	uxtb	r5, r1
 800bdea:	b18a      	cbz	r2, 800be10 <_sungetc_r+0x44>
 800bdec:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800bdee:	429a      	cmp	r2, r3
 800bdf0:	dd08      	ble.n	800be04 <_sungetc_r+0x38>
 800bdf2:	6823      	ldr	r3, [r4, #0]
 800bdf4:	1e5a      	subs	r2, r3, #1
 800bdf6:	6022      	str	r2, [r4, #0]
 800bdf8:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bdfc:	6863      	ldr	r3, [r4, #4]
 800bdfe:	3301      	adds	r3, #1
 800be00:	6063      	str	r3, [r4, #4]
 800be02:	e7e9      	b.n	800bdd8 <_sungetc_r+0xc>
 800be04:	4621      	mov	r1, r4
 800be06:	f000 fd84 	bl	800c912 <__submore>
 800be0a:	2800      	cmp	r0, #0
 800be0c:	d0f1      	beq.n	800bdf2 <_sungetc_r+0x26>
 800be0e:	e7e1      	b.n	800bdd4 <_sungetc_r+0x8>
 800be10:	6921      	ldr	r1, [r4, #16]
 800be12:	6822      	ldr	r2, [r4, #0]
 800be14:	b141      	cbz	r1, 800be28 <_sungetc_r+0x5c>
 800be16:	4291      	cmp	r1, r2
 800be18:	d206      	bcs.n	800be28 <_sungetc_r+0x5c>
 800be1a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800be1e:	42a9      	cmp	r1, r5
 800be20:	d102      	bne.n	800be28 <_sungetc_r+0x5c>
 800be22:	3a01      	subs	r2, #1
 800be24:	6022      	str	r2, [r4, #0]
 800be26:	e7ea      	b.n	800bdfe <_sungetc_r+0x32>
 800be28:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800be2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be30:	6363      	str	r3, [r4, #52]	@ 0x34
 800be32:	2303      	movs	r3, #3
 800be34:	63a3      	str	r3, [r4, #56]	@ 0x38
 800be36:	4623      	mov	r3, r4
 800be38:	f803 5f46 	strb.w	r5, [r3, #70]!
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	2301      	movs	r3, #1
 800be40:	e7de      	b.n	800be00 <_sungetc_r+0x34>

0800be42 <__ssrefill_r>:
 800be42:	b510      	push	{r4, lr}
 800be44:	460c      	mov	r4, r1
 800be46:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800be48:	b169      	cbz	r1, 800be66 <__ssrefill_r+0x24>
 800be4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800be4e:	4299      	cmp	r1, r3
 800be50:	d001      	beq.n	800be56 <__ssrefill_r+0x14>
 800be52:	f7fe fa2d 	bl	800a2b0 <_free_r>
 800be56:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800be58:	6063      	str	r3, [r4, #4]
 800be5a:	2000      	movs	r0, #0
 800be5c:	6360      	str	r0, [r4, #52]	@ 0x34
 800be5e:	b113      	cbz	r3, 800be66 <__ssrefill_r+0x24>
 800be60:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800be62:	6023      	str	r3, [r4, #0]
 800be64:	bd10      	pop	{r4, pc}
 800be66:	6923      	ldr	r3, [r4, #16]
 800be68:	6023      	str	r3, [r4, #0]
 800be6a:	2300      	movs	r3, #0
 800be6c:	6063      	str	r3, [r4, #4]
 800be6e:	89a3      	ldrh	r3, [r4, #12]
 800be70:	f043 0320 	orr.w	r3, r3, #32
 800be74:	81a3      	strh	r3, [r4, #12]
 800be76:	f04f 30ff 	mov.w	r0, #4294967295
 800be7a:	e7f3      	b.n	800be64 <__ssrefill_r+0x22>

0800be7c <__ssvfiscanf_r>:
 800be7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be80:	460c      	mov	r4, r1
 800be82:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800be86:	2100      	movs	r1, #0
 800be88:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800be8c:	49a5      	ldr	r1, [pc, #660]	@ (800c124 <__ssvfiscanf_r+0x2a8>)
 800be8e:	91a0      	str	r1, [sp, #640]	@ 0x280
 800be90:	f10d 0804 	add.w	r8, sp, #4
 800be94:	49a4      	ldr	r1, [pc, #656]	@ (800c128 <__ssvfiscanf_r+0x2ac>)
 800be96:	4fa5      	ldr	r7, [pc, #660]	@ (800c12c <__ssvfiscanf_r+0x2b0>)
 800be98:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800be9c:	4606      	mov	r6, r0
 800be9e:	91a1      	str	r1, [sp, #644]	@ 0x284
 800bea0:	9300      	str	r3, [sp, #0]
 800bea2:	7813      	ldrb	r3, [r2, #0]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	f000 8158 	beq.w	800c15a <__ssvfiscanf_r+0x2de>
 800beaa:	5cf9      	ldrb	r1, [r7, r3]
 800beac:	f011 0108 	ands.w	r1, r1, #8
 800beb0:	f102 0501 	add.w	r5, r2, #1
 800beb4:	d019      	beq.n	800beea <__ssvfiscanf_r+0x6e>
 800beb6:	6863      	ldr	r3, [r4, #4]
 800beb8:	2b00      	cmp	r3, #0
 800beba:	dd0f      	ble.n	800bedc <__ssvfiscanf_r+0x60>
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	781a      	ldrb	r2, [r3, #0]
 800bec0:	5cba      	ldrb	r2, [r7, r2]
 800bec2:	0712      	lsls	r2, r2, #28
 800bec4:	d401      	bmi.n	800beca <__ssvfiscanf_r+0x4e>
 800bec6:	462a      	mov	r2, r5
 800bec8:	e7eb      	b.n	800bea2 <__ssvfiscanf_r+0x26>
 800beca:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800becc:	3201      	adds	r2, #1
 800bece:	9245      	str	r2, [sp, #276]	@ 0x114
 800bed0:	6862      	ldr	r2, [r4, #4]
 800bed2:	3301      	adds	r3, #1
 800bed4:	3a01      	subs	r2, #1
 800bed6:	6062      	str	r2, [r4, #4]
 800bed8:	6023      	str	r3, [r4, #0]
 800beda:	e7ec      	b.n	800beb6 <__ssvfiscanf_r+0x3a>
 800bedc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800bede:	4621      	mov	r1, r4
 800bee0:	4630      	mov	r0, r6
 800bee2:	4798      	blx	r3
 800bee4:	2800      	cmp	r0, #0
 800bee6:	d0e9      	beq.n	800bebc <__ssvfiscanf_r+0x40>
 800bee8:	e7ed      	b.n	800bec6 <__ssvfiscanf_r+0x4a>
 800beea:	2b25      	cmp	r3, #37	@ 0x25
 800beec:	d012      	beq.n	800bf14 <__ssvfiscanf_r+0x98>
 800beee:	4699      	mov	r9, r3
 800bef0:	6863      	ldr	r3, [r4, #4]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f340 8093 	ble.w	800c01e <__ssvfiscanf_r+0x1a2>
 800bef8:	6822      	ldr	r2, [r4, #0]
 800befa:	7813      	ldrb	r3, [r2, #0]
 800befc:	454b      	cmp	r3, r9
 800befe:	f040 812c 	bne.w	800c15a <__ssvfiscanf_r+0x2de>
 800bf02:	6863      	ldr	r3, [r4, #4]
 800bf04:	3b01      	subs	r3, #1
 800bf06:	6063      	str	r3, [r4, #4]
 800bf08:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800bf0a:	3201      	adds	r2, #1
 800bf0c:	3301      	adds	r3, #1
 800bf0e:	6022      	str	r2, [r4, #0]
 800bf10:	9345      	str	r3, [sp, #276]	@ 0x114
 800bf12:	e7d8      	b.n	800bec6 <__ssvfiscanf_r+0x4a>
 800bf14:	9141      	str	r1, [sp, #260]	@ 0x104
 800bf16:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bf18:	7853      	ldrb	r3, [r2, #1]
 800bf1a:	2b2a      	cmp	r3, #42	@ 0x2a
 800bf1c:	bf02      	ittt	eq
 800bf1e:	2310      	moveq	r3, #16
 800bf20:	1c95      	addeq	r5, r2, #2
 800bf22:	9341      	streq	r3, [sp, #260]	@ 0x104
 800bf24:	220a      	movs	r2, #10
 800bf26:	46a9      	mov	r9, r5
 800bf28:	f819 1b01 	ldrb.w	r1, [r9], #1
 800bf2c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800bf30:	2b09      	cmp	r3, #9
 800bf32:	d91e      	bls.n	800bf72 <__ssvfiscanf_r+0xf6>
 800bf34:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800c130 <__ssvfiscanf_r+0x2b4>
 800bf38:	2203      	movs	r2, #3
 800bf3a:	4650      	mov	r0, sl
 800bf3c:	f7f4 f968 	bl	8000210 <memchr>
 800bf40:	b138      	cbz	r0, 800bf52 <__ssvfiscanf_r+0xd6>
 800bf42:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800bf44:	eba0 000a 	sub.w	r0, r0, sl
 800bf48:	2301      	movs	r3, #1
 800bf4a:	4083      	lsls	r3, r0
 800bf4c:	4313      	orrs	r3, r2
 800bf4e:	9341      	str	r3, [sp, #260]	@ 0x104
 800bf50:	464d      	mov	r5, r9
 800bf52:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bf56:	2b78      	cmp	r3, #120	@ 0x78
 800bf58:	d806      	bhi.n	800bf68 <__ssvfiscanf_r+0xec>
 800bf5a:	2b57      	cmp	r3, #87	@ 0x57
 800bf5c:	d810      	bhi.n	800bf80 <__ssvfiscanf_r+0x104>
 800bf5e:	2b25      	cmp	r3, #37	@ 0x25
 800bf60:	d0c5      	beq.n	800beee <__ssvfiscanf_r+0x72>
 800bf62:	d857      	bhi.n	800c014 <__ssvfiscanf_r+0x198>
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d065      	beq.n	800c034 <__ssvfiscanf_r+0x1b8>
 800bf68:	2303      	movs	r3, #3
 800bf6a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800bf6c:	230a      	movs	r3, #10
 800bf6e:	9342      	str	r3, [sp, #264]	@ 0x108
 800bf70:	e078      	b.n	800c064 <__ssvfiscanf_r+0x1e8>
 800bf72:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800bf74:	fb02 1103 	mla	r1, r2, r3, r1
 800bf78:	3930      	subs	r1, #48	@ 0x30
 800bf7a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800bf7c:	464d      	mov	r5, r9
 800bf7e:	e7d2      	b.n	800bf26 <__ssvfiscanf_r+0xaa>
 800bf80:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800bf84:	2a20      	cmp	r2, #32
 800bf86:	d8ef      	bhi.n	800bf68 <__ssvfiscanf_r+0xec>
 800bf88:	a101      	add	r1, pc, #4	@ (adr r1, 800bf90 <__ssvfiscanf_r+0x114>)
 800bf8a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800bf8e:	bf00      	nop
 800bf90:	0800c043 	.word	0x0800c043
 800bf94:	0800bf69 	.word	0x0800bf69
 800bf98:	0800bf69 	.word	0x0800bf69
 800bf9c:	0800c09d 	.word	0x0800c09d
 800bfa0:	0800bf69 	.word	0x0800bf69
 800bfa4:	0800bf69 	.word	0x0800bf69
 800bfa8:	0800bf69 	.word	0x0800bf69
 800bfac:	0800bf69 	.word	0x0800bf69
 800bfb0:	0800bf69 	.word	0x0800bf69
 800bfb4:	0800bf69 	.word	0x0800bf69
 800bfb8:	0800bf69 	.word	0x0800bf69
 800bfbc:	0800c0b3 	.word	0x0800c0b3
 800bfc0:	0800c099 	.word	0x0800c099
 800bfc4:	0800c01b 	.word	0x0800c01b
 800bfc8:	0800c01b 	.word	0x0800c01b
 800bfcc:	0800c01b 	.word	0x0800c01b
 800bfd0:	0800bf69 	.word	0x0800bf69
 800bfd4:	0800c055 	.word	0x0800c055
 800bfd8:	0800bf69 	.word	0x0800bf69
 800bfdc:	0800bf69 	.word	0x0800bf69
 800bfe0:	0800bf69 	.word	0x0800bf69
 800bfe4:	0800bf69 	.word	0x0800bf69
 800bfe8:	0800c0c3 	.word	0x0800c0c3
 800bfec:	0800c05d 	.word	0x0800c05d
 800bff0:	0800c03b 	.word	0x0800c03b
 800bff4:	0800bf69 	.word	0x0800bf69
 800bff8:	0800bf69 	.word	0x0800bf69
 800bffc:	0800c0bf 	.word	0x0800c0bf
 800c000:	0800bf69 	.word	0x0800bf69
 800c004:	0800c099 	.word	0x0800c099
 800c008:	0800bf69 	.word	0x0800bf69
 800c00c:	0800bf69 	.word	0x0800bf69
 800c010:	0800c043 	.word	0x0800c043
 800c014:	3b45      	subs	r3, #69	@ 0x45
 800c016:	2b02      	cmp	r3, #2
 800c018:	d8a6      	bhi.n	800bf68 <__ssvfiscanf_r+0xec>
 800c01a:	2305      	movs	r3, #5
 800c01c:	e021      	b.n	800c062 <__ssvfiscanf_r+0x1e6>
 800c01e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c020:	4621      	mov	r1, r4
 800c022:	4630      	mov	r0, r6
 800c024:	4798      	blx	r3
 800c026:	2800      	cmp	r0, #0
 800c028:	f43f af66 	beq.w	800bef8 <__ssvfiscanf_r+0x7c>
 800c02c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c02e:	2800      	cmp	r0, #0
 800c030:	f040 808b 	bne.w	800c14a <__ssvfiscanf_r+0x2ce>
 800c034:	f04f 30ff 	mov.w	r0, #4294967295
 800c038:	e08b      	b.n	800c152 <__ssvfiscanf_r+0x2d6>
 800c03a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c03c:	f042 0220 	orr.w	r2, r2, #32
 800c040:	9241      	str	r2, [sp, #260]	@ 0x104
 800c042:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800c044:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c048:	9241      	str	r2, [sp, #260]	@ 0x104
 800c04a:	2210      	movs	r2, #16
 800c04c:	2b6e      	cmp	r3, #110	@ 0x6e
 800c04e:	9242      	str	r2, [sp, #264]	@ 0x108
 800c050:	d902      	bls.n	800c058 <__ssvfiscanf_r+0x1dc>
 800c052:	e005      	b.n	800c060 <__ssvfiscanf_r+0x1e4>
 800c054:	2300      	movs	r3, #0
 800c056:	9342      	str	r3, [sp, #264]	@ 0x108
 800c058:	2303      	movs	r3, #3
 800c05a:	e002      	b.n	800c062 <__ssvfiscanf_r+0x1e6>
 800c05c:	2308      	movs	r3, #8
 800c05e:	9342      	str	r3, [sp, #264]	@ 0x108
 800c060:	2304      	movs	r3, #4
 800c062:	9347      	str	r3, [sp, #284]	@ 0x11c
 800c064:	6863      	ldr	r3, [r4, #4]
 800c066:	2b00      	cmp	r3, #0
 800c068:	dd39      	ble.n	800c0de <__ssvfiscanf_r+0x262>
 800c06a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c06c:	0659      	lsls	r1, r3, #25
 800c06e:	d404      	bmi.n	800c07a <__ssvfiscanf_r+0x1fe>
 800c070:	6823      	ldr	r3, [r4, #0]
 800c072:	781a      	ldrb	r2, [r3, #0]
 800c074:	5cba      	ldrb	r2, [r7, r2]
 800c076:	0712      	lsls	r2, r2, #28
 800c078:	d438      	bmi.n	800c0ec <__ssvfiscanf_r+0x270>
 800c07a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800c07c:	2b02      	cmp	r3, #2
 800c07e:	dc47      	bgt.n	800c110 <__ssvfiscanf_r+0x294>
 800c080:	466b      	mov	r3, sp
 800c082:	4622      	mov	r2, r4
 800c084:	a941      	add	r1, sp, #260	@ 0x104
 800c086:	4630      	mov	r0, r6
 800c088:	f000 f9ae 	bl	800c3e8 <_scanf_chars>
 800c08c:	2801      	cmp	r0, #1
 800c08e:	d064      	beq.n	800c15a <__ssvfiscanf_r+0x2de>
 800c090:	2802      	cmp	r0, #2
 800c092:	f47f af18 	bne.w	800bec6 <__ssvfiscanf_r+0x4a>
 800c096:	e7c9      	b.n	800c02c <__ssvfiscanf_r+0x1b0>
 800c098:	220a      	movs	r2, #10
 800c09a:	e7d7      	b.n	800c04c <__ssvfiscanf_r+0x1d0>
 800c09c:	4629      	mov	r1, r5
 800c09e:	4640      	mov	r0, r8
 800c0a0:	f000 fbfe 	bl	800c8a0 <__sccl>
 800c0a4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c0a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0aa:	9341      	str	r3, [sp, #260]	@ 0x104
 800c0ac:	4605      	mov	r5, r0
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	e7d7      	b.n	800c062 <__ssvfiscanf_r+0x1e6>
 800c0b2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800c0b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c0b8:	9341      	str	r3, [sp, #260]	@ 0x104
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	e7d1      	b.n	800c062 <__ssvfiscanf_r+0x1e6>
 800c0be:	2302      	movs	r3, #2
 800c0c0:	e7cf      	b.n	800c062 <__ssvfiscanf_r+0x1e6>
 800c0c2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800c0c4:	06c3      	lsls	r3, r0, #27
 800c0c6:	f53f aefe 	bmi.w	800bec6 <__ssvfiscanf_r+0x4a>
 800c0ca:	9b00      	ldr	r3, [sp, #0]
 800c0cc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c0ce:	1d19      	adds	r1, r3, #4
 800c0d0:	9100      	str	r1, [sp, #0]
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	07c0      	lsls	r0, r0, #31
 800c0d6:	bf4c      	ite	mi
 800c0d8:	801a      	strhmi	r2, [r3, #0]
 800c0da:	601a      	strpl	r2, [r3, #0]
 800c0dc:	e6f3      	b.n	800bec6 <__ssvfiscanf_r+0x4a>
 800c0de:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c0e0:	4621      	mov	r1, r4
 800c0e2:	4630      	mov	r0, r6
 800c0e4:	4798      	blx	r3
 800c0e6:	2800      	cmp	r0, #0
 800c0e8:	d0bf      	beq.n	800c06a <__ssvfiscanf_r+0x1ee>
 800c0ea:	e79f      	b.n	800c02c <__ssvfiscanf_r+0x1b0>
 800c0ec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800c0ee:	3201      	adds	r2, #1
 800c0f0:	9245      	str	r2, [sp, #276]	@ 0x114
 800c0f2:	6862      	ldr	r2, [r4, #4]
 800c0f4:	3a01      	subs	r2, #1
 800c0f6:	2a00      	cmp	r2, #0
 800c0f8:	6062      	str	r2, [r4, #4]
 800c0fa:	dd02      	ble.n	800c102 <__ssvfiscanf_r+0x286>
 800c0fc:	3301      	adds	r3, #1
 800c0fe:	6023      	str	r3, [r4, #0]
 800c100:	e7b6      	b.n	800c070 <__ssvfiscanf_r+0x1f4>
 800c102:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800c104:	4621      	mov	r1, r4
 800c106:	4630      	mov	r0, r6
 800c108:	4798      	blx	r3
 800c10a:	2800      	cmp	r0, #0
 800c10c:	d0b0      	beq.n	800c070 <__ssvfiscanf_r+0x1f4>
 800c10e:	e78d      	b.n	800c02c <__ssvfiscanf_r+0x1b0>
 800c110:	2b04      	cmp	r3, #4
 800c112:	dc0f      	bgt.n	800c134 <__ssvfiscanf_r+0x2b8>
 800c114:	466b      	mov	r3, sp
 800c116:	4622      	mov	r2, r4
 800c118:	a941      	add	r1, sp, #260	@ 0x104
 800c11a:	4630      	mov	r0, r6
 800c11c:	f000 f9be 	bl	800c49c <_scanf_i>
 800c120:	e7b4      	b.n	800c08c <__ssvfiscanf_r+0x210>
 800c122:	bf00      	nop
 800c124:	0800bdcd 	.word	0x0800bdcd
 800c128:	0800be43 	.word	0x0800be43
 800c12c:	0800d759 	.word	0x0800d759
 800c130:	0800d85f 	.word	0x0800d85f
 800c134:	4b0a      	ldr	r3, [pc, #40]	@ (800c160 <__ssvfiscanf_r+0x2e4>)
 800c136:	2b00      	cmp	r3, #0
 800c138:	f43f aec5 	beq.w	800bec6 <__ssvfiscanf_r+0x4a>
 800c13c:	466b      	mov	r3, sp
 800c13e:	4622      	mov	r2, r4
 800c140:	a941      	add	r1, sp, #260	@ 0x104
 800c142:	4630      	mov	r0, r6
 800c144:	f7fc fd64 	bl	8008c10 <_scanf_float>
 800c148:	e7a0      	b.n	800c08c <__ssvfiscanf_r+0x210>
 800c14a:	89a3      	ldrh	r3, [r4, #12]
 800c14c:	065b      	lsls	r3, r3, #25
 800c14e:	f53f af71 	bmi.w	800c034 <__ssvfiscanf_r+0x1b8>
 800c152:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800c156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c15a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800c15c:	e7f9      	b.n	800c152 <__ssvfiscanf_r+0x2d6>
 800c15e:	bf00      	nop
 800c160:	08008c11 	.word	0x08008c11

0800c164 <__sfputc_r>:
 800c164:	6893      	ldr	r3, [r2, #8]
 800c166:	3b01      	subs	r3, #1
 800c168:	2b00      	cmp	r3, #0
 800c16a:	b410      	push	{r4}
 800c16c:	6093      	str	r3, [r2, #8]
 800c16e:	da08      	bge.n	800c182 <__sfputc_r+0x1e>
 800c170:	6994      	ldr	r4, [r2, #24]
 800c172:	42a3      	cmp	r3, r4
 800c174:	db01      	blt.n	800c17a <__sfputc_r+0x16>
 800c176:	290a      	cmp	r1, #10
 800c178:	d103      	bne.n	800c182 <__sfputc_r+0x1e>
 800c17a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c17e:	f7fd b91c 	b.w	80093ba <__swbuf_r>
 800c182:	6813      	ldr	r3, [r2, #0]
 800c184:	1c58      	adds	r0, r3, #1
 800c186:	6010      	str	r0, [r2, #0]
 800c188:	7019      	strb	r1, [r3, #0]
 800c18a:	4608      	mov	r0, r1
 800c18c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c190:	4770      	bx	lr

0800c192 <__sfputs_r>:
 800c192:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c194:	4606      	mov	r6, r0
 800c196:	460f      	mov	r7, r1
 800c198:	4614      	mov	r4, r2
 800c19a:	18d5      	adds	r5, r2, r3
 800c19c:	42ac      	cmp	r4, r5
 800c19e:	d101      	bne.n	800c1a4 <__sfputs_r+0x12>
 800c1a0:	2000      	movs	r0, #0
 800c1a2:	e007      	b.n	800c1b4 <__sfputs_r+0x22>
 800c1a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1a8:	463a      	mov	r2, r7
 800c1aa:	4630      	mov	r0, r6
 800c1ac:	f7ff ffda 	bl	800c164 <__sfputc_r>
 800c1b0:	1c43      	adds	r3, r0, #1
 800c1b2:	d1f3      	bne.n	800c19c <__sfputs_r+0xa>
 800c1b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c1b8 <_vfiprintf_r>:
 800c1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1bc:	460d      	mov	r5, r1
 800c1be:	b09d      	sub	sp, #116	@ 0x74
 800c1c0:	4614      	mov	r4, r2
 800c1c2:	4698      	mov	r8, r3
 800c1c4:	4606      	mov	r6, r0
 800c1c6:	b118      	cbz	r0, 800c1d0 <_vfiprintf_r+0x18>
 800c1c8:	6a03      	ldr	r3, [r0, #32]
 800c1ca:	b90b      	cbnz	r3, 800c1d0 <_vfiprintf_r+0x18>
 800c1cc:	f7fc ffc0 	bl	8009150 <__sinit>
 800c1d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1d2:	07d9      	lsls	r1, r3, #31
 800c1d4:	d405      	bmi.n	800c1e2 <_vfiprintf_r+0x2a>
 800c1d6:	89ab      	ldrh	r3, [r5, #12]
 800c1d8:	059a      	lsls	r2, r3, #22
 800c1da:	d402      	bmi.n	800c1e2 <_vfiprintf_r+0x2a>
 800c1dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c1de:	f7fd fa10 	bl	8009602 <__retarget_lock_acquire_recursive>
 800c1e2:	89ab      	ldrh	r3, [r5, #12]
 800c1e4:	071b      	lsls	r3, r3, #28
 800c1e6:	d501      	bpl.n	800c1ec <_vfiprintf_r+0x34>
 800c1e8:	692b      	ldr	r3, [r5, #16]
 800c1ea:	b99b      	cbnz	r3, 800c214 <_vfiprintf_r+0x5c>
 800c1ec:	4629      	mov	r1, r5
 800c1ee:	4630      	mov	r0, r6
 800c1f0:	f7fd f922 	bl	8009438 <__swsetup_r>
 800c1f4:	b170      	cbz	r0, 800c214 <_vfiprintf_r+0x5c>
 800c1f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c1f8:	07dc      	lsls	r4, r3, #31
 800c1fa:	d504      	bpl.n	800c206 <_vfiprintf_r+0x4e>
 800c1fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c200:	b01d      	add	sp, #116	@ 0x74
 800c202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c206:	89ab      	ldrh	r3, [r5, #12]
 800c208:	0598      	lsls	r0, r3, #22
 800c20a:	d4f7      	bmi.n	800c1fc <_vfiprintf_r+0x44>
 800c20c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c20e:	f7fd f9f9 	bl	8009604 <__retarget_lock_release_recursive>
 800c212:	e7f3      	b.n	800c1fc <_vfiprintf_r+0x44>
 800c214:	2300      	movs	r3, #0
 800c216:	9309      	str	r3, [sp, #36]	@ 0x24
 800c218:	2320      	movs	r3, #32
 800c21a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c21e:	f8cd 800c 	str.w	r8, [sp, #12]
 800c222:	2330      	movs	r3, #48	@ 0x30
 800c224:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c3d4 <_vfiprintf_r+0x21c>
 800c228:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c22c:	f04f 0901 	mov.w	r9, #1
 800c230:	4623      	mov	r3, r4
 800c232:	469a      	mov	sl, r3
 800c234:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c238:	b10a      	cbz	r2, 800c23e <_vfiprintf_r+0x86>
 800c23a:	2a25      	cmp	r2, #37	@ 0x25
 800c23c:	d1f9      	bne.n	800c232 <_vfiprintf_r+0x7a>
 800c23e:	ebba 0b04 	subs.w	fp, sl, r4
 800c242:	d00b      	beq.n	800c25c <_vfiprintf_r+0xa4>
 800c244:	465b      	mov	r3, fp
 800c246:	4622      	mov	r2, r4
 800c248:	4629      	mov	r1, r5
 800c24a:	4630      	mov	r0, r6
 800c24c:	f7ff ffa1 	bl	800c192 <__sfputs_r>
 800c250:	3001      	adds	r0, #1
 800c252:	f000 80a7 	beq.w	800c3a4 <_vfiprintf_r+0x1ec>
 800c256:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c258:	445a      	add	r2, fp
 800c25a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c25c:	f89a 3000 	ldrb.w	r3, [sl]
 800c260:	2b00      	cmp	r3, #0
 800c262:	f000 809f 	beq.w	800c3a4 <_vfiprintf_r+0x1ec>
 800c266:	2300      	movs	r3, #0
 800c268:	f04f 32ff 	mov.w	r2, #4294967295
 800c26c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c270:	f10a 0a01 	add.w	sl, sl, #1
 800c274:	9304      	str	r3, [sp, #16]
 800c276:	9307      	str	r3, [sp, #28]
 800c278:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c27c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c27e:	4654      	mov	r4, sl
 800c280:	2205      	movs	r2, #5
 800c282:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c286:	4853      	ldr	r0, [pc, #332]	@ (800c3d4 <_vfiprintf_r+0x21c>)
 800c288:	f7f3 ffc2 	bl	8000210 <memchr>
 800c28c:	9a04      	ldr	r2, [sp, #16]
 800c28e:	b9d8      	cbnz	r0, 800c2c8 <_vfiprintf_r+0x110>
 800c290:	06d1      	lsls	r1, r2, #27
 800c292:	bf44      	itt	mi
 800c294:	2320      	movmi	r3, #32
 800c296:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c29a:	0713      	lsls	r3, r2, #28
 800c29c:	bf44      	itt	mi
 800c29e:	232b      	movmi	r3, #43	@ 0x2b
 800c2a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c2a4:	f89a 3000 	ldrb.w	r3, [sl]
 800c2a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2aa:	d015      	beq.n	800c2d8 <_vfiprintf_r+0x120>
 800c2ac:	9a07      	ldr	r2, [sp, #28]
 800c2ae:	4654      	mov	r4, sl
 800c2b0:	2000      	movs	r0, #0
 800c2b2:	f04f 0c0a 	mov.w	ip, #10
 800c2b6:	4621      	mov	r1, r4
 800c2b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c2bc:	3b30      	subs	r3, #48	@ 0x30
 800c2be:	2b09      	cmp	r3, #9
 800c2c0:	d94b      	bls.n	800c35a <_vfiprintf_r+0x1a2>
 800c2c2:	b1b0      	cbz	r0, 800c2f2 <_vfiprintf_r+0x13a>
 800c2c4:	9207      	str	r2, [sp, #28]
 800c2c6:	e014      	b.n	800c2f2 <_vfiprintf_r+0x13a>
 800c2c8:	eba0 0308 	sub.w	r3, r0, r8
 800c2cc:	fa09 f303 	lsl.w	r3, r9, r3
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	9304      	str	r3, [sp, #16]
 800c2d4:	46a2      	mov	sl, r4
 800c2d6:	e7d2      	b.n	800c27e <_vfiprintf_r+0xc6>
 800c2d8:	9b03      	ldr	r3, [sp, #12]
 800c2da:	1d19      	adds	r1, r3, #4
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	9103      	str	r1, [sp, #12]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	bfbb      	ittet	lt
 800c2e4:	425b      	neglt	r3, r3
 800c2e6:	f042 0202 	orrlt.w	r2, r2, #2
 800c2ea:	9307      	strge	r3, [sp, #28]
 800c2ec:	9307      	strlt	r3, [sp, #28]
 800c2ee:	bfb8      	it	lt
 800c2f0:	9204      	strlt	r2, [sp, #16]
 800c2f2:	7823      	ldrb	r3, [r4, #0]
 800c2f4:	2b2e      	cmp	r3, #46	@ 0x2e
 800c2f6:	d10a      	bne.n	800c30e <_vfiprintf_r+0x156>
 800c2f8:	7863      	ldrb	r3, [r4, #1]
 800c2fa:	2b2a      	cmp	r3, #42	@ 0x2a
 800c2fc:	d132      	bne.n	800c364 <_vfiprintf_r+0x1ac>
 800c2fe:	9b03      	ldr	r3, [sp, #12]
 800c300:	1d1a      	adds	r2, r3, #4
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	9203      	str	r2, [sp, #12]
 800c306:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c30a:	3402      	adds	r4, #2
 800c30c:	9305      	str	r3, [sp, #20]
 800c30e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c3e4 <_vfiprintf_r+0x22c>
 800c312:	7821      	ldrb	r1, [r4, #0]
 800c314:	2203      	movs	r2, #3
 800c316:	4650      	mov	r0, sl
 800c318:	f7f3 ff7a 	bl	8000210 <memchr>
 800c31c:	b138      	cbz	r0, 800c32e <_vfiprintf_r+0x176>
 800c31e:	9b04      	ldr	r3, [sp, #16]
 800c320:	eba0 000a 	sub.w	r0, r0, sl
 800c324:	2240      	movs	r2, #64	@ 0x40
 800c326:	4082      	lsls	r2, r0
 800c328:	4313      	orrs	r3, r2
 800c32a:	3401      	adds	r4, #1
 800c32c:	9304      	str	r3, [sp, #16]
 800c32e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c332:	4829      	ldr	r0, [pc, #164]	@ (800c3d8 <_vfiprintf_r+0x220>)
 800c334:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c338:	2206      	movs	r2, #6
 800c33a:	f7f3 ff69 	bl	8000210 <memchr>
 800c33e:	2800      	cmp	r0, #0
 800c340:	d03f      	beq.n	800c3c2 <_vfiprintf_r+0x20a>
 800c342:	4b26      	ldr	r3, [pc, #152]	@ (800c3dc <_vfiprintf_r+0x224>)
 800c344:	bb1b      	cbnz	r3, 800c38e <_vfiprintf_r+0x1d6>
 800c346:	9b03      	ldr	r3, [sp, #12]
 800c348:	3307      	adds	r3, #7
 800c34a:	f023 0307 	bic.w	r3, r3, #7
 800c34e:	3308      	adds	r3, #8
 800c350:	9303      	str	r3, [sp, #12]
 800c352:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c354:	443b      	add	r3, r7
 800c356:	9309      	str	r3, [sp, #36]	@ 0x24
 800c358:	e76a      	b.n	800c230 <_vfiprintf_r+0x78>
 800c35a:	fb0c 3202 	mla	r2, ip, r2, r3
 800c35e:	460c      	mov	r4, r1
 800c360:	2001      	movs	r0, #1
 800c362:	e7a8      	b.n	800c2b6 <_vfiprintf_r+0xfe>
 800c364:	2300      	movs	r3, #0
 800c366:	3401      	adds	r4, #1
 800c368:	9305      	str	r3, [sp, #20]
 800c36a:	4619      	mov	r1, r3
 800c36c:	f04f 0c0a 	mov.w	ip, #10
 800c370:	4620      	mov	r0, r4
 800c372:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c376:	3a30      	subs	r2, #48	@ 0x30
 800c378:	2a09      	cmp	r2, #9
 800c37a:	d903      	bls.n	800c384 <_vfiprintf_r+0x1cc>
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d0c6      	beq.n	800c30e <_vfiprintf_r+0x156>
 800c380:	9105      	str	r1, [sp, #20]
 800c382:	e7c4      	b.n	800c30e <_vfiprintf_r+0x156>
 800c384:	fb0c 2101 	mla	r1, ip, r1, r2
 800c388:	4604      	mov	r4, r0
 800c38a:	2301      	movs	r3, #1
 800c38c:	e7f0      	b.n	800c370 <_vfiprintf_r+0x1b8>
 800c38e:	ab03      	add	r3, sp, #12
 800c390:	9300      	str	r3, [sp, #0]
 800c392:	462a      	mov	r2, r5
 800c394:	4b12      	ldr	r3, [pc, #72]	@ (800c3e0 <_vfiprintf_r+0x228>)
 800c396:	a904      	add	r1, sp, #16
 800c398:	4630      	mov	r0, r6
 800c39a:	f7fc f881 	bl	80084a0 <_printf_float>
 800c39e:	4607      	mov	r7, r0
 800c3a0:	1c78      	adds	r0, r7, #1
 800c3a2:	d1d6      	bne.n	800c352 <_vfiprintf_r+0x19a>
 800c3a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c3a6:	07d9      	lsls	r1, r3, #31
 800c3a8:	d405      	bmi.n	800c3b6 <_vfiprintf_r+0x1fe>
 800c3aa:	89ab      	ldrh	r3, [r5, #12]
 800c3ac:	059a      	lsls	r2, r3, #22
 800c3ae:	d402      	bmi.n	800c3b6 <_vfiprintf_r+0x1fe>
 800c3b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c3b2:	f7fd f927 	bl	8009604 <__retarget_lock_release_recursive>
 800c3b6:	89ab      	ldrh	r3, [r5, #12]
 800c3b8:	065b      	lsls	r3, r3, #25
 800c3ba:	f53f af1f 	bmi.w	800c1fc <_vfiprintf_r+0x44>
 800c3be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c3c0:	e71e      	b.n	800c200 <_vfiprintf_r+0x48>
 800c3c2:	ab03      	add	r3, sp, #12
 800c3c4:	9300      	str	r3, [sp, #0]
 800c3c6:	462a      	mov	r2, r5
 800c3c8:	4b05      	ldr	r3, [pc, #20]	@ (800c3e0 <_vfiprintf_r+0x228>)
 800c3ca:	a904      	add	r1, sp, #16
 800c3cc:	4630      	mov	r0, r6
 800c3ce:	f7fc faff 	bl	80089d0 <_printf_i>
 800c3d2:	e7e4      	b.n	800c39e <_vfiprintf_r+0x1e6>
 800c3d4:	0800d859 	.word	0x0800d859
 800c3d8:	0800d863 	.word	0x0800d863
 800c3dc:	080084a1 	.word	0x080084a1
 800c3e0:	0800c193 	.word	0x0800c193
 800c3e4:	0800d85f 	.word	0x0800d85f

0800c3e8 <_scanf_chars>:
 800c3e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c3ec:	4615      	mov	r5, r2
 800c3ee:	688a      	ldr	r2, [r1, #8]
 800c3f0:	4680      	mov	r8, r0
 800c3f2:	460c      	mov	r4, r1
 800c3f4:	b932      	cbnz	r2, 800c404 <_scanf_chars+0x1c>
 800c3f6:	698a      	ldr	r2, [r1, #24]
 800c3f8:	2a00      	cmp	r2, #0
 800c3fa:	bf14      	ite	ne
 800c3fc:	f04f 32ff 	movne.w	r2, #4294967295
 800c400:	2201      	moveq	r2, #1
 800c402:	608a      	str	r2, [r1, #8]
 800c404:	6822      	ldr	r2, [r4, #0]
 800c406:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800c498 <_scanf_chars+0xb0>
 800c40a:	06d1      	lsls	r1, r2, #27
 800c40c:	bf5f      	itttt	pl
 800c40e:	681a      	ldrpl	r2, [r3, #0]
 800c410:	1d11      	addpl	r1, r2, #4
 800c412:	6019      	strpl	r1, [r3, #0]
 800c414:	6816      	ldrpl	r6, [r2, #0]
 800c416:	2700      	movs	r7, #0
 800c418:	69a0      	ldr	r0, [r4, #24]
 800c41a:	b188      	cbz	r0, 800c440 <_scanf_chars+0x58>
 800c41c:	2801      	cmp	r0, #1
 800c41e:	d107      	bne.n	800c430 <_scanf_chars+0x48>
 800c420:	682b      	ldr	r3, [r5, #0]
 800c422:	781a      	ldrb	r2, [r3, #0]
 800c424:	6963      	ldr	r3, [r4, #20]
 800c426:	5c9b      	ldrb	r3, [r3, r2]
 800c428:	b953      	cbnz	r3, 800c440 <_scanf_chars+0x58>
 800c42a:	2f00      	cmp	r7, #0
 800c42c:	d031      	beq.n	800c492 <_scanf_chars+0xaa>
 800c42e:	e022      	b.n	800c476 <_scanf_chars+0x8e>
 800c430:	2802      	cmp	r0, #2
 800c432:	d120      	bne.n	800c476 <_scanf_chars+0x8e>
 800c434:	682b      	ldr	r3, [r5, #0]
 800c436:	781b      	ldrb	r3, [r3, #0]
 800c438:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c43c:	071b      	lsls	r3, r3, #28
 800c43e:	d41a      	bmi.n	800c476 <_scanf_chars+0x8e>
 800c440:	6823      	ldr	r3, [r4, #0]
 800c442:	06da      	lsls	r2, r3, #27
 800c444:	bf5e      	ittt	pl
 800c446:	682b      	ldrpl	r3, [r5, #0]
 800c448:	781b      	ldrbpl	r3, [r3, #0]
 800c44a:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c44e:	682a      	ldr	r2, [r5, #0]
 800c450:	686b      	ldr	r3, [r5, #4]
 800c452:	3201      	adds	r2, #1
 800c454:	602a      	str	r2, [r5, #0]
 800c456:	68a2      	ldr	r2, [r4, #8]
 800c458:	3b01      	subs	r3, #1
 800c45a:	3a01      	subs	r2, #1
 800c45c:	606b      	str	r3, [r5, #4]
 800c45e:	3701      	adds	r7, #1
 800c460:	60a2      	str	r2, [r4, #8]
 800c462:	b142      	cbz	r2, 800c476 <_scanf_chars+0x8e>
 800c464:	2b00      	cmp	r3, #0
 800c466:	dcd7      	bgt.n	800c418 <_scanf_chars+0x30>
 800c468:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c46c:	4629      	mov	r1, r5
 800c46e:	4640      	mov	r0, r8
 800c470:	4798      	blx	r3
 800c472:	2800      	cmp	r0, #0
 800c474:	d0d0      	beq.n	800c418 <_scanf_chars+0x30>
 800c476:	6823      	ldr	r3, [r4, #0]
 800c478:	f013 0310 	ands.w	r3, r3, #16
 800c47c:	d105      	bne.n	800c48a <_scanf_chars+0xa2>
 800c47e:	68e2      	ldr	r2, [r4, #12]
 800c480:	3201      	adds	r2, #1
 800c482:	60e2      	str	r2, [r4, #12]
 800c484:	69a2      	ldr	r2, [r4, #24]
 800c486:	b102      	cbz	r2, 800c48a <_scanf_chars+0xa2>
 800c488:	7033      	strb	r3, [r6, #0]
 800c48a:	6923      	ldr	r3, [r4, #16]
 800c48c:	443b      	add	r3, r7
 800c48e:	6123      	str	r3, [r4, #16]
 800c490:	2000      	movs	r0, #0
 800c492:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c496:	bf00      	nop
 800c498:	0800d759 	.word	0x0800d759

0800c49c <_scanf_i>:
 800c49c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4a0:	4698      	mov	r8, r3
 800c4a2:	4b74      	ldr	r3, [pc, #464]	@ (800c674 <_scanf_i+0x1d8>)
 800c4a4:	460c      	mov	r4, r1
 800c4a6:	4682      	mov	sl, r0
 800c4a8:	4616      	mov	r6, r2
 800c4aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c4ae:	b087      	sub	sp, #28
 800c4b0:	ab03      	add	r3, sp, #12
 800c4b2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c4b6:	4b70      	ldr	r3, [pc, #448]	@ (800c678 <_scanf_i+0x1dc>)
 800c4b8:	69a1      	ldr	r1, [r4, #24]
 800c4ba:	4a70      	ldr	r2, [pc, #448]	@ (800c67c <_scanf_i+0x1e0>)
 800c4bc:	2903      	cmp	r1, #3
 800c4be:	bf08      	it	eq
 800c4c0:	461a      	moveq	r2, r3
 800c4c2:	68a3      	ldr	r3, [r4, #8]
 800c4c4:	9201      	str	r2, [sp, #4]
 800c4c6:	1e5a      	subs	r2, r3, #1
 800c4c8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800c4cc:	bf88      	it	hi
 800c4ce:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800c4d2:	4627      	mov	r7, r4
 800c4d4:	bf82      	ittt	hi
 800c4d6:	eb03 0905 	addhi.w	r9, r3, r5
 800c4da:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800c4de:	60a3      	strhi	r3, [r4, #8]
 800c4e0:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c4e4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800c4e8:	bf98      	it	ls
 800c4ea:	f04f 0900 	movls.w	r9, #0
 800c4ee:	6023      	str	r3, [r4, #0]
 800c4f0:	463d      	mov	r5, r7
 800c4f2:	f04f 0b00 	mov.w	fp, #0
 800c4f6:	6831      	ldr	r1, [r6, #0]
 800c4f8:	ab03      	add	r3, sp, #12
 800c4fa:	7809      	ldrb	r1, [r1, #0]
 800c4fc:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c500:	2202      	movs	r2, #2
 800c502:	f7f3 fe85 	bl	8000210 <memchr>
 800c506:	b328      	cbz	r0, 800c554 <_scanf_i+0xb8>
 800c508:	f1bb 0f01 	cmp.w	fp, #1
 800c50c:	d159      	bne.n	800c5c2 <_scanf_i+0x126>
 800c50e:	6862      	ldr	r2, [r4, #4]
 800c510:	b92a      	cbnz	r2, 800c51e <_scanf_i+0x82>
 800c512:	6822      	ldr	r2, [r4, #0]
 800c514:	2108      	movs	r1, #8
 800c516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800c51a:	6061      	str	r1, [r4, #4]
 800c51c:	6022      	str	r2, [r4, #0]
 800c51e:	6822      	ldr	r2, [r4, #0]
 800c520:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800c524:	6022      	str	r2, [r4, #0]
 800c526:	68a2      	ldr	r2, [r4, #8]
 800c528:	1e51      	subs	r1, r2, #1
 800c52a:	60a1      	str	r1, [r4, #8]
 800c52c:	b192      	cbz	r2, 800c554 <_scanf_i+0xb8>
 800c52e:	6832      	ldr	r2, [r6, #0]
 800c530:	1c51      	adds	r1, r2, #1
 800c532:	6031      	str	r1, [r6, #0]
 800c534:	7812      	ldrb	r2, [r2, #0]
 800c536:	f805 2b01 	strb.w	r2, [r5], #1
 800c53a:	6872      	ldr	r2, [r6, #4]
 800c53c:	3a01      	subs	r2, #1
 800c53e:	2a00      	cmp	r2, #0
 800c540:	6072      	str	r2, [r6, #4]
 800c542:	dc07      	bgt.n	800c554 <_scanf_i+0xb8>
 800c544:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800c548:	4631      	mov	r1, r6
 800c54a:	4650      	mov	r0, sl
 800c54c:	4790      	blx	r2
 800c54e:	2800      	cmp	r0, #0
 800c550:	f040 8085 	bne.w	800c65e <_scanf_i+0x1c2>
 800c554:	f10b 0b01 	add.w	fp, fp, #1
 800c558:	f1bb 0f03 	cmp.w	fp, #3
 800c55c:	d1cb      	bne.n	800c4f6 <_scanf_i+0x5a>
 800c55e:	6863      	ldr	r3, [r4, #4]
 800c560:	b90b      	cbnz	r3, 800c566 <_scanf_i+0xca>
 800c562:	230a      	movs	r3, #10
 800c564:	6063      	str	r3, [r4, #4]
 800c566:	6863      	ldr	r3, [r4, #4]
 800c568:	4945      	ldr	r1, [pc, #276]	@ (800c680 <_scanf_i+0x1e4>)
 800c56a:	6960      	ldr	r0, [r4, #20]
 800c56c:	1ac9      	subs	r1, r1, r3
 800c56e:	f000 f997 	bl	800c8a0 <__sccl>
 800c572:	f04f 0b00 	mov.w	fp, #0
 800c576:	68a3      	ldr	r3, [r4, #8]
 800c578:	6822      	ldr	r2, [r4, #0]
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d03d      	beq.n	800c5fa <_scanf_i+0x15e>
 800c57e:	6831      	ldr	r1, [r6, #0]
 800c580:	6960      	ldr	r0, [r4, #20]
 800c582:	f891 c000 	ldrb.w	ip, [r1]
 800c586:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c58a:	2800      	cmp	r0, #0
 800c58c:	d035      	beq.n	800c5fa <_scanf_i+0x15e>
 800c58e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800c592:	d124      	bne.n	800c5de <_scanf_i+0x142>
 800c594:	0510      	lsls	r0, r2, #20
 800c596:	d522      	bpl.n	800c5de <_scanf_i+0x142>
 800c598:	f10b 0b01 	add.w	fp, fp, #1
 800c59c:	f1b9 0f00 	cmp.w	r9, #0
 800c5a0:	d003      	beq.n	800c5aa <_scanf_i+0x10e>
 800c5a2:	3301      	adds	r3, #1
 800c5a4:	f109 39ff 	add.w	r9, r9, #4294967295
 800c5a8:	60a3      	str	r3, [r4, #8]
 800c5aa:	6873      	ldr	r3, [r6, #4]
 800c5ac:	3b01      	subs	r3, #1
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	6073      	str	r3, [r6, #4]
 800c5b2:	dd1b      	ble.n	800c5ec <_scanf_i+0x150>
 800c5b4:	6833      	ldr	r3, [r6, #0]
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	6033      	str	r3, [r6, #0]
 800c5ba:	68a3      	ldr	r3, [r4, #8]
 800c5bc:	3b01      	subs	r3, #1
 800c5be:	60a3      	str	r3, [r4, #8]
 800c5c0:	e7d9      	b.n	800c576 <_scanf_i+0xda>
 800c5c2:	f1bb 0f02 	cmp.w	fp, #2
 800c5c6:	d1ae      	bne.n	800c526 <_scanf_i+0x8a>
 800c5c8:	6822      	ldr	r2, [r4, #0]
 800c5ca:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800c5ce:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800c5d2:	d1bf      	bne.n	800c554 <_scanf_i+0xb8>
 800c5d4:	2110      	movs	r1, #16
 800c5d6:	6061      	str	r1, [r4, #4]
 800c5d8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800c5dc:	e7a2      	b.n	800c524 <_scanf_i+0x88>
 800c5de:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800c5e2:	6022      	str	r2, [r4, #0]
 800c5e4:	780b      	ldrb	r3, [r1, #0]
 800c5e6:	f805 3b01 	strb.w	r3, [r5], #1
 800c5ea:	e7de      	b.n	800c5aa <_scanf_i+0x10e>
 800c5ec:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800c5f0:	4631      	mov	r1, r6
 800c5f2:	4650      	mov	r0, sl
 800c5f4:	4798      	blx	r3
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d0df      	beq.n	800c5ba <_scanf_i+0x11e>
 800c5fa:	6823      	ldr	r3, [r4, #0]
 800c5fc:	05d9      	lsls	r1, r3, #23
 800c5fe:	d50d      	bpl.n	800c61c <_scanf_i+0x180>
 800c600:	42bd      	cmp	r5, r7
 800c602:	d909      	bls.n	800c618 <_scanf_i+0x17c>
 800c604:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c608:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800c60c:	4632      	mov	r2, r6
 800c60e:	4650      	mov	r0, sl
 800c610:	4798      	blx	r3
 800c612:	f105 39ff 	add.w	r9, r5, #4294967295
 800c616:	464d      	mov	r5, r9
 800c618:	42bd      	cmp	r5, r7
 800c61a:	d028      	beq.n	800c66e <_scanf_i+0x1d2>
 800c61c:	6822      	ldr	r2, [r4, #0]
 800c61e:	f012 0210 	ands.w	r2, r2, #16
 800c622:	d113      	bne.n	800c64c <_scanf_i+0x1b0>
 800c624:	702a      	strb	r2, [r5, #0]
 800c626:	6863      	ldr	r3, [r4, #4]
 800c628:	9e01      	ldr	r6, [sp, #4]
 800c62a:	4639      	mov	r1, r7
 800c62c:	4650      	mov	r0, sl
 800c62e:	47b0      	blx	r6
 800c630:	f8d8 3000 	ldr.w	r3, [r8]
 800c634:	6821      	ldr	r1, [r4, #0]
 800c636:	1d1a      	adds	r2, r3, #4
 800c638:	f8c8 2000 	str.w	r2, [r8]
 800c63c:	f011 0f20 	tst.w	r1, #32
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	d00f      	beq.n	800c664 <_scanf_i+0x1c8>
 800c644:	6018      	str	r0, [r3, #0]
 800c646:	68e3      	ldr	r3, [r4, #12]
 800c648:	3301      	adds	r3, #1
 800c64a:	60e3      	str	r3, [r4, #12]
 800c64c:	6923      	ldr	r3, [r4, #16]
 800c64e:	1bed      	subs	r5, r5, r7
 800c650:	445d      	add	r5, fp
 800c652:	442b      	add	r3, r5
 800c654:	6123      	str	r3, [r4, #16]
 800c656:	2000      	movs	r0, #0
 800c658:	b007      	add	sp, #28
 800c65a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c65e:	f04f 0b00 	mov.w	fp, #0
 800c662:	e7ca      	b.n	800c5fa <_scanf_i+0x15e>
 800c664:	07ca      	lsls	r2, r1, #31
 800c666:	bf4c      	ite	mi
 800c668:	8018      	strhmi	r0, [r3, #0]
 800c66a:	6018      	strpl	r0, [r3, #0]
 800c66c:	e7eb      	b.n	800c646 <_scanf_i+0x1aa>
 800c66e:	2001      	movs	r0, #1
 800c670:	e7f2      	b.n	800c658 <_scanf_i+0x1bc>
 800c672:	bf00      	nop
 800c674:	0800d4bc 	.word	0x0800d4bc
 800c678:	0800bb19 	.word	0x0800bb19
 800c67c:	0800d285 	.word	0x0800d285
 800c680:	0800d87a 	.word	0x0800d87a

0800c684 <__sflush_r>:
 800c684:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c68c:	0716      	lsls	r6, r2, #28
 800c68e:	4605      	mov	r5, r0
 800c690:	460c      	mov	r4, r1
 800c692:	d454      	bmi.n	800c73e <__sflush_r+0xba>
 800c694:	684b      	ldr	r3, [r1, #4]
 800c696:	2b00      	cmp	r3, #0
 800c698:	dc02      	bgt.n	800c6a0 <__sflush_r+0x1c>
 800c69a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	dd48      	ble.n	800c732 <__sflush_r+0xae>
 800c6a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c6a2:	2e00      	cmp	r6, #0
 800c6a4:	d045      	beq.n	800c732 <__sflush_r+0xae>
 800c6a6:	2300      	movs	r3, #0
 800c6a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c6ac:	682f      	ldr	r7, [r5, #0]
 800c6ae:	6a21      	ldr	r1, [r4, #32]
 800c6b0:	602b      	str	r3, [r5, #0]
 800c6b2:	d030      	beq.n	800c716 <__sflush_r+0x92>
 800c6b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c6b6:	89a3      	ldrh	r3, [r4, #12]
 800c6b8:	0759      	lsls	r1, r3, #29
 800c6ba:	d505      	bpl.n	800c6c8 <__sflush_r+0x44>
 800c6bc:	6863      	ldr	r3, [r4, #4]
 800c6be:	1ad2      	subs	r2, r2, r3
 800c6c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c6c2:	b10b      	cbz	r3, 800c6c8 <__sflush_r+0x44>
 800c6c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c6c6:	1ad2      	subs	r2, r2, r3
 800c6c8:	2300      	movs	r3, #0
 800c6ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c6cc:	6a21      	ldr	r1, [r4, #32]
 800c6ce:	4628      	mov	r0, r5
 800c6d0:	47b0      	blx	r6
 800c6d2:	1c43      	adds	r3, r0, #1
 800c6d4:	89a3      	ldrh	r3, [r4, #12]
 800c6d6:	d106      	bne.n	800c6e6 <__sflush_r+0x62>
 800c6d8:	6829      	ldr	r1, [r5, #0]
 800c6da:	291d      	cmp	r1, #29
 800c6dc:	d82b      	bhi.n	800c736 <__sflush_r+0xb2>
 800c6de:	4a2a      	ldr	r2, [pc, #168]	@ (800c788 <__sflush_r+0x104>)
 800c6e0:	410a      	asrs	r2, r1
 800c6e2:	07d6      	lsls	r6, r2, #31
 800c6e4:	d427      	bmi.n	800c736 <__sflush_r+0xb2>
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	6062      	str	r2, [r4, #4]
 800c6ea:	04d9      	lsls	r1, r3, #19
 800c6ec:	6922      	ldr	r2, [r4, #16]
 800c6ee:	6022      	str	r2, [r4, #0]
 800c6f0:	d504      	bpl.n	800c6fc <__sflush_r+0x78>
 800c6f2:	1c42      	adds	r2, r0, #1
 800c6f4:	d101      	bne.n	800c6fa <__sflush_r+0x76>
 800c6f6:	682b      	ldr	r3, [r5, #0]
 800c6f8:	b903      	cbnz	r3, 800c6fc <__sflush_r+0x78>
 800c6fa:	6560      	str	r0, [r4, #84]	@ 0x54
 800c6fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c6fe:	602f      	str	r7, [r5, #0]
 800c700:	b1b9      	cbz	r1, 800c732 <__sflush_r+0xae>
 800c702:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c706:	4299      	cmp	r1, r3
 800c708:	d002      	beq.n	800c710 <__sflush_r+0x8c>
 800c70a:	4628      	mov	r0, r5
 800c70c:	f7fd fdd0 	bl	800a2b0 <_free_r>
 800c710:	2300      	movs	r3, #0
 800c712:	6363      	str	r3, [r4, #52]	@ 0x34
 800c714:	e00d      	b.n	800c732 <__sflush_r+0xae>
 800c716:	2301      	movs	r3, #1
 800c718:	4628      	mov	r0, r5
 800c71a:	47b0      	blx	r6
 800c71c:	4602      	mov	r2, r0
 800c71e:	1c50      	adds	r0, r2, #1
 800c720:	d1c9      	bne.n	800c6b6 <__sflush_r+0x32>
 800c722:	682b      	ldr	r3, [r5, #0]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d0c6      	beq.n	800c6b6 <__sflush_r+0x32>
 800c728:	2b1d      	cmp	r3, #29
 800c72a:	d001      	beq.n	800c730 <__sflush_r+0xac>
 800c72c:	2b16      	cmp	r3, #22
 800c72e:	d11e      	bne.n	800c76e <__sflush_r+0xea>
 800c730:	602f      	str	r7, [r5, #0]
 800c732:	2000      	movs	r0, #0
 800c734:	e022      	b.n	800c77c <__sflush_r+0xf8>
 800c736:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c73a:	b21b      	sxth	r3, r3
 800c73c:	e01b      	b.n	800c776 <__sflush_r+0xf2>
 800c73e:	690f      	ldr	r7, [r1, #16]
 800c740:	2f00      	cmp	r7, #0
 800c742:	d0f6      	beq.n	800c732 <__sflush_r+0xae>
 800c744:	0793      	lsls	r3, r2, #30
 800c746:	680e      	ldr	r6, [r1, #0]
 800c748:	bf08      	it	eq
 800c74a:	694b      	ldreq	r3, [r1, #20]
 800c74c:	600f      	str	r7, [r1, #0]
 800c74e:	bf18      	it	ne
 800c750:	2300      	movne	r3, #0
 800c752:	eba6 0807 	sub.w	r8, r6, r7
 800c756:	608b      	str	r3, [r1, #8]
 800c758:	f1b8 0f00 	cmp.w	r8, #0
 800c75c:	dde9      	ble.n	800c732 <__sflush_r+0xae>
 800c75e:	6a21      	ldr	r1, [r4, #32]
 800c760:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c762:	4643      	mov	r3, r8
 800c764:	463a      	mov	r2, r7
 800c766:	4628      	mov	r0, r5
 800c768:	47b0      	blx	r6
 800c76a:	2800      	cmp	r0, #0
 800c76c:	dc08      	bgt.n	800c780 <__sflush_r+0xfc>
 800c76e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c776:	81a3      	strh	r3, [r4, #12]
 800c778:	f04f 30ff 	mov.w	r0, #4294967295
 800c77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c780:	4407      	add	r7, r0
 800c782:	eba8 0800 	sub.w	r8, r8, r0
 800c786:	e7e7      	b.n	800c758 <__sflush_r+0xd4>
 800c788:	dfbffffe 	.word	0xdfbffffe

0800c78c <_fflush_r>:
 800c78c:	b538      	push	{r3, r4, r5, lr}
 800c78e:	690b      	ldr	r3, [r1, #16]
 800c790:	4605      	mov	r5, r0
 800c792:	460c      	mov	r4, r1
 800c794:	b913      	cbnz	r3, 800c79c <_fflush_r+0x10>
 800c796:	2500      	movs	r5, #0
 800c798:	4628      	mov	r0, r5
 800c79a:	bd38      	pop	{r3, r4, r5, pc}
 800c79c:	b118      	cbz	r0, 800c7a6 <_fflush_r+0x1a>
 800c79e:	6a03      	ldr	r3, [r0, #32]
 800c7a0:	b90b      	cbnz	r3, 800c7a6 <_fflush_r+0x1a>
 800c7a2:	f7fc fcd5 	bl	8009150 <__sinit>
 800c7a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d0f3      	beq.n	800c796 <_fflush_r+0xa>
 800c7ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c7b0:	07d0      	lsls	r0, r2, #31
 800c7b2:	d404      	bmi.n	800c7be <_fflush_r+0x32>
 800c7b4:	0599      	lsls	r1, r3, #22
 800c7b6:	d402      	bmi.n	800c7be <_fflush_r+0x32>
 800c7b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7ba:	f7fc ff22 	bl	8009602 <__retarget_lock_acquire_recursive>
 800c7be:	4628      	mov	r0, r5
 800c7c0:	4621      	mov	r1, r4
 800c7c2:	f7ff ff5f 	bl	800c684 <__sflush_r>
 800c7c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c7c8:	07da      	lsls	r2, r3, #31
 800c7ca:	4605      	mov	r5, r0
 800c7cc:	d4e4      	bmi.n	800c798 <_fflush_r+0xc>
 800c7ce:	89a3      	ldrh	r3, [r4, #12]
 800c7d0:	059b      	lsls	r3, r3, #22
 800c7d2:	d4e1      	bmi.n	800c798 <_fflush_r+0xc>
 800c7d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c7d6:	f7fc ff15 	bl	8009604 <__retarget_lock_release_recursive>
 800c7da:	e7dd      	b.n	800c798 <_fflush_r+0xc>

0800c7dc <__swhatbuf_r>:
 800c7dc:	b570      	push	{r4, r5, r6, lr}
 800c7de:	460c      	mov	r4, r1
 800c7e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c7e4:	2900      	cmp	r1, #0
 800c7e6:	b096      	sub	sp, #88	@ 0x58
 800c7e8:	4615      	mov	r5, r2
 800c7ea:	461e      	mov	r6, r3
 800c7ec:	da0d      	bge.n	800c80a <__swhatbuf_r+0x2e>
 800c7ee:	89a3      	ldrh	r3, [r4, #12]
 800c7f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c7f4:	f04f 0100 	mov.w	r1, #0
 800c7f8:	bf14      	ite	ne
 800c7fa:	2340      	movne	r3, #64	@ 0x40
 800c7fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c800:	2000      	movs	r0, #0
 800c802:	6031      	str	r1, [r6, #0]
 800c804:	602b      	str	r3, [r5, #0]
 800c806:	b016      	add	sp, #88	@ 0x58
 800c808:	bd70      	pop	{r4, r5, r6, pc}
 800c80a:	466a      	mov	r2, sp
 800c80c:	f000 f8d6 	bl	800c9bc <_fstat_r>
 800c810:	2800      	cmp	r0, #0
 800c812:	dbec      	blt.n	800c7ee <__swhatbuf_r+0x12>
 800c814:	9901      	ldr	r1, [sp, #4]
 800c816:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c81a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c81e:	4259      	negs	r1, r3
 800c820:	4159      	adcs	r1, r3
 800c822:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c826:	e7eb      	b.n	800c800 <__swhatbuf_r+0x24>

0800c828 <__smakebuf_r>:
 800c828:	898b      	ldrh	r3, [r1, #12]
 800c82a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c82c:	079d      	lsls	r5, r3, #30
 800c82e:	4606      	mov	r6, r0
 800c830:	460c      	mov	r4, r1
 800c832:	d507      	bpl.n	800c844 <__smakebuf_r+0x1c>
 800c834:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c838:	6023      	str	r3, [r4, #0]
 800c83a:	6123      	str	r3, [r4, #16]
 800c83c:	2301      	movs	r3, #1
 800c83e:	6163      	str	r3, [r4, #20]
 800c840:	b003      	add	sp, #12
 800c842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c844:	ab01      	add	r3, sp, #4
 800c846:	466a      	mov	r2, sp
 800c848:	f7ff ffc8 	bl	800c7dc <__swhatbuf_r>
 800c84c:	9f00      	ldr	r7, [sp, #0]
 800c84e:	4605      	mov	r5, r0
 800c850:	4639      	mov	r1, r7
 800c852:	4630      	mov	r0, r6
 800c854:	f7fd fda0 	bl	800a398 <_malloc_r>
 800c858:	b948      	cbnz	r0, 800c86e <__smakebuf_r+0x46>
 800c85a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c85e:	059a      	lsls	r2, r3, #22
 800c860:	d4ee      	bmi.n	800c840 <__smakebuf_r+0x18>
 800c862:	f023 0303 	bic.w	r3, r3, #3
 800c866:	f043 0302 	orr.w	r3, r3, #2
 800c86a:	81a3      	strh	r3, [r4, #12]
 800c86c:	e7e2      	b.n	800c834 <__smakebuf_r+0xc>
 800c86e:	89a3      	ldrh	r3, [r4, #12]
 800c870:	6020      	str	r0, [r4, #0]
 800c872:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c876:	81a3      	strh	r3, [r4, #12]
 800c878:	9b01      	ldr	r3, [sp, #4]
 800c87a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c87e:	b15b      	cbz	r3, 800c898 <__smakebuf_r+0x70>
 800c880:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c884:	4630      	mov	r0, r6
 800c886:	f000 f8ab 	bl	800c9e0 <_isatty_r>
 800c88a:	b128      	cbz	r0, 800c898 <__smakebuf_r+0x70>
 800c88c:	89a3      	ldrh	r3, [r4, #12]
 800c88e:	f023 0303 	bic.w	r3, r3, #3
 800c892:	f043 0301 	orr.w	r3, r3, #1
 800c896:	81a3      	strh	r3, [r4, #12]
 800c898:	89a3      	ldrh	r3, [r4, #12]
 800c89a:	431d      	orrs	r5, r3
 800c89c:	81a5      	strh	r5, [r4, #12]
 800c89e:	e7cf      	b.n	800c840 <__smakebuf_r+0x18>

0800c8a0 <__sccl>:
 800c8a0:	b570      	push	{r4, r5, r6, lr}
 800c8a2:	780b      	ldrb	r3, [r1, #0]
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	2b5e      	cmp	r3, #94	@ 0x5e
 800c8a8:	bf0b      	itete	eq
 800c8aa:	784b      	ldrbeq	r3, [r1, #1]
 800c8ac:	1c4a      	addne	r2, r1, #1
 800c8ae:	1c8a      	addeq	r2, r1, #2
 800c8b0:	2100      	movne	r1, #0
 800c8b2:	bf08      	it	eq
 800c8b4:	2101      	moveq	r1, #1
 800c8b6:	3801      	subs	r0, #1
 800c8b8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800c8bc:	f800 1f01 	strb.w	r1, [r0, #1]!
 800c8c0:	42a8      	cmp	r0, r5
 800c8c2:	d1fb      	bne.n	800c8bc <__sccl+0x1c>
 800c8c4:	b90b      	cbnz	r3, 800c8ca <__sccl+0x2a>
 800c8c6:	1e50      	subs	r0, r2, #1
 800c8c8:	bd70      	pop	{r4, r5, r6, pc}
 800c8ca:	f081 0101 	eor.w	r1, r1, #1
 800c8ce:	54e1      	strb	r1, [r4, r3]
 800c8d0:	4610      	mov	r0, r2
 800c8d2:	4602      	mov	r2, r0
 800c8d4:	f812 5b01 	ldrb.w	r5, [r2], #1
 800c8d8:	2d2d      	cmp	r5, #45	@ 0x2d
 800c8da:	d005      	beq.n	800c8e8 <__sccl+0x48>
 800c8dc:	2d5d      	cmp	r5, #93	@ 0x5d
 800c8de:	d016      	beq.n	800c90e <__sccl+0x6e>
 800c8e0:	2d00      	cmp	r5, #0
 800c8e2:	d0f1      	beq.n	800c8c8 <__sccl+0x28>
 800c8e4:	462b      	mov	r3, r5
 800c8e6:	e7f2      	b.n	800c8ce <__sccl+0x2e>
 800c8e8:	7846      	ldrb	r6, [r0, #1]
 800c8ea:	2e5d      	cmp	r6, #93	@ 0x5d
 800c8ec:	d0fa      	beq.n	800c8e4 <__sccl+0x44>
 800c8ee:	42b3      	cmp	r3, r6
 800c8f0:	dcf8      	bgt.n	800c8e4 <__sccl+0x44>
 800c8f2:	3002      	adds	r0, #2
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	3201      	adds	r2, #1
 800c8f8:	4296      	cmp	r6, r2
 800c8fa:	54a1      	strb	r1, [r4, r2]
 800c8fc:	dcfb      	bgt.n	800c8f6 <__sccl+0x56>
 800c8fe:	1af2      	subs	r2, r6, r3
 800c900:	3a01      	subs	r2, #1
 800c902:	1c5d      	adds	r5, r3, #1
 800c904:	42b3      	cmp	r3, r6
 800c906:	bfa8      	it	ge
 800c908:	2200      	movge	r2, #0
 800c90a:	18ab      	adds	r3, r5, r2
 800c90c:	e7e1      	b.n	800c8d2 <__sccl+0x32>
 800c90e:	4610      	mov	r0, r2
 800c910:	e7da      	b.n	800c8c8 <__sccl+0x28>

0800c912 <__submore>:
 800c912:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c916:	460c      	mov	r4, r1
 800c918:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800c91a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c91e:	4299      	cmp	r1, r3
 800c920:	d11d      	bne.n	800c95e <__submore+0x4c>
 800c922:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c926:	f7fd fd37 	bl	800a398 <_malloc_r>
 800c92a:	b918      	cbnz	r0, 800c934 <__submore+0x22>
 800c92c:	f04f 30ff 	mov.w	r0, #4294967295
 800c930:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c934:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c938:	63a3      	str	r3, [r4, #56]	@ 0x38
 800c93a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800c93e:	6360      	str	r0, [r4, #52]	@ 0x34
 800c940:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800c944:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800c948:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800c94c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800c950:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800c954:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800c958:	6020      	str	r0, [r4, #0]
 800c95a:	2000      	movs	r0, #0
 800c95c:	e7e8      	b.n	800c930 <__submore+0x1e>
 800c95e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800c960:	0077      	lsls	r7, r6, #1
 800c962:	463a      	mov	r2, r7
 800c964:	f000 fbf1 	bl	800d14a <_realloc_r>
 800c968:	4605      	mov	r5, r0
 800c96a:	2800      	cmp	r0, #0
 800c96c:	d0de      	beq.n	800c92c <__submore+0x1a>
 800c96e:	eb00 0806 	add.w	r8, r0, r6
 800c972:	4601      	mov	r1, r0
 800c974:	4632      	mov	r2, r6
 800c976:	4640      	mov	r0, r8
 800c978:	f000 f852 	bl	800ca20 <memcpy>
 800c97c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800c980:	f8c4 8000 	str.w	r8, [r4]
 800c984:	e7e9      	b.n	800c95a <__submore+0x48>

0800c986 <memmove>:
 800c986:	4288      	cmp	r0, r1
 800c988:	b510      	push	{r4, lr}
 800c98a:	eb01 0402 	add.w	r4, r1, r2
 800c98e:	d902      	bls.n	800c996 <memmove+0x10>
 800c990:	4284      	cmp	r4, r0
 800c992:	4623      	mov	r3, r4
 800c994:	d807      	bhi.n	800c9a6 <memmove+0x20>
 800c996:	1e43      	subs	r3, r0, #1
 800c998:	42a1      	cmp	r1, r4
 800c99a:	d008      	beq.n	800c9ae <memmove+0x28>
 800c99c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c9a0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c9a4:	e7f8      	b.n	800c998 <memmove+0x12>
 800c9a6:	4402      	add	r2, r0
 800c9a8:	4601      	mov	r1, r0
 800c9aa:	428a      	cmp	r2, r1
 800c9ac:	d100      	bne.n	800c9b0 <memmove+0x2a>
 800c9ae:	bd10      	pop	{r4, pc}
 800c9b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c9b4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c9b8:	e7f7      	b.n	800c9aa <memmove+0x24>
	...

0800c9bc <_fstat_r>:
 800c9bc:	b538      	push	{r3, r4, r5, lr}
 800c9be:	4d07      	ldr	r5, [pc, #28]	@ (800c9dc <_fstat_r+0x20>)
 800c9c0:	2300      	movs	r3, #0
 800c9c2:	4604      	mov	r4, r0
 800c9c4:	4608      	mov	r0, r1
 800c9c6:	4611      	mov	r1, r2
 800c9c8:	602b      	str	r3, [r5, #0]
 800c9ca:	f7f6 fa27 	bl	8002e1c <_fstat>
 800c9ce:	1c43      	adds	r3, r0, #1
 800c9d0:	d102      	bne.n	800c9d8 <_fstat_r+0x1c>
 800c9d2:	682b      	ldr	r3, [r5, #0]
 800c9d4:	b103      	cbz	r3, 800c9d8 <_fstat_r+0x1c>
 800c9d6:	6023      	str	r3, [r4, #0]
 800c9d8:	bd38      	pop	{r3, r4, r5, pc}
 800c9da:	bf00      	nop
 800c9dc:	200005e0 	.word	0x200005e0

0800c9e0 <_isatty_r>:
 800c9e0:	b538      	push	{r3, r4, r5, lr}
 800c9e2:	4d06      	ldr	r5, [pc, #24]	@ (800c9fc <_isatty_r+0x1c>)
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	4604      	mov	r4, r0
 800c9e8:	4608      	mov	r0, r1
 800c9ea:	602b      	str	r3, [r5, #0]
 800c9ec:	f7f6 fa26 	bl	8002e3c <_isatty>
 800c9f0:	1c43      	adds	r3, r0, #1
 800c9f2:	d102      	bne.n	800c9fa <_isatty_r+0x1a>
 800c9f4:	682b      	ldr	r3, [r5, #0]
 800c9f6:	b103      	cbz	r3, 800c9fa <_isatty_r+0x1a>
 800c9f8:	6023      	str	r3, [r4, #0]
 800c9fa:	bd38      	pop	{r3, r4, r5, pc}
 800c9fc:	200005e0 	.word	0x200005e0

0800ca00 <_sbrk_r>:
 800ca00:	b538      	push	{r3, r4, r5, lr}
 800ca02:	4d06      	ldr	r5, [pc, #24]	@ (800ca1c <_sbrk_r+0x1c>)
 800ca04:	2300      	movs	r3, #0
 800ca06:	4604      	mov	r4, r0
 800ca08:	4608      	mov	r0, r1
 800ca0a:	602b      	str	r3, [r5, #0]
 800ca0c:	f7f6 fa2e 	bl	8002e6c <_sbrk>
 800ca10:	1c43      	adds	r3, r0, #1
 800ca12:	d102      	bne.n	800ca1a <_sbrk_r+0x1a>
 800ca14:	682b      	ldr	r3, [r5, #0]
 800ca16:	b103      	cbz	r3, 800ca1a <_sbrk_r+0x1a>
 800ca18:	6023      	str	r3, [r4, #0]
 800ca1a:	bd38      	pop	{r3, r4, r5, pc}
 800ca1c:	200005e0 	.word	0x200005e0

0800ca20 <memcpy>:
 800ca20:	440a      	add	r2, r1
 800ca22:	4291      	cmp	r1, r2
 800ca24:	f100 33ff 	add.w	r3, r0, #4294967295
 800ca28:	d100      	bne.n	800ca2c <memcpy+0xc>
 800ca2a:	4770      	bx	lr
 800ca2c:	b510      	push	{r4, lr}
 800ca2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ca32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ca36:	4291      	cmp	r1, r2
 800ca38:	d1f9      	bne.n	800ca2e <memcpy+0xe>
 800ca3a:	bd10      	pop	{r4, pc}
 800ca3c:	0000      	movs	r0, r0
	...

0800ca40 <nan>:
 800ca40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ca48 <nan+0x8>
 800ca44:	4770      	bx	lr
 800ca46:	bf00      	nop
 800ca48:	00000000 	.word	0x00000000
 800ca4c:	7ff80000 	.word	0x7ff80000

0800ca50 <__assert_func>:
 800ca50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ca52:	4614      	mov	r4, r2
 800ca54:	461a      	mov	r2, r3
 800ca56:	4b09      	ldr	r3, [pc, #36]	@ (800ca7c <__assert_func+0x2c>)
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	4605      	mov	r5, r0
 800ca5c:	68d8      	ldr	r0, [r3, #12]
 800ca5e:	b954      	cbnz	r4, 800ca76 <__assert_func+0x26>
 800ca60:	4b07      	ldr	r3, [pc, #28]	@ (800ca80 <__assert_func+0x30>)
 800ca62:	461c      	mov	r4, r3
 800ca64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ca68:	9100      	str	r1, [sp, #0]
 800ca6a:	462b      	mov	r3, r5
 800ca6c:	4905      	ldr	r1, [pc, #20]	@ (800ca84 <__assert_func+0x34>)
 800ca6e:	f000 fc19 	bl	800d2a4 <fiprintf>
 800ca72:	f000 fc29 	bl	800d2c8 <abort>
 800ca76:	4b04      	ldr	r3, [pc, #16]	@ (800ca88 <__assert_func+0x38>)
 800ca78:	e7f4      	b.n	800ca64 <__assert_func+0x14>
 800ca7a:	bf00      	nop
 800ca7c:	20000090 	.word	0x20000090
 800ca80:	0800d8c8 	.word	0x0800d8c8
 800ca84:	0800d89a 	.word	0x0800d89a
 800ca88:	0800d88d 	.word	0x0800d88d

0800ca8c <_calloc_r>:
 800ca8c:	b570      	push	{r4, r5, r6, lr}
 800ca8e:	fba1 5402 	umull	r5, r4, r1, r2
 800ca92:	b93c      	cbnz	r4, 800caa4 <_calloc_r+0x18>
 800ca94:	4629      	mov	r1, r5
 800ca96:	f7fd fc7f 	bl	800a398 <_malloc_r>
 800ca9a:	4606      	mov	r6, r0
 800ca9c:	b928      	cbnz	r0, 800caaa <_calloc_r+0x1e>
 800ca9e:	2600      	movs	r6, #0
 800caa0:	4630      	mov	r0, r6
 800caa2:	bd70      	pop	{r4, r5, r6, pc}
 800caa4:	220c      	movs	r2, #12
 800caa6:	6002      	str	r2, [r0, #0]
 800caa8:	e7f9      	b.n	800ca9e <_calloc_r+0x12>
 800caaa:	462a      	mov	r2, r5
 800caac:	4621      	mov	r1, r4
 800caae:	f7fc fd19 	bl	80094e4 <memset>
 800cab2:	e7f5      	b.n	800caa0 <_calloc_r+0x14>

0800cab4 <rshift>:
 800cab4:	6903      	ldr	r3, [r0, #16]
 800cab6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800caba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cabe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cac2:	f100 0414 	add.w	r4, r0, #20
 800cac6:	dd45      	ble.n	800cb54 <rshift+0xa0>
 800cac8:	f011 011f 	ands.w	r1, r1, #31
 800cacc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cad0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cad4:	d10c      	bne.n	800caf0 <rshift+0x3c>
 800cad6:	f100 0710 	add.w	r7, r0, #16
 800cada:	4629      	mov	r1, r5
 800cadc:	42b1      	cmp	r1, r6
 800cade:	d334      	bcc.n	800cb4a <rshift+0x96>
 800cae0:	1a9b      	subs	r3, r3, r2
 800cae2:	009b      	lsls	r3, r3, #2
 800cae4:	1eea      	subs	r2, r5, #3
 800cae6:	4296      	cmp	r6, r2
 800cae8:	bf38      	it	cc
 800caea:	2300      	movcc	r3, #0
 800caec:	4423      	add	r3, r4
 800caee:	e015      	b.n	800cb1c <rshift+0x68>
 800caf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800caf4:	f1c1 0820 	rsb	r8, r1, #32
 800caf8:	40cf      	lsrs	r7, r1
 800cafa:	f105 0e04 	add.w	lr, r5, #4
 800cafe:	46a1      	mov	r9, r4
 800cb00:	4576      	cmp	r6, lr
 800cb02:	46f4      	mov	ip, lr
 800cb04:	d815      	bhi.n	800cb32 <rshift+0x7e>
 800cb06:	1a9a      	subs	r2, r3, r2
 800cb08:	0092      	lsls	r2, r2, #2
 800cb0a:	3a04      	subs	r2, #4
 800cb0c:	3501      	adds	r5, #1
 800cb0e:	42ae      	cmp	r6, r5
 800cb10:	bf38      	it	cc
 800cb12:	2200      	movcc	r2, #0
 800cb14:	18a3      	adds	r3, r4, r2
 800cb16:	50a7      	str	r7, [r4, r2]
 800cb18:	b107      	cbz	r7, 800cb1c <rshift+0x68>
 800cb1a:	3304      	adds	r3, #4
 800cb1c:	1b1a      	subs	r2, r3, r4
 800cb1e:	42a3      	cmp	r3, r4
 800cb20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cb24:	bf08      	it	eq
 800cb26:	2300      	moveq	r3, #0
 800cb28:	6102      	str	r2, [r0, #16]
 800cb2a:	bf08      	it	eq
 800cb2c:	6143      	streq	r3, [r0, #20]
 800cb2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cb32:	f8dc c000 	ldr.w	ip, [ip]
 800cb36:	fa0c fc08 	lsl.w	ip, ip, r8
 800cb3a:	ea4c 0707 	orr.w	r7, ip, r7
 800cb3e:	f849 7b04 	str.w	r7, [r9], #4
 800cb42:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cb46:	40cf      	lsrs	r7, r1
 800cb48:	e7da      	b.n	800cb00 <rshift+0x4c>
 800cb4a:	f851 cb04 	ldr.w	ip, [r1], #4
 800cb4e:	f847 cf04 	str.w	ip, [r7, #4]!
 800cb52:	e7c3      	b.n	800cadc <rshift+0x28>
 800cb54:	4623      	mov	r3, r4
 800cb56:	e7e1      	b.n	800cb1c <rshift+0x68>

0800cb58 <__hexdig_fun>:
 800cb58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800cb5c:	2b09      	cmp	r3, #9
 800cb5e:	d802      	bhi.n	800cb66 <__hexdig_fun+0xe>
 800cb60:	3820      	subs	r0, #32
 800cb62:	b2c0      	uxtb	r0, r0
 800cb64:	4770      	bx	lr
 800cb66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800cb6a:	2b05      	cmp	r3, #5
 800cb6c:	d801      	bhi.n	800cb72 <__hexdig_fun+0x1a>
 800cb6e:	3847      	subs	r0, #71	@ 0x47
 800cb70:	e7f7      	b.n	800cb62 <__hexdig_fun+0xa>
 800cb72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800cb76:	2b05      	cmp	r3, #5
 800cb78:	d801      	bhi.n	800cb7e <__hexdig_fun+0x26>
 800cb7a:	3827      	subs	r0, #39	@ 0x27
 800cb7c:	e7f1      	b.n	800cb62 <__hexdig_fun+0xa>
 800cb7e:	2000      	movs	r0, #0
 800cb80:	4770      	bx	lr
	...

0800cb84 <__gethex>:
 800cb84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb88:	b085      	sub	sp, #20
 800cb8a:	468a      	mov	sl, r1
 800cb8c:	9302      	str	r3, [sp, #8]
 800cb8e:	680b      	ldr	r3, [r1, #0]
 800cb90:	9001      	str	r0, [sp, #4]
 800cb92:	4690      	mov	r8, r2
 800cb94:	1c9c      	adds	r4, r3, #2
 800cb96:	46a1      	mov	r9, r4
 800cb98:	f814 0b01 	ldrb.w	r0, [r4], #1
 800cb9c:	2830      	cmp	r0, #48	@ 0x30
 800cb9e:	d0fa      	beq.n	800cb96 <__gethex+0x12>
 800cba0:	eba9 0303 	sub.w	r3, r9, r3
 800cba4:	f1a3 0b02 	sub.w	fp, r3, #2
 800cba8:	f7ff ffd6 	bl	800cb58 <__hexdig_fun>
 800cbac:	4605      	mov	r5, r0
 800cbae:	2800      	cmp	r0, #0
 800cbb0:	d168      	bne.n	800cc84 <__gethex+0x100>
 800cbb2:	49a0      	ldr	r1, [pc, #640]	@ (800ce34 <__gethex+0x2b0>)
 800cbb4:	2201      	movs	r2, #1
 800cbb6:	4648      	mov	r0, r9
 800cbb8:	f7fc fc9c 	bl	80094f4 <strncmp>
 800cbbc:	4607      	mov	r7, r0
 800cbbe:	2800      	cmp	r0, #0
 800cbc0:	d167      	bne.n	800cc92 <__gethex+0x10e>
 800cbc2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800cbc6:	4626      	mov	r6, r4
 800cbc8:	f7ff ffc6 	bl	800cb58 <__hexdig_fun>
 800cbcc:	2800      	cmp	r0, #0
 800cbce:	d062      	beq.n	800cc96 <__gethex+0x112>
 800cbd0:	4623      	mov	r3, r4
 800cbd2:	7818      	ldrb	r0, [r3, #0]
 800cbd4:	2830      	cmp	r0, #48	@ 0x30
 800cbd6:	4699      	mov	r9, r3
 800cbd8:	f103 0301 	add.w	r3, r3, #1
 800cbdc:	d0f9      	beq.n	800cbd2 <__gethex+0x4e>
 800cbde:	f7ff ffbb 	bl	800cb58 <__hexdig_fun>
 800cbe2:	fab0 f580 	clz	r5, r0
 800cbe6:	096d      	lsrs	r5, r5, #5
 800cbe8:	f04f 0b01 	mov.w	fp, #1
 800cbec:	464a      	mov	r2, r9
 800cbee:	4616      	mov	r6, r2
 800cbf0:	3201      	adds	r2, #1
 800cbf2:	7830      	ldrb	r0, [r6, #0]
 800cbf4:	f7ff ffb0 	bl	800cb58 <__hexdig_fun>
 800cbf8:	2800      	cmp	r0, #0
 800cbfa:	d1f8      	bne.n	800cbee <__gethex+0x6a>
 800cbfc:	498d      	ldr	r1, [pc, #564]	@ (800ce34 <__gethex+0x2b0>)
 800cbfe:	2201      	movs	r2, #1
 800cc00:	4630      	mov	r0, r6
 800cc02:	f7fc fc77 	bl	80094f4 <strncmp>
 800cc06:	2800      	cmp	r0, #0
 800cc08:	d13f      	bne.n	800cc8a <__gethex+0x106>
 800cc0a:	b944      	cbnz	r4, 800cc1e <__gethex+0x9a>
 800cc0c:	1c74      	adds	r4, r6, #1
 800cc0e:	4622      	mov	r2, r4
 800cc10:	4616      	mov	r6, r2
 800cc12:	3201      	adds	r2, #1
 800cc14:	7830      	ldrb	r0, [r6, #0]
 800cc16:	f7ff ff9f 	bl	800cb58 <__hexdig_fun>
 800cc1a:	2800      	cmp	r0, #0
 800cc1c:	d1f8      	bne.n	800cc10 <__gethex+0x8c>
 800cc1e:	1ba4      	subs	r4, r4, r6
 800cc20:	00a7      	lsls	r7, r4, #2
 800cc22:	7833      	ldrb	r3, [r6, #0]
 800cc24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800cc28:	2b50      	cmp	r3, #80	@ 0x50
 800cc2a:	d13e      	bne.n	800ccaa <__gethex+0x126>
 800cc2c:	7873      	ldrb	r3, [r6, #1]
 800cc2e:	2b2b      	cmp	r3, #43	@ 0x2b
 800cc30:	d033      	beq.n	800cc9a <__gethex+0x116>
 800cc32:	2b2d      	cmp	r3, #45	@ 0x2d
 800cc34:	d034      	beq.n	800cca0 <__gethex+0x11c>
 800cc36:	1c71      	adds	r1, r6, #1
 800cc38:	2400      	movs	r4, #0
 800cc3a:	7808      	ldrb	r0, [r1, #0]
 800cc3c:	f7ff ff8c 	bl	800cb58 <__hexdig_fun>
 800cc40:	1e43      	subs	r3, r0, #1
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	2b18      	cmp	r3, #24
 800cc46:	d830      	bhi.n	800ccaa <__gethex+0x126>
 800cc48:	f1a0 0210 	sub.w	r2, r0, #16
 800cc4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cc50:	f7ff ff82 	bl	800cb58 <__hexdig_fun>
 800cc54:	f100 3cff 	add.w	ip, r0, #4294967295
 800cc58:	fa5f fc8c 	uxtb.w	ip, ip
 800cc5c:	f1bc 0f18 	cmp.w	ip, #24
 800cc60:	f04f 030a 	mov.w	r3, #10
 800cc64:	d91e      	bls.n	800cca4 <__gethex+0x120>
 800cc66:	b104      	cbz	r4, 800cc6a <__gethex+0xe6>
 800cc68:	4252      	negs	r2, r2
 800cc6a:	4417      	add	r7, r2
 800cc6c:	f8ca 1000 	str.w	r1, [sl]
 800cc70:	b1ed      	cbz	r5, 800ccae <__gethex+0x12a>
 800cc72:	f1bb 0f00 	cmp.w	fp, #0
 800cc76:	bf0c      	ite	eq
 800cc78:	2506      	moveq	r5, #6
 800cc7a:	2500      	movne	r5, #0
 800cc7c:	4628      	mov	r0, r5
 800cc7e:	b005      	add	sp, #20
 800cc80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc84:	2500      	movs	r5, #0
 800cc86:	462c      	mov	r4, r5
 800cc88:	e7b0      	b.n	800cbec <__gethex+0x68>
 800cc8a:	2c00      	cmp	r4, #0
 800cc8c:	d1c7      	bne.n	800cc1e <__gethex+0x9a>
 800cc8e:	4627      	mov	r7, r4
 800cc90:	e7c7      	b.n	800cc22 <__gethex+0x9e>
 800cc92:	464e      	mov	r6, r9
 800cc94:	462f      	mov	r7, r5
 800cc96:	2501      	movs	r5, #1
 800cc98:	e7c3      	b.n	800cc22 <__gethex+0x9e>
 800cc9a:	2400      	movs	r4, #0
 800cc9c:	1cb1      	adds	r1, r6, #2
 800cc9e:	e7cc      	b.n	800cc3a <__gethex+0xb6>
 800cca0:	2401      	movs	r4, #1
 800cca2:	e7fb      	b.n	800cc9c <__gethex+0x118>
 800cca4:	fb03 0002 	mla	r0, r3, r2, r0
 800cca8:	e7ce      	b.n	800cc48 <__gethex+0xc4>
 800ccaa:	4631      	mov	r1, r6
 800ccac:	e7de      	b.n	800cc6c <__gethex+0xe8>
 800ccae:	eba6 0309 	sub.w	r3, r6, r9
 800ccb2:	3b01      	subs	r3, #1
 800ccb4:	4629      	mov	r1, r5
 800ccb6:	2b07      	cmp	r3, #7
 800ccb8:	dc0a      	bgt.n	800ccd0 <__gethex+0x14c>
 800ccba:	9801      	ldr	r0, [sp, #4]
 800ccbc:	f7fd fbf8 	bl	800a4b0 <_Balloc>
 800ccc0:	4604      	mov	r4, r0
 800ccc2:	b940      	cbnz	r0, 800ccd6 <__gethex+0x152>
 800ccc4:	4b5c      	ldr	r3, [pc, #368]	@ (800ce38 <__gethex+0x2b4>)
 800ccc6:	4602      	mov	r2, r0
 800ccc8:	21e4      	movs	r1, #228	@ 0xe4
 800ccca:	485c      	ldr	r0, [pc, #368]	@ (800ce3c <__gethex+0x2b8>)
 800cccc:	f7ff fec0 	bl	800ca50 <__assert_func>
 800ccd0:	3101      	adds	r1, #1
 800ccd2:	105b      	asrs	r3, r3, #1
 800ccd4:	e7ef      	b.n	800ccb6 <__gethex+0x132>
 800ccd6:	f100 0a14 	add.w	sl, r0, #20
 800ccda:	2300      	movs	r3, #0
 800ccdc:	4655      	mov	r5, sl
 800ccde:	469b      	mov	fp, r3
 800cce0:	45b1      	cmp	r9, r6
 800cce2:	d337      	bcc.n	800cd54 <__gethex+0x1d0>
 800cce4:	f845 bb04 	str.w	fp, [r5], #4
 800cce8:	eba5 050a 	sub.w	r5, r5, sl
 800ccec:	10ad      	asrs	r5, r5, #2
 800ccee:	6125      	str	r5, [r4, #16]
 800ccf0:	4658      	mov	r0, fp
 800ccf2:	f7fd fccf 	bl	800a694 <__hi0bits>
 800ccf6:	016d      	lsls	r5, r5, #5
 800ccf8:	f8d8 6000 	ldr.w	r6, [r8]
 800ccfc:	1a2d      	subs	r5, r5, r0
 800ccfe:	42b5      	cmp	r5, r6
 800cd00:	dd54      	ble.n	800cdac <__gethex+0x228>
 800cd02:	1bad      	subs	r5, r5, r6
 800cd04:	4629      	mov	r1, r5
 800cd06:	4620      	mov	r0, r4
 800cd08:	f7fe f863 	bl	800add2 <__any_on>
 800cd0c:	4681      	mov	r9, r0
 800cd0e:	b178      	cbz	r0, 800cd30 <__gethex+0x1ac>
 800cd10:	1e6b      	subs	r3, r5, #1
 800cd12:	1159      	asrs	r1, r3, #5
 800cd14:	f003 021f 	and.w	r2, r3, #31
 800cd18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cd1c:	f04f 0901 	mov.w	r9, #1
 800cd20:	fa09 f202 	lsl.w	r2, r9, r2
 800cd24:	420a      	tst	r2, r1
 800cd26:	d003      	beq.n	800cd30 <__gethex+0x1ac>
 800cd28:	454b      	cmp	r3, r9
 800cd2a:	dc36      	bgt.n	800cd9a <__gethex+0x216>
 800cd2c:	f04f 0902 	mov.w	r9, #2
 800cd30:	4629      	mov	r1, r5
 800cd32:	4620      	mov	r0, r4
 800cd34:	f7ff febe 	bl	800cab4 <rshift>
 800cd38:	442f      	add	r7, r5
 800cd3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd3e:	42bb      	cmp	r3, r7
 800cd40:	da42      	bge.n	800cdc8 <__gethex+0x244>
 800cd42:	9801      	ldr	r0, [sp, #4]
 800cd44:	4621      	mov	r1, r4
 800cd46:	f7fd fbf3 	bl	800a530 <_Bfree>
 800cd4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd4c:	2300      	movs	r3, #0
 800cd4e:	6013      	str	r3, [r2, #0]
 800cd50:	25a3      	movs	r5, #163	@ 0xa3
 800cd52:	e793      	b.n	800cc7c <__gethex+0xf8>
 800cd54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800cd58:	2a2e      	cmp	r2, #46	@ 0x2e
 800cd5a:	d012      	beq.n	800cd82 <__gethex+0x1fe>
 800cd5c:	2b20      	cmp	r3, #32
 800cd5e:	d104      	bne.n	800cd6a <__gethex+0x1e6>
 800cd60:	f845 bb04 	str.w	fp, [r5], #4
 800cd64:	f04f 0b00 	mov.w	fp, #0
 800cd68:	465b      	mov	r3, fp
 800cd6a:	7830      	ldrb	r0, [r6, #0]
 800cd6c:	9303      	str	r3, [sp, #12]
 800cd6e:	f7ff fef3 	bl	800cb58 <__hexdig_fun>
 800cd72:	9b03      	ldr	r3, [sp, #12]
 800cd74:	f000 000f 	and.w	r0, r0, #15
 800cd78:	4098      	lsls	r0, r3
 800cd7a:	ea4b 0b00 	orr.w	fp, fp, r0
 800cd7e:	3304      	adds	r3, #4
 800cd80:	e7ae      	b.n	800cce0 <__gethex+0x15c>
 800cd82:	45b1      	cmp	r9, r6
 800cd84:	d8ea      	bhi.n	800cd5c <__gethex+0x1d8>
 800cd86:	492b      	ldr	r1, [pc, #172]	@ (800ce34 <__gethex+0x2b0>)
 800cd88:	9303      	str	r3, [sp, #12]
 800cd8a:	2201      	movs	r2, #1
 800cd8c:	4630      	mov	r0, r6
 800cd8e:	f7fc fbb1 	bl	80094f4 <strncmp>
 800cd92:	9b03      	ldr	r3, [sp, #12]
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d1e1      	bne.n	800cd5c <__gethex+0x1d8>
 800cd98:	e7a2      	b.n	800cce0 <__gethex+0x15c>
 800cd9a:	1ea9      	subs	r1, r5, #2
 800cd9c:	4620      	mov	r0, r4
 800cd9e:	f7fe f818 	bl	800add2 <__any_on>
 800cda2:	2800      	cmp	r0, #0
 800cda4:	d0c2      	beq.n	800cd2c <__gethex+0x1a8>
 800cda6:	f04f 0903 	mov.w	r9, #3
 800cdaa:	e7c1      	b.n	800cd30 <__gethex+0x1ac>
 800cdac:	da09      	bge.n	800cdc2 <__gethex+0x23e>
 800cdae:	1b75      	subs	r5, r6, r5
 800cdb0:	4621      	mov	r1, r4
 800cdb2:	9801      	ldr	r0, [sp, #4]
 800cdb4:	462a      	mov	r2, r5
 800cdb6:	f7fd fdd3 	bl	800a960 <__lshift>
 800cdba:	1b7f      	subs	r7, r7, r5
 800cdbc:	4604      	mov	r4, r0
 800cdbe:	f100 0a14 	add.w	sl, r0, #20
 800cdc2:	f04f 0900 	mov.w	r9, #0
 800cdc6:	e7b8      	b.n	800cd3a <__gethex+0x1b6>
 800cdc8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cdcc:	42bd      	cmp	r5, r7
 800cdce:	dd6f      	ble.n	800ceb0 <__gethex+0x32c>
 800cdd0:	1bed      	subs	r5, r5, r7
 800cdd2:	42ae      	cmp	r6, r5
 800cdd4:	dc34      	bgt.n	800ce40 <__gethex+0x2bc>
 800cdd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cdda:	2b02      	cmp	r3, #2
 800cddc:	d022      	beq.n	800ce24 <__gethex+0x2a0>
 800cdde:	2b03      	cmp	r3, #3
 800cde0:	d024      	beq.n	800ce2c <__gethex+0x2a8>
 800cde2:	2b01      	cmp	r3, #1
 800cde4:	d115      	bne.n	800ce12 <__gethex+0x28e>
 800cde6:	42ae      	cmp	r6, r5
 800cde8:	d113      	bne.n	800ce12 <__gethex+0x28e>
 800cdea:	2e01      	cmp	r6, #1
 800cdec:	d10b      	bne.n	800ce06 <__gethex+0x282>
 800cdee:	9a02      	ldr	r2, [sp, #8]
 800cdf0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cdf4:	6013      	str	r3, [r2, #0]
 800cdf6:	2301      	movs	r3, #1
 800cdf8:	6123      	str	r3, [r4, #16]
 800cdfa:	f8ca 3000 	str.w	r3, [sl]
 800cdfe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce00:	2562      	movs	r5, #98	@ 0x62
 800ce02:	601c      	str	r4, [r3, #0]
 800ce04:	e73a      	b.n	800cc7c <__gethex+0xf8>
 800ce06:	1e71      	subs	r1, r6, #1
 800ce08:	4620      	mov	r0, r4
 800ce0a:	f7fd ffe2 	bl	800add2 <__any_on>
 800ce0e:	2800      	cmp	r0, #0
 800ce10:	d1ed      	bne.n	800cdee <__gethex+0x26a>
 800ce12:	9801      	ldr	r0, [sp, #4]
 800ce14:	4621      	mov	r1, r4
 800ce16:	f7fd fb8b 	bl	800a530 <_Bfree>
 800ce1a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	6013      	str	r3, [r2, #0]
 800ce20:	2550      	movs	r5, #80	@ 0x50
 800ce22:	e72b      	b.n	800cc7c <__gethex+0xf8>
 800ce24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	d1f3      	bne.n	800ce12 <__gethex+0x28e>
 800ce2a:	e7e0      	b.n	800cdee <__gethex+0x26a>
 800ce2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d1dd      	bne.n	800cdee <__gethex+0x26a>
 800ce32:	e7ee      	b.n	800ce12 <__gethex+0x28e>
 800ce34:	0800d700 	.word	0x0800d700
 800ce38:	0800d593 	.word	0x0800d593
 800ce3c:	0800d8c9 	.word	0x0800d8c9
 800ce40:	1e6f      	subs	r7, r5, #1
 800ce42:	f1b9 0f00 	cmp.w	r9, #0
 800ce46:	d130      	bne.n	800ceaa <__gethex+0x326>
 800ce48:	b127      	cbz	r7, 800ce54 <__gethex+0x2d0>
 800ce4a:	4639      	mov	r1, r7
 800ce4c:	4620      	mov	r0, r4
 800ce4e:	f7fd ffc0 	bl	800add2 <__any_on>
 800ce52:	4681      	mov	r9, r0
 800ce54:	117a      	asrs	r2, r7, #5
 800ce56:	2301      	movs	r3, #1
 800ce58:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ce5c:	f007 071f 	and.w	r7, r7, #31
 800ce60:	40bb      	lsls	r3, r7
 800ce62:	4213      	tst	r3, r2
 800ce64:	4629      	mov	r1, r5
 800ce66:	4620      	mov	r0, r4
 800ce68:	bf18      	it	ne
 800ce6a:	f049 0902 	orrne.w	r9, r9, #2
 800ce6e:	f7ff fe21 	bl	800cab4 <rshift>
 800ce72:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ce76:	1b76      	subs	r6, r6, r5
 800ce78:	2502      	movs	r5, #2
 800ce7a:	f1b9 0f00 	cmp.w	r9, #0
 800ce7e:	d047      	beq.n	800cf10 <__gethex+0x38c>
 800ce80:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ce84:	2b02      	cmp	r3, #2
 800ce86:	d015      	beq.n	800ceb4 <__gethex+0x330>
 800ce88:	2b03      	cmp	r3, #3
 800ce8a:	d017      	beq.n	800cebc <__gethex+0x338>
 800ce8c:	2b01      	cmp	r3, #1
 800ce8e:	d109      	bne.n	800cea4 <__gethex+0x320>
 800ce90:	f019 0f02 	tst.w	r9, #2
 800ce94:	d006      	beq.n	800cea4 <__gethex+0x320>
 800ce96:	f8da 3000 	ldr.w	r3, [sl]
 800ce9a:	ea49 0903 	orr.w	r9, r9, r3
 800ce9e:	f019 0f01 	tst.w	r9, #1
 800cea2:	d10e      	bne.n	800cec2 <__gethex+0x33e>
 800cea4:	f045 0510 	orr.w	r5, r5, #16
 800cea8:	e032      	b.n	800cf10 <__gethex+0x38c>
 800ceaa:	f04f 0901 	mov.w	r9, #1
 800ceae:	e7d1      	b.n	800ce54 <__gethex+0x2d0>
 800ceb0:	2501      	movs	r5, #1
 800ceb2:	e7e2      	b.n	800ce7a <__gethex+0x2f6>
 800ceb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceb6:	f1c3 0301 	rsb	r3, r3, #1
 800ceba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cebc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cebe:	2b00      	cmp	r3, #0
 800cec0:	d0f0      	beq.n	800cea4 <__gethex+0x320>
 800cec2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cec6:	f104 0314 	add.w	r3, r4, #20
 800ceca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cece:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ced2:	f04f 0c00 	mov.w	ip, #0
 800ced6:	4618      	mov	r0, r3
 800ced8:	f853 2b04 	ldr.w	r2, [r3], #4
 800cedc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cee0:	d01b      	beq.n	800cf1a <__gethex+0x396>
 800cee2:	3201      	adds	r2, #1
 800cee4:	6002      	str	r2, [r0, #0]
 800cee6:	2d02      	cmp	r5, #2
 800cee8:	f104 0314 	add.w	r3, r4, #20
 800ceec:	d13c      	bne.n	800cf68 <__gethex+0x3e4>
 800ceee:	f8d8 2000 	ldr.w	r2, [r8]
 800cef2:	3a01      	subs	r2, #1
 800cef4:	42b2      	cmp	r2, r6
 800cef6:	d109      	bne.n	800cf0c <__gethex+0x388>
 800cef8:	1171      	asrs	r1, r6, #5
 800cefa:	2201      	movs	r2, #1
 800cefc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cf00:	f006 061f 	and.w	r6, r6, #31
 800cf04:	fa02 f606 	lsl.w	r6, r2, r6
 800cf08:	421e      	tst	r6, r3
 800cf0a:	d13a      	bne.n	800cf82 <__gethex+0x3fe>
 800cf0c:	f045 0520 	orr.w	r5, r5, #32
 800cf10:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cf12:	601c      	str	r4, [r3, #0]
 800cf14:	9b02      	ldr	r3, [sp, #8]
 800cf16:	601f      	str	r7, [r3, #0]
 800cf18:	e6b0      	b.n	800cc7c <__gethex+0xf8>
 800cf1a:	4299      	cmp	r1, r3
 800cf1c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cf20:	d8d9      	bhi.n	800ced6 <__gethex+0x352>
 800cf22:	68a3      	ldr	r3, [r4, #8]
 800cf24:	459b      	cmp	fp, r3
 800cf26:	db17      	blt.n	800cf58 <__gethex+0x3d4>
 800cf28:	6861      	ldr	r1, [r4, #4]
 800cf2a:	9801      	ldr	r0, [sp, #4]
 800cf2c:	3101      	adds	r1, #1
 800cf2e:	f7fd fabf 	bl	800a4b0 <_Balloc>
 800cf32:	4681      	mov	r9, r0
 800cf34:	b918      	cbnz	r0, 800cf3e <__gethex+0x3ba>
 800cf36:	4b1a      	ldr	r3, [pc, #104]	@ (800cfa0 <__gethex+0x41c>)
 800cf38:	4602      	mov	r2, r0
 800cf3a:	2184      	movs	r1, #132	@ 0x84
 800cf3c:	e6c5      	b.n	800ccca <__gethex+0x146>
 800cf3e:	6922      	ldr	r2, [r4, #16]
 800cf40:	3202      	adds	r2, #2
 800cf42:	f104 010c 	add.w	r1, r4, #12
 800cf46:	0092      	lsls	r2, r2, #2
 800cf48:	300c      	adds	r0, #12
 800cf4a:	f7ff fd69 	bl	800ca20 <memcpy>
 800cf4e:	4621      	mov	r1, r4
 800cf50:	9801      	ldr	r0, [sp, #4]
 800cf52:	f7fd faed 	bl	800a530 <_Bfree>
 800cf56:	464c      	mov	r4, r9
 800cf58:	6923      	ldr	r3, [r4, #16]
 800cf5a:	1c5a      	adds	r2, r3, #1
 800cf5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cf60:	6122      	str	r2, [r4, #16]
 800cf62:	2201      	movs	r2, #1
 800cf64:	615a      	str	r2, [r3, #20]
 800cf66:	e7be      	b.n	800cee6 <__gethex+0x362>
 800cf68:	6922      	ldr	r2, [r4, #16]
 800cf6a:	455a      	cmp	r2, fp
 800cf6c:	dd0b      	ble.n	800cf86 <__gethex+0x402>
 800cf6e:	2101      	movs	r1, #1
 800cf70:	4620      	mov	r0, r4
 800cf72:	f7ff fd9f 	bl	800cab4 <rshift>
 800cf76:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cf7a:	3701      	adds	r7, #1
 800cf7c:	42bb      	cmp	r3, r7
 800cf7e:	f6ff aee0 	blt.w	800cd42 <__gethex+0x1be>
 800cf82:	2501      	movs	r5, #1
 800cf84:	e7c2      	b.n	800cf0c <__gethex+0x388>
 800cf86:	f016 061f 	ands.w	r6, r6, #31
 800cf8a:	d0fa      	beq.n	800cf82 <__gethex+0x3fe>
 800cf8c:	4453      	add	r3, sl
 800cf8e:	f1c6 0620 	rsb	r6, r6, #32
 800cf92:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cf96:	f7fd fb7d 	bl	800a694 <__hi0bits>
 800cf9a:	42b0      	cmp	r0, r6
 800cf9c:	dbe7      	blt.n	800cf6e <__gethex+0x3ea>
 800cf9e:	e7f0      	b.n	800cf82 <__gethex+0x3fe>
 800cfa0:	0800d593 	.word	0x0800d593

0800cfa4 <L_shift>:
 800cfa4:	f1c2 0208 	rsb	r2, r2, #8
 800cfa8:	0092      	lsls	r2, r2, #2
 800cfaa:	b570      	push	{r4, r5, r6, lr}
 800cfac:	f1c2 0620 	rsb	r6, r2, #32
 800cfb0:	6843      	ldr	r3, [r0, #4]
 800cfb2:	6804      	ldr	r4, [r0, #0]
 800cfb4:	fa03 f506 	lsl.w	r5, r3, r6
 800cfb8:	432c      	orrs	r4, r5
 800cfba:	40d3      	lsrs	r3, r2
 800cfbc:	6004      	str	r4, [r0, #0]
 800cfbe:	f840 3f04 	str.w	r3, [r0, #4]!
 800cfc2:	4288      	cmp	r0, r1
 800cfc4:	d3f4      	bcc.n	800cfb0 <L_shift+0xc>
 800cfc6:	bd70      	pop	{r4, r5, r6, pc}

0800cfc8 <__match>:
 800cfc8:	b530      	push	{r4, r5, lr}
 800cfca:	6803      	ldr	r3, [r0, #0]
 800cfcc:	3301      	adds	r3, #1
 800cfce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cfd2:	b914      	cbnz	r4, 800cfda <__match+0x12>
 800cfd4:	6003      	str	r3, [r0, #0]
 800cfd6:	2001      	movs	r0, #1
 800cfd8:	bd30      	pop	{r4, r5, pc}
 800cfda:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cfde:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cfe2:	2d19      	cmp	r5, #25
 800cfe4:	bf98      	it	ls
 800cfe6:	3220      	addls	r2, #32
 800cfe8:	42a2      	cmp	r2, r4
 800cfea:	d0f0      	beq.n	800cfce <__match+0x6>
 800cfec:	2000      	movs	r0, #0
 800cfee:	e7f3      	b.n	800cfd8 <__match+0x10>

0800cff0 <__hexnan>:
 800cff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cff4:	680b      	ldr	r3, [r1, #0]
 800cff6:	6801      	ldr	r1, [r0, #0]
 800cff8:	115e      	asrs	r6, r3, #5
 800cffa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cffe:	f013 031f 	ands.w	r3, r3, #31
 800d002:	b087      	sub	sp, #28
 800d004:	bf18      	it	ne
 800d006:	3604      	addne	r6, #4
 800d008:	2500      	movs	r5, #0
 800d00a:	1f37      	subs	r7, r6, #4
 800d00c:	4682      	mov	sl, r0
 800d00e:	4690      	mov	r8, r2
 800d010:	9301      	str	r3, [sp, #4]
 800d012:	f846 5c04 	str.w	r5, [r6, #-4]
 800d016:	46b9      	mov	r9, r7
 800d018:	463c      	mov	r4, r7
 800d01a:	9502      	str	r5, [sp, #8]
 800d01c:	46ab      	mov	fp, r5
 800d01e:	784a      	ldrb	r2, [r1, #1]
 800d020:	1c4b      	adds	r3, r1, #1
 800d022:	9303      	str	r3, [sp, #12]
 800d024:	b342      	cbz	r2, 800d078 <__hexnan+0x88>
 800d026:	4610      	mov	r0, r2
 800d028:	9105      	str	r1, [sp, #20]
 800d02a:	9204      	str	r2, [sp, #16]
 800d02c:	f7ff fd94 	bl	800cb58 <__hexdig_fun>
 800d030:	2800      	cmp	r0, #0
 800d032:	d151      	bne.n	800d0d8 <__hexnan+0xe8>
 800d034:	9a04      	ldr	r2, [sp, #16]
 800d036:	9905      	ldr	r1, [sp, #20]
 800d038:	2a20      	cmp	r2, #32
 800d03a:	d818      	bhi.n	800d06e <__hexnan+0x7e>
 800d03c:	9b02      	ldr	r3, [sp, #8]
 800d03e:	459b      	cmp	fp, r3
 800d040:	dd13      	ble.n	800d06a <__hexnan+0x7a>
 800d042:	454c      	cmp	r4, r9
 800d044:	d206      	bcs.n	800d054 <__hexnan+0x64>
 800d046:	2d07      	cmp	r5, #7
 800d048:	dc04      	bgt.n	800d054 <__hexnan+0x64>
 800d04a:	462a      	mov	r2, r5
 800d04c:	4649      	mov	r1, r9
 800d04e:	4620      	mov	r0, r4
 800d050:	f7ff ffa8 	bl	800cfa4 <L_shift>
 800d054:	4544      	cmp	r4, r8
 800d056:	d952      	bls.n	800d0fe <__hexnan+0x10e>
 800d058:	2300      	movs	r3, #0
 800d05a:	f1a4 0904 	sub.w	r9, r4, #4
 800d05e:	f844 3c04 	str.w	r3, [r4, #-4]
 800d062:	f8cd b008 	str.w	fp, [sp, #8]
 800d066:	464c      	mov	r4, r9
 800d068:	461d      	mov	r5, r3
 800d06a:	9903      	ldr	r1, [sp, #12]
 800d06c:	e7d7      	b.n	800d01e <__hexnan+0x2e>
 800d06e:	2a29      	cmp	r2, #41	@ 0x29
 800d070:	d157      	bne.n	800d122 <__hexnan+0x132>
 800d072:	3102      	adds	r1, #2
 800d074:	f8ca 1000 	str.w	r1, [sl]
 800d078:	f1bb 0f00 	cmp.w	fp, #0
 800d07c:	d051      	beq.n	800d122 <__hexnan+0x132>
 800d07e:	454c      	cmp	r4, r9
 800d080:	d206      	bcs.n	800d090 <__hexnan+0xa0>
 800d082:	2d07      	cmp	r5, #7
 800d084:	dc04      	bgt.n	800d090 <__hexnan+0xa0>
 800d086:	462a      	mov	r2, r5
 800d088:	4649      	mov	r1, r9
 800d08a:	4620      	mov	r0, r4
 800d08c:	f7ff ff8a 	bl	800cfa4 <L_shift>
 800d090:	4544      	cmp	r4, r8
 800d092:	d936      	bls.n	800d102 <__hexnan+0x112>
 800d094:	f1a8 0204 	sub.w	r2, r8, #4
 800d098:	4623      	mov	r3, r4
 800d09a:	f853 1b04 	ldr.w	r1, [r3], #4
 800d09e:	f842 1f04 	str.w	r1, [r2, #4]!
 800d0a2:	429f      	cmp	r7, r3
 800d0a4:	d2f9      	bcs.n	800d09a <__hexnan+0xaa>
 800d0a6:	1b3b      	subs	r3, r7, r4
 800d0a8:	f023 0303 	bic.w	r3, r3, #3
 800d0ac:	3304      	adds	r3, #4
 800d0ae:	3401      	adds	r4, #1
 800d0b0:	3e03      	subs	r6, #3
 800d0b2:	42b4      	cmp	r4, r6
 800d0b4:	bf88      	it	hi
 800d0b6:	2304      	movhi	r3, #4
 800d0b8:	4443      	add	r3, r8
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	f843 2b04 	str.w	r2, [r3], #4
 800d0c0:	429f      	cmp	r7, r3
 800d0c2:	d2fb      	bcs.n	800d0bc <__hexnan+0xcc>
 800d0c4:	683b      	ldr	r3, [r7, #0]
 800d0c6:	b91b      	cbnz	r3, 800d0d0 <__hexnan+0xe0>
 800d0c8:	4547      	cmp	r7, r8
 800d0ca:	d128      	bne.n	800d11e <__hexnan+0x12e>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	603b      	str	r3, [r7, #0]
 800d0d0:	2005      	movs	r0, #5
 800d0d2:	b007      	add	sp, #28
 800d0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d8:	3501      	adds	r5, #1
 800d0da:	2d08      	cmp	r5, #8
 800d0dc:	f10b 0b01 	add.w	fp, fp, #1
 800d0e0:	dd06      	ble.n	800d0f0 <__hexnan+0x100>
 800d0e2:	4544      	cmp	r4, r8
 800d0e4:	d9c1      	bls.n	800d06a <__hexnan+0x7a>
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800d0ec:	2501      	movs	r5, #1
 800d0ee:	3c04      	subs	r4, #4
 800d0f0:	6822      	ldr	r2, [r4, #0]
 800d0f2:	f000 000f 	and.w	r0, r0, #15
 800d0f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d0fa:	6020      	str	r0, [r4, #0]
 800d0fc:	e7b5      	b.n	800d06a <__hexnan+0x7a>
 800d0fe:	2508      	movs	r5, #8
 800d100:	e7b3      	b.n	800d06a <__hexnan+0x7a>
 800d102:	9b01      	ldr	r3, [sp, #4]
 800d104:	2b00      	cmp	r3, #0
 800d106:	d0dd      	beq.n	800d0c4 <__hexnan+0xd4>
 800d108:	f1c3 0320 	rsb	r3, r3, #32
 800d10c:	f04f 32ff 	mov.w	r2, #4294967295
 800d110:	40da      	lsrs	r2, r3
 800d112:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d116:	4013      	ands	r3, r2
 800d118:	f846 3c04 	str.w	r3, [r6, #-4]
 800d11c:	e7d2      	b.n	800d0c4 <__hexnan+0xd4>
 800d11e:	3f04      	subs	r7, #4
 800d120:	e7d0      	b.n	800d0c4 <__hexnan+0xd4>
 800d122:	2004      	movs	r0, #4
 800d124:	e7d5      	b.n	800d0d2 <__hexnan+0xe2>

0800d126 <__ascii_mbtowc>:
 800d126:	b082      	sub	sp, #8
 800d128:	b901      	cbnz	r1, 800d12c <__ascii_mbtowc+0x6>
 800d12a:	a901      	add	r1, sp, #4
 800d12c:	b142      	cbz	r2, 800d140 <__ascii_mbtowc+0x1a>
 800d12e:	b14b      	cbz	r3, 800d144 <__ascii_mbtowc+0x1e>
 800d130:	7813      	ldrb	r3, [r2, #0]
 800d132:	600b      	str	r3, [r1, #0]
 800d134:	7812      	ldrb	r2, [r2, #0]
 800d136:	1e10      	subs	r0, r2, #0
 800d138:	bf18      	it	ne
 800d13a:	2001      	movne	r0, #1
 800d13c:	b002      	add	sp, #8
 800d13e:	4770      	bx	lr
 800d140:	4610      	mov	r0, r2
 800d142:	e7fb      	b.n	800d13c <__ascii_mbtowc+0x16>
 800d144:	f06f 0001 	mvn.w	r0, #1
 800d148:	e7f8      	b.n	800d13c <__ascii_mbtowc+0x16>

0800d14a <_realloc_r>:
 800d14a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d14e:	4680      	mov	r8, r0
 800d150:	4615      	mov	r5, r2
 800d152:	460c      	mov	r4, r1
 800d154:	b921      	cbnz	r1, 800d160 <_realloc_r+0x16>
 800d156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d15a:	4611      	mov	r1, r2
 800d15c:	f7fd b91c 	b.w	800a398 <_malloc_r>
 800d160:	b92a      	cbnz	r2, 800d16e <_realloc_r+0x24>
 800d162:	f7fd f8a5 	bl	800a2b0 <_free_r>
 800d166:	2400      	movs	r4, #0
 800d168:	4620      	mov	r0, r4
 800d16a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d16e:	f000 f8b2 	bl	800d2d6 <_malloc_usable_size_r>
 800d172:	4285      	cmp	r5, r0
 800d174:	4606      	mov	r6, r0
 800d176:	d802      	bhi.n	800d17e <_realloc_r+0x34>
 800d178:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d17c:	d8f4      	bhi.n	800d168 <_realloc_r+0x1e>
 800d17e:	4629      	mov	r1, r5
 800d180:	4640      	mov	r0, r8
 800d182:	f7fd f909 	bl	800a398 <_malloc_r>
 800d186:	4607      	mov	r7, r0
 800d188:	2800      	cmp	r0, #0
 800d18a:	d0ec      	beq.n	800d166 <_realloc_r+0x1c>
 800d18c:	42b5      	cmp	r5, r6
 800d18e:	462a      	mov	r2, r5
 800d190:	4621      	mov	r1, r4
 800d192:	bf28      	it	cs
 800d194:	4632      	movcs	r2, r6
 800d196:	f7ff fc43 	bl	800ca20 <memcpy>
 800d19a:	4621      	mov	r1, r4
 800d19c:	4640      	mov	r0, r8
 800d19e:	f7fd f887 	bl	800a2b0 <_free_r>
 800d1a2:	463c      	mov	r4, r7
 800d1a4:	e7e0      	b.n	800d168 <_realloc_r+0x1e>
	...

0800d1a8 <_strtoul_l.constprop.0>:
 800d1a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1ac:	4e34      	ldr	r6, [pc, #208]	@ (800d280 <_strtoul_l.constprop.0+0xd8>)
 800d1ae:	4686      	mov	lr, r0
 800d1b0:	460d      	mov	r5, r1
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d1b8:	5d37      	ldrb	r7, [r6, r4]
 800d1ba:	f017 0708 	ands.w	r7, r7, #8
 800d1be:	d1f8      	bne.n	800d1b2 <_strtoul_l.constprop.0+0xa>
 800d1c0:	2c2d      	cmp	r4, #45	@ 0x2d
 800d1c2:	d12f      	bne.n	800d224 <_strtoul_l.constprop.0+0x7c>
 800d1c4:	782c      	ldrb	r4, [r5, #0]
 800d1c6:	2701      	movs	r7, #1
 800d1c8:	1c85      	adds	r5, r0, #2
 800d1ca:	f033 0010 	bics.w	r0, r3, #16
 800d1ce:	d109      	bne.n	800d1e4 <_strtoul_l.constprop.0+0x3c>
 800d1d0:	2c30      	cmp	r4, #48	@ 0x30
 800d1d2:	d12c      	bne.n	800d22e <_strtoul_l.constprop.0+0x86>
 800d1d4:	7828      	ldrb	r0, [r5, #0]
 800d1d6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800d1da:	2858      	cmp	r0, #88	@ 0x58
 800d1dc:	d127      	bne.n	800d22e <_strtoul_l.constprop.0+0x86>
 800d1de:	786c      	ldrb	r4, [r5, #1]
 800d1e0:	2310      	movs	r3, #16
 800d1e2:	3502      	adds	r5, #2
 800d1e4:	f04f 38ff 	mov.w	r8, #4294967295
 800d1e8:	2600      	movs	r6, #0
 800d1ea:	fbb8 f8f3 	udiv	r8, r8, r3
 800d1ee:	fb03 f908 	mul.w	r9, r3, r8
 800d1f2:	ea6f 0909 	mvn.w	r9, r9
 800d1f6:	4630      	mov	r0, r6
 800d1f8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800d1fc:	f1bc 0f09 	cmp.w	ip, #9
 800d200:	d81c      	bhi.n	800d23c <_strtoul_l.constprop.0+0x94>
 800d202:	4664      	mov	r4, ip
 800d204:	42a3      	cmp	r3, r4
 800d206:	dd2a      	ble.n	800d25e <_strtoul_l.constprop.0+0xb6>
 800d208:	f1b6 3fff 	cmp.w	r6, #4294967295
 800d20c:	d007      	beq.n	800d21e <_strtoul_l.constprop.0+0x76>
 800d20e:	4580      	cmp	r8, r0
 800d210:	d322      	bcc.n	800d258 <_strtoul_l.constprop.0+0xb0>
 800d212:	d101      	bne.n	800d218 <_strtoul_l.constprop.0+0x70>
 800d214:	45a1      	cmp	r9, r4
 800d216:	db1f      	blt.n	800d258 <_strtoul_l.constprop.0+0xb0>
 800d218:	fb00 4003 	mla	r0, r0, r3, r4
 800d21c:	2601      	movs	r6, #1
 800d21e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d222:	e7e9      	b.n	800d1f8 <_strtoul_l.constprop.0+0x50>
 800d224:	2c2b      	cmp	r4, #43	@ 0x2b
 800d226:	bf04      	itt	eq
 800d228:	782c      	ldrbeq	r4, [r5, #0]
 800d22a:	1c85      	addeq	r5, r0, #2
 800d22c:	e7cd      	b.n	800d1ca <_strtoul_l.constprop.0+0x22>
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d1d8      	bne.n	800d1e4 <_strtoul_l.constprop.0+0x3c>
 800d232:	2c30      	cmp	r4, #48	@ 0x30
 800d234:	bf0c      	ite	eq
 800d236:	2308      	moveq	r3, #8
 800d238:	230a      	movne	r3, #10
 800d23a:	e7d3      	b.n	800d1e4 <_strtoul_l.constprop.0+0x3c>
 800d23c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800d240:	f1bc 0f19 	cmp.w	ip, #25
 800d244:	d801      	bhi.n	800d24a <_strtoul_l.constprop.0+0xa2>
 800d246:	3c37      	subs	r4, #55	@ 0x37
 800d248:	e7dc      	b.n	800d204 <_strtoul_l.constprop.0+0x5c>
 800d24a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800d24e:	f1bc 0f19 	cmp.w	ip, #25
 800d252:	d804      	bhi.n	800d25e <_strtoul_l.constprop.0+0xb6>
 800d254:	3c57      	subs	r4, #87	@ 0x57
 800d256:	e7d5      	b.n	800d204 <_strtoul_l.constprop.0+0x5c>
 800d258:	f04f 36ff 	mov.w	r6, #4294967295
 800d25c:	e7df      	b.n	800d21e <_strtoul_l.constprop.0+0x76>
 800d25e:	1c73      	adds	r3, r6, #1
 800d260:	d106      	bne.n	800d270 <_strtoul_l.constprop.0+0xc8>
 800d262:	2322      	movs	r3, #34	@ 0x22
 800d264:	f8ce 3000 	str.w	r3, [lr]
 800d268:	4630      	mov	r0, r6
 800d26a:	b932      	cbnz	r2, 800d27a <_strtoul_l.constprop.0+0xd2>
 800d26c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d270:	b107      	cbz	r7, 800d274 <_strtoul_l.constprop.0+0xcc>
 800d272:	4240      	negs	r0, r0
 800d274:	2a00      	cmp	r2, #0
 800d276:	d0f9      	beq.n	800d26c <_strtoul_l.constprop.0+0xc4>
 800d278:	b106      	cbz	r6, 800d27c <_strtoul_l.constprop.0+0xd4>
 800d27a:	1e69      	subs	r1, r5, #1
 800d27c:	6011      	str	r1, [r2, #0]
 800d27e:	e7f5      	b.n	800d26c <_strtoul_l.constprop.0+0xc4>
 800d280:	0800d759 	.word	0x0800d759

0800d284 <_strtoul_r>:
 800d284:	f7ff bf90 	b.w	800d1a8 <_strtoul_l.constprop.0>

0800d288 <__ascii_wctomb>:
 800d288:	4603      	mov	r3, r0
 800d28a:	4608      	mov	r0, r1
 800d28c:	b141      	cbz	r1, 800d2a0 <__ascii_wctomb+0x18>
 800d28e:	2aff      	cmp	r2, #255	@ 0xff
 800d290:	d904      	bls.n	800d29c <__ascii_wctomb+0x14>
 800d292:	228a      	movs	r2, #138	@ 0x8a
 800d294:	601a      	str	r2, [r3, #0]
 800d296:	f04f 30ff 	mov.w	r0, #4294967295
 800d29a:	4770      	bx	lr
 800d29c:	700a      	strb	r2, [r1, #0]
 800d29e:	2001      	movs	r0, #1
 800d2a0:	4770      	bx	lr
	...

0800d2a4 <fiprintf>:
 800d2a4:	b40e      	push	{r1, r2, r3}
 800d2a6:	b503      	push	{r0, r1, lr}
 800d2a8:	4601      	mov	r1, r0
 800d2aa:	ab03      	add	r3, sp, #12
 800d2ac:	4805      	ldr	r0, [pc, #20]	@ (800d2c4 <fiprintf+0x20>)
 800d2ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2b2:	6800      	ldr	r0, [r0, #0]
 800d2b4:	9301      	str	r3, [sp, #4]
 800d2b6:	f7fe ff7f 	bl	800c1b8 <_vfiprintf_r>
 800d2ba:	b002      	add	sp, #8
 800d2bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2c0:	b003      	add	sp, #12
 800d2c2:	4770      	bx	lr
 800d2c4:	20000090 	.word	0x20000090

0800d2c8 <abort>:
 800d2c8:	b508      	push	{r3, lr}
 800d2ca:	2006      	movs	r0, #6
 800d2cc:	f000 f834 	bl	800d338 <raise>
 800d2d0:	2001      	movs	r0, #1
 800d2d2:	f7f5 fd6f 	bl	8002db4 <_exit>

0800d2d6 <_malloc_usable_size_r>:
 800d2d6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d2da:	1f18      	subs	r0, r3, #4
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	bfbc      	itt	lt
 800d2e0:	580b      	ldrlt	r3, [r1, r0]
 800d2e2:	18c0      	addlt	r0, r0, r3
 800d2e4:	4770      	bx	lr

0800d2e6 <_raise_r>:
 800d2e6:	291f      	cmp	r1, #31
 800d2e8:	b538      	push	{r3, r4, r5, lr}
 800d2ea:	4605      	mov	r5, r0
 800d2ec:	460c      	mov	r4, r1
 800d2ee:	d904      	bls.n	800d2fa <_raise_r+0x14>
 800d2f0:	2316      	movs	r3, #22
 800d2f2:	6003      	str	r3, [r0, #0]
 800d2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2f8:	bd38      	pop	{r3, r4, r5, pc}
 800d2fa:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d2fc:	b112      	cbz	r2, 800d304 <_raise_r+0x1e>
 800d2fe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d302:	b94b      	cbnz	r3, 800d318 <_raise_r+0x32>
 800d304:	4628      	mov	r0, r5
 800d306:	f000 f831 	bl	800d36c <_getpid_r>
 800d30a:	4622      	mov	r2, r4
 800d30c:	4601      	mov	r1, r0
 800d30e:	4628      	mov	r0, r5
 800d310:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d314:	f000 b818 	b.w	800d348 <_kill_r>
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d00a      	beq.n	800d332 <_raise_r+0x4c>
 800d31c:	1c59      	adds	r1, r3, #1
 800d31e:	d103      	bne.n	800d328 <_raise_r+0x42>
 800d320:	2316      	movs	r3, #22
 800d322:	6003      	str	r3, [r0, #0]
 800d324:	2001      	movs	r0, #1
 800d326:	e7e7      	b.n	800d2f8 <_raise_r+0x12>
 800d328:	2100      	movs	r1, #0
 800d32a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d32e:	4620      	mov	r0, r4
 800d330:	4798      	blx	r3
 800d332:	2000      	movs	r0, #0
 800d334:	e7e0      	b.n	800d2f8 <_raise_r+0x12>
	...

0800d338 <raise>:
 800d338:	4b02      	ldr	r3, [pc, #8]	@ (800d344 <raise+0xc>)
 800d33a:	4601      	mov	r1, r0
 800d33c:	6818      	ldr	r0, [r3, #0]
 800d33e:	f7ff bfd2 	b.w	800d2e6 <_raise_r>
 800d342:	bf00      	nop
 800d344:	20000090 	.word	0x20000090

0800d348 <_kill_r>:
 800d348:	b538      	push	{r3, r4, r5, lr}
 800d34a:	4d07      	ldr	r5, [pc, #28]	@ (800d368 <_kill_r+0x20>)
 800d34c:	2300      	movs	r3, #0
 800d34e:	4604      	mov	r4, r0
 800d350:	4608      	mov	r0, r1
 800d352:	4611      	mov	r1, r2
 800d354:	602b      	str	r3, [r5, #0]
 800d356:	f7f5 fd1d 	bl	8002d94 <_kill>
 800d35a:	1c43      	adds	r3, r0, #1
 800d35c:	d102      	bne.n	800d364 <_kill_r+0x1c>
 800d35e:	682b      	ldr	r3, [r5, #0]
 800d360:	b103      	cbz	r3, 800d364 <_kill_r+0x1c>
 800d362:	6023      	str	r3, [r4, #0]
 800d364:	bd38      	pop	{r3, r4, r5, pc}
 800d366:	bf00      	nop
 800d368:	200005e0 	.word	0x200005e0

0800d36c <_getpid_r>:
 800d36c:	f7f5 bd0a 	b.w	8002d84 <_getpid>

0800d370 <_init>:
 800d370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d372:	bf00      	nop
 800d374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d376:	bc08      	pop	{r3}
 800d378:	469e      	mov	lr, r3
 800d37a:	4770      	bx	lr

0800d37c <_fini>:
 800d37c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d37e:	bf00      	nop
 800d380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d382:	bc08      	pop	{r3}
 800d384:	469e      	mov	lr, r3
 800d386:	4770      	bx	lr
