<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="creat_mec_matrix/creat_mec_matrix.cl:3:32" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="kernel.loop.0.load.21" VarName="A" LoopLoc="creat_mec_matrix/creat_mec_matrix.cl:3:32" LoopName="XCL_WG_DIM_X"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="creat_mec_matrix/creat_mec_matrix.cl:3:32" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 21 has been inferred" OldID="kernel.loop.0.store.25" ID="scevgep.seq" VarName="B" LoopLoc="creat_mec_matrix/creat_mec_matrix.cl:3:32" LoopName="XCL_WG_DIM_X"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="creat_mec_matrix/creat_mec_matrix.cl:3:32" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" ID="scevgep.seq" VarName="B" LoopLoc="creat_mec_matrix/creat_mec_matrix.cl:3:32" LoopName="XCL_WG_DIM_Y"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="creat_mec_matrix/creat_mec_matrix.cl:3:32" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'." ID="scevgep.seq" VarName="B"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="creat_mec_matrix/creat_mec_matrix.cl:3:32" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 21 and bit width 32 in loop 'XCL_WG_DIM_X' has been inferred on port 'gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings."/>
</VitisHLS:BurstInfo>

