INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:11:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.705ns period=7.410ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.410ns  (clk rise@7.410ns - clk rise@0.000ns)
  Data Path Delay:        6.864ns  (logic 2.264ns (32.983%)  route 4.600ns (67.017%))
  Logic Levels:           23  (CARRY4=11 LUT3=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.893 - 7.410 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2521, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X56Y182        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y182        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=52, routed)          0.437     1.161    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X57Y181        LUT5 (Prop_lut5_I0_O)        0.043     1.204 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7/O
                         net (fo=1, routed)           0.000     1.204    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_7_n_0
    SLICE_X57Y181        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.461 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.461    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X57Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.510 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.510    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X57Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.559 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.559    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X57Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.608 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.608    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X57Y185        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.657 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.657    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X57Y186        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.706 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.706    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X57Y187        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.859 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.311     2.170    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_6
    SLICE_X58Y187        LUT3 (Prop_lut3_I0_O)        0.119     2.289 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_6/O
                         net (fo=34, routed)          0.403     2.691    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_9
    SLICE_X55Y183        LUT6 (Prop_lut6_I5_O)        0.043     2.734 r  lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_7/O
                         net (fo=1, routed)           0.379     3.114    lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_7_n_0
    SLICE_X59Y183        LUT6 (Prop_lut6_I5_O)        0.043     3.157 r  lsq1/handshake_lsq_lsq1_core/dataReg[2]_i_1/O
                         net (fo=4, routed)           0.509     3.665    load2/data_tehb/control/D[2]
    SLICE_X54Y189        LUT3 (Prop_lut3_I2_O)        0.043     3.708 r  load2/data_tehb/control/ltOp_carry_i_11/O
                         net (fo=3, routed)           0.503     4.211    load2/data_tehb/control/ltOp_carry_i_11_n_0
    SLICE_X53Y191        LUT6 (Prop_lut6_I1_O)        0.043     4.254 r  load2/data_tehb/control/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.325     4.579    load2/data_tehb/control/ltOp_carry__2_i_32_n_0
    SLICE_X52Y191        LUT6 (Prop_lut6_I2_O)        0.043     4.622 r  load2/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=5, routed)           0.295     4.917    load1/data_tehb/control/signR_c1_reg_0
    SLICE_X51Y191        LUT3 (Prop_lut3_I1_O)        0.043     4.960 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.960    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X51Y191        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.147 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.147    addf0/operator/ltOp_carry__2_n_0
    SLICE_X51Y192        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.274 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.554     5.828    load2/data_tehb/control/CO[0]
    SLICE_X50Y189        LUT4 (Prop_lut4_I3_O)        0.130     5.958 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.958    addf0/operator/ps_c1_reg[3][0]
    SLICE_X50Y189        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     6.180 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.180    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X50Y190        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     6.282 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=5, routed)           0.341     6.623    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X49Y190        LUT4 (Prop_lut4_I2_O)        0.119     6.742 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=8, routed)           0.111     6.853    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X49Y190        LUT5 (Prop_lut5_I0_O)        0.043     6.896 f  load2/data_tehb/control/level4_c1[9]_i_4/O
                         net (fo=11, routed)          0.158     7.054    load2/data_tehb/control/level4_c1[9]_i_4_n_0
    SLICE_X49Y190        LUT3 (Prop_lut3_I1_O)        0.043     7.097 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.275     7.372    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X50Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.410     7.410 r  
                                                      0.000     7.410 r  clk (IN)
                         net (fo=2521, unset)         0.483     7.893    addf0/operator/RightShifterComponent/clk
    SLICE_X50Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     7.893    
                         clock uncertainty           -0.035     7.857    
    SLICE_X50Y189        FDRE (Setup_fdre_C_R)       -0.271     7.586    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          7.586    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  0.214    




