verilog work "full_adder.v"
verilog work "rca_8bit.v"
