pr_debug	,	F_7
dqm	,	V_13
alternate_aperture_size	,	V_20
uint64_t	,	T_3
SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE__SHIFT	,	V_50
default_mtype	,	V_21
SH_MEM_ADDRESS_MODE_HSA32	,	V_42
SH_MEM_CONFIG__APE1_MTYPE__SHIFT	,	V_31
pqm	,	V_38
cache_policy_coherent	,	V_23
set_cache_memory_policy	,	V_3
top_address_nybble	,	V_10
device_queue_manager	,	V_12
SH_MEM_CONFIG__ADDRESS_MODE_MASK	,	V_27
SH_MEM_CONFIG__DEFAULT_MTYPE__SHIFT	,	V_30
kfd_process_device	,	V_33
get_sh_mem_bases_32	,	F_5
sh_mem_ape1_limit	,	V_36
device_queue_manager_asic_ops	,	V_1
qpd	,	V_15
__user	,	T_2
sh_mem_ape1_base	,	V_37
sh_mem_config	,	V_26
register_process	,	V_5
"kfd: is32bit process: %d sh_mem_bases nybble: 0x%X and register 0x%X\n"	,	L_1
SDMA0_RLC0_VIRTUAL_ADDR__ATC__SHIFT	,	V_48
sdma_vm_addr	,	V_53
ops	,	V_2
MTYPE_CC	,	V_24
initialize_cpsch_vi	,	V_8
ape1_mtype	,	V_22
SH_MEM_CONFIG__PRIVATE_ATC_MASK	,	V_32
compute_sh_mem_bases_64bit	,	F_2
is_32bit_user_mode	,	V_40
MTYPE_NC	,	V_25
BUG_ON	,	F_3
sh_mem_bases	,	V_41
SDMA0_RLC0_VIRTUAL_ADDR__PTR32__SHIFT	,	V_49
cache_policy	,	V_16
SDMA0_RLC0_VIRTUAL_ADDR__SHARED_BASE_MASK	,	V_51
SH_MEM_BASES__SHARED_BASE__SHIFT	,	V_11
alternate_aperture_base	,	V_19
SH_MEM_CONFIG__ADDRESS_MODE__SHIFT	,	V_43
value	,	V_47
register_process_vi	,	V_6
temp	,	V_35
process	,	V_39
SH_MEM_ADDRESS_MODE_HSA64	,	V_44
alternate_policy	,	V_18
uint32_t	,	T_1
default_policy	,	V_17
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_29
get_sh_mem_bases_nybble_64	,	F_6
pdd	,	V_34
q	,	V_46
device_queue_manager_init_vi	,	F_1
init_sdma_vm	,	V_9
set_cache_memory_policy_vi	,	V_4
qcm_process_device	,	V_14
qpd_to_pdd	,	F_4
initialize	,	V_7
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_28
queue	,	V_45
properties	,	V_52
