--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.196 ns
From           : FLAGC
To             : state_FX[2]
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 26.872 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|dffpipe_c09:rs_bwp|dffe8a[0]
To             : DEBUG_LED3
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 12.431 ns
From           : MCLK_12MHZ
To             : CLK_MCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 9.657 ns
From           : ADC_OVERLOAD
To             : Tx_control_1[0]_OTERM25
From Clock     : --
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : -4.017 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 34.64 MHz ( period = 28.868 ns )
From           : LRCLK_96
To             : spectrum_state~7
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 120

Type           : Clock Setup: 'MCLK_12MHZ'
Slack          : -2.394 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 39.03 MHz ( period = 25.622 ns )
From           : LRCLK_96
To             : spectrum_state~7
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 26

Type           : Clock Setup: 'SPI_SCK'
Slack          : 15.595 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 190.91 MHz ( period = 5.238 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 17.612 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 310.46 MHz ( period = 3.221 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'PCLK_12MHZ'
Slack          : 27.009 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : 38.49 MHz ( period = 25.982 ns )
From           : LRCLK_96
To             : spectrum_state~7
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 27.543 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 38.03 MHz ( period = 26.294 ns )
From           : LRCLK_96
To             : spectrum_state~7
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : -12.041 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : temp_Merc_serialno[2]
To             : Merc_serialno[2]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 2525

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : -10.754 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : temp_Merc_serialno[2]
To             : Merc_serialno[2]
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 1664

Type           : Clock Hold: 'PCLK_12MHZ'
Slack          : -10.598 ns
Required Time  : 12.50 MHz ( period = 80.000 ns )
Actual Time    : N/A
From           : temp_Merc_serialno[2]
To             : Merc_serialno[2]
From Clock     : PCLK_12MHZ
To Clock       : PCLK_12MHZ
Failed Paths   : 1588

Type           : Clock Hold: 'MCLK_12MHZ'
Slack          : -10.418 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : temp_Merc_serialno[2]
To             : Merc_serialno[2]
From Clock     : MCLK_12MHZ
To Clock       : MCLK_12MHZ
Failed Paths   : 1447

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.264 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 7370

--------------------------------------------------------------------------------------

