top03 
2003 
international
workshop
innovative
architecture
future
generation
high
performance
processors
systems
date
january
27
29
2003
place
kauai
hawaii
location
sheraton
hotel
sponsored
center
embedded
computer
systems
uc
irvine
program
committee
prof
hideo
amano
keio
prof
makoto
amamiya
kyushu
prof
kei
hiraki
tokyo
dr
bill
gropp
argonne
prof
peter
kogge
notre
dame
prof
alex
orailoglu
ucsd
prof
constantine
polychronpoulos
csrd
uofi
prof
hiroshi
nakashimar
toyohashi
inst
prof
hironori
kasahara
waseda
prof
shuichi
sakai
tokyo
prof
kyle
gallivan
florida
state
prof
mateo
valero
upc
spain
prof
alex
veidenbaum
uc
irvine
prof
takanobu
baba
utsunomiya
prof
joe
nara
women's
univ
japan
prof
hironori
nakajo
tuat
local
arrangements
chair
prof
nakajo
finance
chairs
profs
nicolau
joe
publication
chair
prof
veidenbaum
workshop
description
submission
participants
local
arrangements
preliminary
program
iwia
steering
committee
description
invited
workshop
aims
bring
together
researchers
designers
academia
industry
discuss
directions
development
high
performance
parallel
distributed
multimedia
processors
systems
workshop
invitees
computer
architects
compiler
operating
system
application
experts
main
goal
workshop
discuss
future
trends
development
architecture
software
systems
explore
assumptions
made
architects
software
systems
software
writers
architecture
increased
complexity
areas
calls
increased
interaction
researchers
disciplines
accurately
assess
potential
directions
future
trends
architecture
systems
main
themes
workshop
software
technology
driven
constrained
new
architectures
compiler
architecture
interaction
co
design
application
requirements
characteristics
numerical
non
numerical
applications
database
data
mining
web
java
based
high
performance
embedded
applications
interest
cases
longer
term
view
assessment
future
interest
year's
special
focus
embedded
processors
systems
today's
embedded
processors
systems
longer
based
just
4
8
bit
micro
controllers
high
end
include
64
bit
1ghz
processors
like
sibyte1250
many
different
32
bit
processors
optimized
particular
domain
designed
consume
little
power
also
parallel
embedded
systems
sensor
arrays
networks
routers
addition
many
embedded
processors
truly
systems
chip
soc
containing
variety
interfaces
controllers
sibyte1250
strongarm
xscale
family
excellent
examples
high
levels
integration
optimization
customization
systems
topic
year's
workshop
usual
memory
hierarchy
one
major
sources
performance
power
problems
embedded
systems
particular
architectural
innovation
compiler
support
embedded
processors
systems
major
challenges
workshop
topics
interest
include
limited
hardware
software
trade
offs
embedded
system
optimization
use
dynamic
adaptive
techniques
power
performance
optimization
embedded
systemsparallel
networked
embedded
systems
power
performance
trade
offs
embedded
systemscompiler
techniques
embedded
systemsmodeling
benchmarking
performance
power
consumption
evaluation
additional
workshop
areas
interest
include
perennial
favorites
preference
will
given
submissions
mentioned
topics
processor
design
single
chip
multiprocessors
multi
chip
servers
large
scale
multiprocessors
memory
technology
system
organization
applications
performance
workshop
will
consist
sessions
combining
individual
presentations
discussion
presentations
will
limited
20
min
provide
sufficient
time
discussion
ideal
presentation
will
concentrate
trends
future
directions
addition
recently
obtained
results
speculation
encouraged
workshop
participation
capped
25
invitees
submission
publication
invitees
wishing
make
presentation
submit
extended
abstract
3
pages
1
6
03
submissions
electronic
postscript
pdf
format
abstracts
will
reviewed
printed
site
proceedigns
final
proceedings
consisting
full
papers
will
published
ieee
computer
society
press
meeting
papers
will
undergo
additional
review
process
selected
publication
post
proceedings
papers
will
due
april
1st
2003
following
set
latex
macros
used
preparing
final
paper
additional
publication
instructions
will
made
available
later
date
participants
usa
announced
announced
