{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541193190309 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541193190330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 02 17:13:09 2018 " "Processing started: Fri Nov 02 17:13:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541193190330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193190330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193190330 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "DE_NANO_SOPC.qip " "Tcl Script File DE_NANO_SOPC.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip " "set_global_assignment -name QIP_FILE DE_NANO_SOPC.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541193190693 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541193190693 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "pll.qip " "Tcl Script File pll.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE pll.qip " "set_global_assignment -name QIP_FILE pll.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1541193190693 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1541193190693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541193192221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541193192222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_DRIVER " "Found entity 1: VGA_DRIVER" {  } { { "VGA_DRIVER.v" "" { Text "H:/Lab4_FPGA_Template_V2/VGA_DRIVER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193209199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193209199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO " "Found entity 1: DE0_NANO" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193209261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193209261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram_m9k.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram_m9k.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Port_RAM_M9K " "Found entity 1: Dual_Port_RAM_M9K" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "H:/Lab4_FPGA_Template_V2/Dual_Port_RAM_M9K.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193209278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193209278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMAGE_PROCESSOR " "Found entity 1: IMAGE_PROCESSOR" {  } { { "IMAGE_PROCESSOR.v" "" { Text "H:/Lab4_FPGA_Template_V2/IMAGE_PROCESSOR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193209294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193209294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sweetpll.v 1 1 " "Found 1 design units, including 1 entities, in source file sweetpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL " "Found entity 1: sweetPLL" {  } { { "sweetPLL.v" "" { Text "H:/Lab4_FPGA_Template_V2/sweetPLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193209309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193209309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO " "Elaborating entity \"DE0_NANO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541193210652 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PCLK DE0_NANO.v(48) " "Verilog HDL warning at DE0_NANO.v(48): object PCLK used but never assigned" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 48 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541193210653 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "HREF DE0_NANO.v(49) " "Verilog HDL warning at DE0_NANO.v(49): object HREF used but never assigned" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 49 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541193210653 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VSYNC DE0_NANO.v(50) " "Verilog HDL warning at DE0_NANO.v(50): object VSYNC used but never assigned" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 50 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1541193210653 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_0 DE0_NANO.v(59) " "Verilog HDL or VHDL warning at DE0_NANO.v(59): object \"camera_0\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210654 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_1 DE0_NANO.v(60) " "Verilog HDL or VHDL warning at DE0_NANO.v(60): object \"camera_1\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210654 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_2 DE0_NANO.v(61) " "Verilog HDL or VHDL warning at DE0_NANO.v(61): object \"camera_2\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210654 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_3 DE0_NANO.v(62) " "Verilog HDL or VHDL warning at DE0_NANO.v(62): object \"camera_3\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210654 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_4 DE0_NANO.v(63) " "Verilog HDL or VHDL warning at DE0_NANO.v(63): object \"camera_4\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210656 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_5 DE0_NANO.v(64) " "Verilog HDL or VHDL warning at DE0_NANO.v(64): object \"camera_5\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210656 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_6 DE0_NANO.v(65) " "Verilog HDL or VHDL warning at DE0_NANO.v(65): object \"camera_6\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210656 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "camera_7 DE0_NANO.v(66) " "Verilog HDL or VHDL warning at DE0_NANO.v(66): object \"camera_7\" assigned a value but never read" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193210656 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(41) " "Verilog HDL assignment warning at DE0_NANO.v(41): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541193210657 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DE0_NANO.v(149) " "Verilog HDL assignment warning at DE0_NANO.v(149): truncated value with size 32 to match size of target (15)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541193210658 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "W_EN DE0_NANO.v(231) " "Verilog HDL Always Construct warning at DE0_NANO.v(231): variable \"W_EN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541193210659 "|DE0_NANO"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "color_temp DE0_NANO.v(232) " "Verilog HDL Always Construct warning at DE0_NANO.v(232): variable \"color_temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 232 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541193210659 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel_data_RGB332 DE0_NANO.v(229) " "Verilog HDL Always Construct warning at DE0_NANO.v(229): inferring latch(es) for variable \"pixel_data_RGB332\", which holds its previous value in one or more paths through the always construct" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541193210659 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PCLK 0 DE0_NANO.v(48) " "Net \"PCLK\" at DE0_NANO.v(48) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 48 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "HREF 0 DE0_NANO.v(49) " "Net \"HREF\" at DE0_NANO.v(49) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 49 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VSYNC 0 DE0_NANO.v(50) " "Net \"VSYNC\" at DE0_NANO.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[32\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[32\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[30\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[30\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[28\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[28\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[26..24\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[26..24\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[22\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[22\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[20\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[20\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[18\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[18\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210661 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[16\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[16\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[14\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[14\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[12\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[12\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[10\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[10\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[8\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[8\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[6\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[6\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0_D\[4..0\] DE0_NANO.v(27) " "Output port \"GPIO_0_D\[4..0\]\" at DE0_NANO.v(27) has no driver" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193210663 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[0\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[0\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[1\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[1\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[2\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[2\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[3\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[3\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[4\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[4\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[5\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[5\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210664 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[6\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[6\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210665 "|DE0_NANO"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel_data_RGB332\[7\] DE0_NANO.v(229) " "Inferred latch for \"pixel_data_RGB332\[7\]\" at DE0_NANO.v(229)" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 229 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210665 "|DE0_NANO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sweetPLL sweetPLL:sweetPLL_inst " "Elaborating entity \"sweetPLL\" for hierarchy \"sweetPLL:sweetPLL_inst\"" {  } { { "DE0_NANO.v" "sweetPLL_inst" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193210730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\"" {  } { { "sweetPLL.v" "altpll_component" { Text "H:/Lab4_FPGA_Template_V2/sweetPLL.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193210841 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\"" {  } { { "sweetPLL.v" "" { Text "H:/Lab4_FPGA_Template_V2/sweetPLL.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193210845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sweetPLL:sweetPLL_inst\|altpll:altpll_component " "Instantiated megafunction \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sweetPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sweetPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1541193210845 ""}  } { { "sweetPLL.v" "" { Text "H:/Lab4_FPGA_Template_V2/sweetPLL.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1541193210845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sweetpll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sweetpll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sweetPLL_altpll " "Found entity 1: sweetPLL_altpll" {  } { { "db/sweetpll_altpll.v" "" { Text "H:/Lab4_FPGA_Template_V2/db/sweetpll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541193210946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193210946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sweetPLL_altpll sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated " "Elaborating entity \"sweetPLL_altpll\" for hierarchy \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193210948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dual_Port_RAM_M9K Dual_Port_RAM_M9K:mem " "Elaborating entity \"Dual_Port_RAM_M9K\" for hierarchy \"Dual_Port_RAM_M9K:mem\"" {  } { { "DE0_NANO.v" "mem" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193210961 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_addr_reg Dual_Port_RAM_M9K.v(34) " "Verilog HDL or VHDL warning at Dual_Port_RAM_M9K.v(34): object \"r_addr_reg\" assigned a value but never read" {  } { { "Dual_Port_RAM_M9K.v" "" { Text "H:/Lab4_FPGA_Template_V2/Dual_Port_RAM_M9K.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541193211017 "|DE0_NANO|Dual_Port_RAM_M9K:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_DRIVER VGA_DRIVER:driver " "Elaborating entity \"VGA_DRIVER\" for hierarchy \"VGA_DRIVER:driver\"" {  } { { "DE0_NANO.v" "driver" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193211235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(71) " "Verilog HDL assignment warning at VGA_DRIVER.v(71): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "H:/Lab4_FPGA_Template_V2/VGA_DRIVER.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541193211239 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_DRIVER.v(75) " "Verilog HDL assignment warning at VGA_DRIVER.v(75): truncated value with size 32 to match size of target (10)" {  } { { "VGA_DRIVER.v" "" { Text "H:/Lab4_FPGA_Template_V2/VGA_DRIVER.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541193211239 "|DE0_NANO|VGA_DRIVER:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMAGE_PROCESSOR IMAGE_PROCESSOR:proc " "Elaborating entity \"IMAGE_PROCESSOR\" for hierarchy \"IMAGE_PROCESSOR:proc\"" {  } { { "DE0_NANO.v" "proc" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193211241 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RESULT IMAGE_PROCESSOR.v(26) " "Output port \"RESULT\" at IMAGE_PROCESSOR.v(26) has no driver" {  } { { "IMAGE_PROCESSOR.v" "" { Text "H:/Lab4_FPGA_Template_V2/IMAGE_PROCESSOR.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1541193211243 "|DE0_NANO|IMAGE_PROCESSOR:proc"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[0\] GND " "Pin \"GPIO_0_D\[0\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[1\] GND " "Pin \"GPIO_0_D\[1\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[2\] GND " "Pin \"GPIO_0_D\[2\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[3\] GND " "Pin \"GPIO_0_D\[3\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[4\] GND " "Pin \"GPIO_0_D\[4\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[6\] GND " "Pin \"GPIO_0_D\[6\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[8\] GND " "Pin \"GPIO_0_D\[8\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[9\] GND " "Pin \"GPIO_0_D\[9\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[10\] GND " "Pin \"GPIO_0_D\[10\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[11\] GND " "Pin \"GPIO_0_D\[11\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[12\] GND " "Pin \"GPIO_0_D\[12\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[13\] GND " "Pin \"GPIO_0_D\[13\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[14\] GND " "Pin \"GPIO_0_D\[14\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[15\] GND " "Pin \"GPIO_0_D\[15\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[16\] GND " "Pin \"GPIO_0_D\[16\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[17\] GND " "Pin \"GPIO_0_D\[17\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[18\] GND " "Pin \"GPIO_0_D\[18\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[19\] GND " "Pin \"GPIO_0_D\[19\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[20\] GND " "Pin \"GPIO_0_D\[20\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[22\] GND " "Pin \"GPIO_0_D\[22\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[24\] GND " "Pin \"GPIO_0_D\[24\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[25\] GND " "Pin \"GPIO_0_D\[25\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[26\] GND " "Pin \"GPIO_0_D\[26\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[27\] GND " "Pin \"GPIO_0_D\[27\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[28\] GND " "Pin \"GPIO_0_D\[28\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[29\] GND " "Pin \"GPIO_0_D\[29\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[30\] GND " "Pin \"GPIO_0_D\[30\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[31\] GND " "Pin \"GPIO_0_D\[31\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_D\[32\] GND " "Pin \"GPIO_0_D\[32\]\" is stuck at GND" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1541193212072 "|DE0_NANO|GPIO_0_D[32]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1541193212072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541193212194 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541193213511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541193214627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541193214627 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"sweetPLL:sweetPLL_inst\|altpll:altpll_component\|sweetPLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/sweetpll_altpll.v" "" { Text "H:/Lab4_FPGA_Template_V2/db/sweetpll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "sweetPLL.v" "" { Text "H:/Lab4_FPGA_Template_V2/sweetPLL.v" 99 0 0 } } { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 109 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1541193214738 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[0\] " "No output dependent on input pin \"GPIO_1_D\[0\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[1\] " "No output dependent on input pin \"GPIO_1_D\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[2\] " "No output dependent on input pin \"GPIO_1_D\[2\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[3\] " "No output dependent on input pin \"GPIO_1_D\[3\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[4\] " "No output dependent on input pin \"GPIO_1_D\[4\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[5\] " "No output dependent on input pin \"GPIO_1_D\[5\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[6\] " "No output dependent on input pin \"GPIO_1_D\[6\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[7\] " "No output dependent on input pin \"GPIO_1_D\[7\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[8\] " "No output dependent on input pin \"GPIO_1_D\[8\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[9\] " "No output dependent on input pin \"GPIO_1_D\[9\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[10\] " "No output dependent on input pin \"GPIO_1_D\[10\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[11\] " "No output dependent on input pin \"GPIO_1_D\[11\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[12\] " "No output dependent on input pin \"GPIO_1_D\[12\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[13\] " "No output dependent on input pin \"GPIO_1_D\[13\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[14\] " "No output dependent on input pin \"GPIO_1_D\[14\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[15\] " "No output dependent on input pin \"GPIO_1_D\[15\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[16\] " "No output dependent on input pin \"GPIO_1_D\[16\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[17\] " "No output dependent on input pin \"GPIO_1_D\[17\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[18\] " "No output dependent on input pin \"GPIO_1_D\[18\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[19\] " "No output dependent on input pin \"GPIO_1_D\[19\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[20\] " "No output dependent on input pin \"GPIO_1_D\[20\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[21\] " "No output dependent on input pin \"GPIO_1_D\[21\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[22\] " "No output dependent on input pin \"GPIO_1_D\[22\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[23\] " "No output dependent on input pin \"GPIO_1_D\[23\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[24\] " "No output dependent on input pin \"GPIO_1_D\[24\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[25\] " "No output dependent on input pin \"GPIO_1_D\[25\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[26\] " "No output dependent on input pin \"GPIO_1_D\[26\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[27\] " "No output dependent on input pin \"GPIO_1_D\[27\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[28\] " "No output dependent on input pin \"GPIO_1_D\[28\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[29\] " "No output dependent on input pin \"GPIO_1_D\[29\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[30\] " "No output dependent on input pin \"GPIO_1_D\[30\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[31\] " "No output dependent on input pin \"GPIO_1_D\[31\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[32\] " "No output dependent on input pin \"GPIO_1_D\[32\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_1_D\[33\] " "No output dependent on input pin \"GPIO_1_D\[33\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|GPIO_1_D[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE0_NANO.v" "" { Text "H:/Lab4_FPGA_Template_V2/DE0_NANO.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541193214824 "|DE0_NANO|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541193214824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "37 " "Implemented 37 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541193214828 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541193214828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541193214828 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1541193214828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541193214828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541193214925 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 02 17:13:34 2018 " "Processing ended: Fri Nov 02 17:13:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541193214925 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541193214925 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541193214925 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541193214925 ""}
