Analysis & Synthesis report for PennyWSPR
Tue Aug 10 22:49:19 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |PennyWSPR|ADC:ADC_SPI|ADC_state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for symrom:message_syms|altsyncram:altsyncram_component|altsyncram_s371:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |PennyWSPR
 16. Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen
 17. Parameter Settings for User Entity Instance: symrom:message_syms|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: wspr_xmit:xmit|cpl_cordic:cordic_inst
 19. Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider
 20. altsyncram Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "wspr_xmit:xmit|cpl_cordic:cordic_inst"
 22. Port Connectivity Checks: "wspr_xmit:xmit"
 23. Port Connectivity Checks: "ADC:ADC_SPI"
 24. Port Connectivity Checks: "clk_lrclk_gen:clrgen"
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Aug 10 22:49:19 2010        ;
; Quartus II Version                 ; 9.1 Build 304 01/25/2010 SP 1 SJ Web Edition ;
; Revision Name                      ; PennyWSPR                                    ;
; Top-level Entity Name              ; PennyWSPR                                    ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 1,822                                        ;
;     Total combinational functions  ; 1,785                                        ;
;     Dedicated logic registers      ; 1,183                                        ;
; Total registers                    ; 1183                                         ;
; Total pins                         ; 43                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 324                                          ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                                      ; PennyWSPR          ; PennyWSPR          ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; State Machine Processing                                                   ; User-Encoded       ; Auto               ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                        ; 1                  ; 1                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                      ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------+
; cpl_cordic.v                     ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/cpl_cordic.v           ;
; common/clk_lrclk_gen.v           ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/common/clk_lrclk_gen.v ;
; oddClockDiv.v                    ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/oddClockDiv.v          ;
; ADC.v                            ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/ADC.v                  ;
; symtab.mif                       ; yes             ; User Memory Initialization File  ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/symtab.mif             ;
; symrom.v                         ; yes             ; User Wizard-Generated File       ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/symrom.v               ;
; wsprxmit.v                       ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/wsprxmit.v             ;
; PennyWSPR.v                      ; yes             ; User Verilog HDL File            ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/PennyWSPR.v            ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/91sp1/quartus/libraries/megafunctions/altsyncram.tdf    ;
; db/altsyncram_s371.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/wjtsrc/hpsdr-repos-eclispe341/PennyWSPR/db/altsyncram_s371.tdf ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 1,822    ;
;                                             ;          ;
; Total combinational functions               ; 1785     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 93       ;
;     -- 3 input functions                    ; 961      ;
;     -- <=2 input functions                  ; 731      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 576      ;
;     -- arithmetic mode                      ; 1209     ;
;                                             ;          ;
; Total registers                             ; 1183     ;
;     -- Dedicated logic registers            ; 1183     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 43       ;
; Total memory bits                           ; 324      ;
; Maximum fan-out node                        ; C122_clk ;
; Maximum fan-out                             ; 1167     ;
; Total fan-out                               ; 7579     ;
; Average fan-out                             ; 2.52     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                           ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
; |PennyWSPR                                ; 1785 (189)        ; 1183 (145)   ; 324         ; 0            ; 0       ; 0         ; 43   ; 0            ; |PennyWSPR                                                                                    ; work         ;
;    |ADC:ADC_SPI|                          ; 16 (16)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|ADC:ADC_SPI                                                                        ;              ;
;    |clk_lrclk_gen:clrgen|                 ; 27 (27)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|clk_lrclk_gen:clrgen                                                               ;              ;
;    |oddClockDivider:refClockDivider|      ; 16 (16)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|oddClockDivider:refClockDivider                                                    ;              ;
;    |symrom:message_syms|                  ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|symrom:message_syms                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|symrom:message_syms|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_s371:auto_generated| ; 0 (0)             ; 0 (0)        ; 324         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|symrom:message_syms|altsyncram:altsyncram_component|altsyncram_s371:auto_generated ;              ;
;    |wspr_xmit:xmit|                       ; 1537 (12)         ; 1001 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|wspr_xmit:xmit                                                                     ;              ;
;       |cpl_cordic:cordic_inst|            ; 1525 (1525)       ; 1001 (1001)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PennyWSPR|wspr_xmit:xmit|cpl_cordic:cordic_inst                                              ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF        ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+
; symrom:message_syms|altsyncram:altsyncram_component|altsyncram_s371:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 162          ; 2            ; --           ; --           ; 324  ; symtab.mif ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+------------+


Encoding Type:  User-Encoded
+---------------------------------------------------------+
; State Machine - |PennyWSPR|ADC:ADC_SPI|ADC_state        ;
+---------------+-------------+-------------+-------------+
; Name          ; ADC_state~4 ; ADC_state~3 ; ADC_state~2 ;
+---------------+-------------+-------------+-------------+
; ADC_state.000 ; 0           ; 0           ; 0           ;
; ADC_state.001 ; 0           ; 0           ; 1           ;
; ADC_state.010 ; 0           ; 1           ; 0           ;
; ADC_state.011 ; 0           ; 1           ; 1           ;
; ADC_state.100 ; 1           ; 0           ; 0           ;
+---------------+-------------+-------------+-------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; b40_phase_words[0][7]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][5]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][3]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][2]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][0]                   ; Stuck at GND due to stuck port data_in ;
; OC[0..6]                                ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][8]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][9]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][10]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][14]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][16]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][18]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][20]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][22]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][24]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][28]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][29]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][30]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[0][31]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][1]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][3]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][4]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][5]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][6]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][8]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][9]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][10]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][14]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][16]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][18]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][20]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][22]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][24]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][28]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][29]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][30]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[1][31]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][0]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][1]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][2]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][6]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][8]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][9]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][10]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][14]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][16]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][18]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][20]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][22]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][24]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][28]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][29]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][30]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[2][31]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][0]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][1]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][4]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][8]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][9]                   ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][10]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][14]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][16]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][18]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][20]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][22]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][24]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][28]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][29]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][30]                  ; Stuck at GND due to stuck port data_in ;
; b40_phase_words[3][31]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][0]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][4]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][5]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][6]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][7]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][8]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][9]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][11]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][15]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][16]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][21]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][23]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][25]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][29]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][30]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[0][31]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][1]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][2]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][3]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][4]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][5]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][7]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][8]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][9]                   ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][11]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][15]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][16]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][21]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][23]                  ; Stuck at GND due to stuck port data_in ;
; b20_phase_words[1][25]                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 593 ;                                        ;
+-----------------------------------------+----------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                ;
+-----------------------------------------------+---------------------------+------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register         ;
+-----------------------------------------------+---------------------------+------------------------------------------------+
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][1] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[2][0], ;
;                                               ; due to stuck port data_in ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[2][1], ;
;                                               ;                           ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[3][0], ;
;                                               ;                           ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[3][1]  ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[0][0] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][0], ;
;                                               ; due to stuck port data_in ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[2][0], ;
;                                               ;                           ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[3][0]  ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][4] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[2][4], ;
;                                               ; due to stuck port data_in ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[2][2], ;
;                                               ;                           ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[3][1]  ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][3] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[2][3], ;
;                                               ; due to stuck port data_in ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[2][1]  ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[0][0] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[1][0]  ;
;                                               ; due to stuck port data_in ;                                                ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][2] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[2][2]  ;
;                                               ; due to stuck port data_in ;                                                ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][5] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[2][3]  ;
;                                               ; due to stuck port data_in ;                                                ;
; wspr_xmit:xmit|cpl_cordic:cordic_inst|Y[1][6] ; Stuck at GND              ; wspr_xmit:xmit|cpl_cordic:cordic_inst|X[2][4]  ;
;                                               ; due to stuck port data_in ;                                                ;
+-----------------------------------------------+---------------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1183  ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 175   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 27    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 34 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; Yes        ; |PennyWSPR|c122_two_min_counter[17]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |PennyWSPR|clk_lrclk_gen:clrgen|BCLK_cnt[9] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |PennyWSPR|c122_current_symbol[6]           ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |PennyWSPR|c122_symbol_counter[15]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |PennyWSPR|ADC:ADC_SPI|bit_cnt[1]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |PennyWSPR|wspr_xmit:xmit|Mux31             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for symrom:message_syms|altsyncram:altsyncram_component|altsyncram_s371:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |PennyWSPR ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; PENNY_ADDR     ; 0000  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_lrclk_gen:clrgen ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; BCLK_00        ; 32        ; Signed Integer                       ;
; BCLK_01        ; 32        ; Signed Integer                       ;
; BCLK_10        ; 32        ; Signed Integer                       ;
; CLK_FREQ       ; 122880000 ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: symrom:message_syms|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; ROM                  ; Untyped                              ;
; WIDTH_A                            ; 2                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 162                  ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; symtab.mif           ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_s371      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wspr_xmit:xmit|cpl_cordic:cordic_inst ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; IN_WIDTH       ; 16    ; Signed Integer                                            ;
; EXTRA_BITS     ; 5     ; Signed Integer                                            ;
; OUT_WIDTH      ; 15    ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: oddClockDivider:refClockDivider ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; DIVIDE_RATE    ; 125   ; Signed Integer                                      ;
; COUNTER_WIDTH  ; 7     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; symrom:message_syms|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 2                                                   ;
;     -- NUMWORDS_A                         ; 162                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wspr_xmit:xmit|cpl_cordic:cordic_inst"                                                                         ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_data_Q  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_data_Q ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "wspr_xmit:xmit"                                                                                 ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; in_level[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_level[8..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_level[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_level[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_level[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_level[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; in_level[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_level[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; in_level[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_out[14]        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ADC:ADC_SPI"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; AIN5 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_lrclk_gen:clrgen"                                                                                      ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Brise  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bfall  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; LRCLK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Speed  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; LRrise ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LRfall ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Aug 10 22:49:13 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PennyWSPR -c PennyWSPR
Info: Found 1 design units, including 1 entities, in source file cpl_cordic.v
    Info: Found entity 1: cpl_cordic
Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file oddclockdiv.v
    Info: Found entity 1: oddClockDivider
Info: Found 1 design units, including 1 entities, in source file adc.v
    Info: Found entity 1: ADC
Info: Found 1 design units, including 1 entities, in source file symrom.v
    Info: Found entity 1: symrom
Info: Found 1 design units, including 1 entities, in source file wsprxmit.v
    Info: Found entity 1: wspr_xmit
Info: Found 1 design units, including 1 entities, in source file sigadder.v
    Info: Found entity 1: sigadder
Info: Found 1 design units, including 1 entities, in source file pennywspr.v
    Info: Found entity 1: PennyWSPR
Info: Elaborating entity "PennyWSPR" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(193): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(318): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(326): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(330): truncated value with size 32 to match size of target (27)
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(339): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at PennyWSPR.v(384): truncated value with size 32 to match size of target (14)
Info: Elaborating entity "clk_lrclk_gen" for hierarchy "clk_lrclk_gen:clrgen"
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(63): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(65): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(67): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(69): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(106): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(108): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(110): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at clk_lrclk_gen.v(112): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "ADC" for hierarchy "ADC:ADC_SPI"
Info: Elaborating entity "symrom" for hierarchy "symrom:message_syms"
Info: Elaborating entity "altsyncram" for hierarchy "symrom:message_syms|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "symrom:message_syms|altsyncram:altsyncram_component"
Info: Instantiated megafunction "symrom:message_syms|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "symtab.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "162"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "width_a" = "2"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s371.tdf
    Info: Found entity 1: altsyncram_s371
Info: Elaborating entity "altsyncram_s371" for hierarchy "symrom:message_syms|altsyncram:altsyncram_component|altsyncram_s371:auto_generated"
Info: Elaborating entity "wspr_xmit" for hierarchy "wspr_xmit:xmit"
Info: Elaborating entity "cpl_cordic" for hierarchy "wspr_xmit:xmit|cpl_cordic:cordic_inst"
Info: Elaborating entity "oddClockDivider" for hierarchy "oddClockDivider:refClockDivider"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: TRI or OPNDRN buffers permanently disabled
    Warning: Node "ext_10MHZ~synth"
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "wspr_xmit:xmit|cpl_cordic:cordic_inst|X[18][22]" lost all its fanouts during netlist optimizations.
    Info: Register "wspr_xmit:xmit|cpl_cordic:cordic_inst|X[17][22]" lost all its fanouts during netlist optimizations.
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADCMISO"
Info: Implemented 1869 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 38 output pins
    Info: Implemented 1 bidirectional pins
    Info: Implemented 1824 logic cells
    Info: Implemented 2 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 215 megabytes
    Info: Processing ended: Tue Aug 10 22:49:19 2010
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


