{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645158715669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645158715676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 22:31:55 2022 " "Processing started: Thu Feb 17 22:31:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645158715676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158715676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD -c BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158715676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645158716371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645158716371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/rc4/rc4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/rc4/rc4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RC4-ARC " "Found design unit 1: RC4-ARC" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724633 ""} { "Info" "ISGN_ENTITY_NAME" "1 RC4 " "Found entity 1: RC4" {  } { { "../RC4/RC4.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/RC4/RC4.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158724633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/masseis/masseis.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/masseis/masseis.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 masSeis-ARC " "Found design unit 1: masSeis-ARC" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724638 ""} { "Info" "ISGN_ENTITY_NAME" "1 masSeis " "Found entity 1: masSeis" {  } { { "../masSeis/masSeis.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/masSeis/masSeis.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158724638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/aaens/desktop/te2002b/ajuste/ajuste.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/aaens/desktop/te2002b/ajuste/ajuste.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ajuste-ARC " "Found design unit 1: Ajuste-ARC" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724643 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ajuste " "Found entity 1: Ajuste" {  } { { "../Ajuste/Ajuste.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/Ajuste/Ajuste.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158724643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-ARC " "Found design unit 1: BCD-ARC" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724648 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645158724648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158724648 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEXED_NAME_TYPE_MISMATCH" "std_logic_vector BCD.vhd(38) " "VHDL Type Mismatch error at BCD.vhd(38): indexed name returns a value whose type does not match \"std_logic_vector\", the type of the target expression" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10381 "VHDL Type Mismatch error at %2!s!: indexed name returns a value whose type does not match \"%1!s!\", the type of the target expression" 0 0 "Analysis & Synthesis" 0 -1 1645158724649 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Z out X in BCD.vhd(38) " "VHDL error at BCD.vhd(38): actual port \"X\" of mode \"in\" cannot be associated with formal port \"Z\" of mode \"out\"" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645158724659 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "X BCD.vhd(38) " "VHDL error at BCD.vhd(38): can't update value of interface object \"X\" of mode IN" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1645158724660 ""}
{ "Error" "EVRFX_VHDL_FORMAL_PORT_AND_ACTUAL_PORT_INCOMPATIBLE" "Co out Y in BCD.vhd(38) " "VHDL error at BCD.vhd(38): actual port \"Y\" of mode \"in\" cannot be associated with formal port \"Co\" of mode \"out\"" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10577 "VHDL error at %5!s!: actual port \"%3!s!\" of mode \"%4!s!\" cannot be associated with formal port \"%1!s!\" of mode \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645158724660 ""}
{ "Error" "EVRFX_VHDL_OBJECT_OF_MODE_IN_CANNOT_BE_UPDATED" "Y BCD.vhd(38) " "VHDL error at BCD.vhd(38): can't update value of interface object \"Y\" of mode IN" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10599 "VHDL error at %2!s!: can't update value of interface object \"%1!s!\" of mode IN" 0 0 "Analysis & Synthesis" 0 -1 1645158724660 ""}
{ "Error" "EVRFX_VHDL_HAS_ONLY_SO_MUCH_PORTS" "RC4 5 BCD.vhd(38) " "VHDL Port Map Aspect error at BCD.vhd(38): too many actuals for block \"RC4\" with only 5 formals" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 38 0 0 } }  } 0 10589 "VHDL Port Map Aspect error at %3!s!: too many actuals for block \"%1!s!\" with only %2!d! formals" 0 0 "Analysis & Synthesis" 0 -1 1645158724660 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "RC4 BCD.vhd(18) " "HDL error at BCD.vhd(18): see declaration for object \"RC4\"" {  } { { "BCD.vhd" "" { Text "C:/Users/aaens/Desktop/TE2002B/BCD/BCD.vhd" 18 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645158724661 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645158724727 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 17 22:32:04 2022 " "Processing ended: Thu Feb 17 22:32:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645158724727 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645158724727 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645158724727 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158724727 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645158725314 ""}
