Magia is available at https://github.com/pulp-platform/MAGIA.git
please run "source setup_env.sh" in the magia folder before running this script
and make sure the risc-v objdump binary is visible on path using "which riscv32-unknown-elf-objdump".
mkdir -p ../sw/tests/test_mesh_gemv_fs && cd ../sw/tests/test_mesh_gemv_fs && mkdir -p build
cp ./build/bin/test_mesh_gemv_fs ../sw/tests/test_mesh_gemv_fs/build/verif
objcopy --srec-len 1 --output-target=srec ../sw/tests/test_mesh_gemv_fs/build/verif ../sw/tests/test_mesh_gemv_fs/build/verif.s19
scripts/parse_s19.pl ../sw/tests/test_mesh_gemv_fs/build/verif.s19 > ../sw/tests/test_mesh_gemv_fs/build/verif.txt
python3 scripts/s19tomem.py ../sw/tests/test_mesh_gemv_fs/build/verif.txt ../sw/tests/test_mesh_gemv_fs/build/stim_instr.txt ../sw/tests/test_mesh_gemv_fs/build/stim_data.txt	
cd ../sw/tests/test_mesh_gemv_fs													&& \
cp -sf ../../../sim/modelsim.ini modelsim.ini    				&& \
ln -sfn ../../../sim/work work         			
riscv32-unknown-elf-objdump -d -S ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.dump
riscv32-unknown-elf-objdump -d -l -s ../sw/tests/test_mesh_gemv_fs/build/verif > ../sw/tests/test_mesh_gemv_fs/build/verif.objdump
python3 scripts/objdump2itb.py ../sw/tests/test_mesh_gemv_fs/build/verif.objdump > ../sw/tests/test_mesh_gemv_fs/build/verif.itb
cd /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA 												&& \
make run test=test_mesh_gemv_fs gui=0 mesh_dv=1
make[1]: Entering directory '/scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA'
cd sw/tests &&							\
mkdir -p test_mesh_gemv_fs &&							\
cd test_mesh_gemv_fs &&								\
mkdir -p build								
riscv32-unknown-elf-gcc -march=rv32imafc -mabi=ilp32f -D__riscv__ -O3 -g -Wextra -Wall -Wno-unused-parameter -Wno-unused-variable -Wno-unused-function -Wundef -fdata-sections -ffunction-sections -MMD -MP -c sw/kernel/crt0.S -o sw/tests/test_mesh_gemv_fs/build/crt0.o
cd sw/tests/test_mesh_gemv_fs;                                                                		 \
questa-2025.1 vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a"                 \
+INST_HEX=build/stim_instr.txt                                                                    \
+DATA_HEX=build/stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC100000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log                                                                                             \
+itb_file=build/verif.itb
Reading pref.tcl

# 2025.1_2

# vsim -c vopt_tb -t 1ns -suppress 3009 -l transcript -do "run -a" "+INST_HEX=build/stim_instr.txt" "+DATA_HEX=build/stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC100000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+itb_file=build/verif.itb" 
# Start time: 11:40:18 on Nov 24,2025
# //  Questa Sim-64
# //  Version 2025.1_2 linux_x86_64 Apr  7 2025
# //
# // Unpublished work. Copyright 2025 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_nw_mesh_32x32_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_16x16_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_8x8_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_4x4_noc_pkg(fast)
# Loading work.floo_axi_nw_mesh_2x2_noc_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.magia_pkg(fast)
# Loading work.magia_tile_pkg(fast)
# Loading work.magia_noc_pkg(fast)
# Loading work.magia_tile_tb_pkg(fast)
# Loading work.magia_tb_pkg(fast)
# Loading work.magia_tb(fast)
# Loading work.fpu_ss_instr_pkg(fast)
# Loading work.fpu_ss_pkg(fast)
# Loading work.fpu_ss_prd_f_pkg(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.redmule_pkg(fast)
# Loading work.magia_tile(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.rr_arb_tree(fast__2)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.redmule_top(fast)
# Loading work.redmule_mux(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.spill_register(fast)
# Loading work.obi_demux(fast)
# Loading work.local_interconnect(fast)
# Loading work.hci_router(fast)
# Loading work.hci_router_reorder(fast)
# Loading work.hci_arbiter_tree(fast)
# Loading work.hci_router(fast__1)
# Loading work.hci_router_reorder(fast__1)
# Loading work.hci_arbiter_tree(fast__1)
# Loading work.hci_arbiter(fast)
# Loading work.hci_arbiter(fast__1)
# Loading work.hci_arbiter(fast__2)
# Loading work.hci_router(fast__2)
# Loading work.hci_router_reorder(fast__2)
# Loading work.hci_arbiter(fast__3)
# Loading work.l1_spm(fast)
# Loading work.xif_inst_dispatcher(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__4)
# Loading work.rr_arb_tree(fast__5)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__7)
# Loading work.spill_register(fast__8)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_nw_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.floo_nw_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.fpnew_top(fast)
# Loading work.rr_arb_tree(fast__11)
# Loading work.rr_arb_tree(fast__12)
# Loading work.rr_arb_tree(fast__13)
# Loading work.rr_arb_tree(fast__14)
# Loading work.rr_arb_tree(fast__15)
# Loading work.rr_arb_tree(fast__16)
# Loading work.xif_if2struct(fast)
# Loading work.fractal_sync_pkg(fast)
# Loading work.fractal_sync_2x2_pkg(fast)
# Loading work.fractal_sync_8x8_pkg(fast)
# Loading work.fractal_sync_8x8(fast)
# Loading work.fractal_sync_4x4_pkg(fast)
# Loading work.fractal_sync_4x4_core(fast)
# Loading work.fractal_sync_2x2_core(fast)
# Loading work.fractal_sync_mp_rf(fast)
# Loading work.fractal_sync_mp_rf(fast__1)
# Loading work.fractal_sync_1d(fast__4)
# Loading work.fractal_sync_mp_rf(fast__2)
# Loading work.fractal_sync_1d(fast__5)
# Loading work.axi_dw_upsizer(fast)
# Loading work.rr_arb_tree(fast__17)
# Loading work.rr_arb_tree(fast__18)
# Loading work.rr_arb_tree(fast__19)
# Loading work.spill_register(fast__17)
# Loading work.spill_register(fast__19)
# Loading work.spill_register(fast__20)
# Loading work.rr_arb_tree(fast__20)
# Loading work.floo_nw_chimney(fast__1)
# Loading work.rr_arb_tree(fast__21)
# Loading work.rr_arb_tree(fast__22)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_core_intf(fast__11)
# Loading work.hci_core_intf(fast__12)
# Loading work.hci_core_intf(fast__1)
# Loading work.hci_core_intf(fast__8)
# Loading work.hci_core_intf(fast__13)
# Loading work.hci_core_intf(fast__14)
# Loading work.hci_core_intf(fast__17)
# Loading work.hci_core_intf(fast__18)
# Loading work.hci_core_intf(fast__19)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[0]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[1]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[2]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[3]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[4]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[5]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[6]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[0]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[1]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[2]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[3]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[4]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[5]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[6]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /magia_tb/fixture/i_magia/gen_y_tile[7]/gen_x_tile[7]/i_magia_tile/i_cv32e40x_core/rvfi_i File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/.bender/git/checkouts/cv32e40x-ba9ec2421894e746/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = ZBA_ZBB_ZBC_ZBS
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 4 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000020
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file build/verif.itb
# RISC-V Trace: Loaded        2888 instructions.
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 68275ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 81340ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 97865ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 98880ns: start-end pair with latency 30600ns (6120 clock cycles) and accumulated latency 30600ns (6120 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 98885ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 105140ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 114275ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 122050ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 122415ns: start-end pair with latency 41070ns (8214 clock cycles) and accumulated latency 41070ns (8214 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 122420ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 128400ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 139015ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 146345ns: start-end pair with latency 48475ns (9695 clock cycles) and accumulated latency 48475ns (9695 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 146350ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 162985ns: start-end pair with latency 57840ns (11568 clock cycles) and accumulated latency 57840ns (11568 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 162990ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 181075ns: start-end pair with latency 66795ns (13359 clock cycles) and accumulated latency 66795ns (13359 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 181080ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 198235ns: start-end pair with latency 76180ns (15236 clock cycles) and accumulated latency 76180ns (15236 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 198240ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 214375ns: start-end pair with latency 85970ns (17194 clock cycles) and accumulated latency 85970ns (17194 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 214380ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 234375ns: start-end pair with latency 95355ns (19071 clock cycles) and accumulated latency 95355ns (19071 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 234380ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235550ns: start-end pair with latency 136660ns (27332 clock cycles) and accumulated latency 136660ns (27332 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel start instruction in WB stage at time 235555ns
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235560ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235595ns: start-end pair with latency 113170ns (22634 clock cycles) and accumulated latency 113170ns (22634 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel start instruction in WB stage at time 235600ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235605ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235640ns: start-end pair with latency 89285ns (17857 clock cycles) and accumulated latency 89285ns (17857 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel start instruction in WB stage at time 235645ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235650ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235685ns: start-end pair with latency 72690ns (14538 clock cycles) and accumulated latency 72690ns (14538 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel start instruction in WB stage at time 235690ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235695ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235730ns: start-end pair with latency 54645ns (10929 clock cycles) and accumulated latency 54645ns (10929 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel start instruction in WB stage at time 235735ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235740ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235775ns: start-end pair with latency 37530ns (7506 clock cycles) and accumulated latency 37530ns (7506 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel start instruction in WB stage at time 235780ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235785ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235820ns: start-end pair with latency 21435ns (4287 clock cycles) and accumulated latency 21435ns (4287 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel start instruction in WB stage at time 235825ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235830ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 235900ns: start-end pair with latency 1515ns (303 clock cycles) and accumulated latency 1515ns (303 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel start instruction in WB stage at time 235905ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 235910ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236250ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236815ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 236930ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237080ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237230ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237345ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237460ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 237610ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237760ns: start-end pair with latency 1505ns (301 clock cycles) and accumulated latency 32105ns (6421 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 237890ns: start-end pair with latency 1635ns (327 clock cycles) and accumulated latency 32235ns (6447 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238115ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238255ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238365ns: start-end pair with latency 1545ns (309 clock cycles) and accumulated latency 42615ns (8523 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238410ns: start-end pair with latency 1590ns (318 clock cycles) and accumulated latency 42660ns (8532 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238515ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 50055ns (10011 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238530ns: start-end pair with latency 1595ns (319 clock cycles) and accumulated latency 50070ns (10014 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238690ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238720ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238725ns: start-end pair with latency 1640ns (328 clock cycles) and accumulated latency 59480ns (11896 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238770ns: start-end pair with latency 1685ns (337 clock cycles) and accumulated latency 59525ns (11905 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238845ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 238910ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 238990ns: start-end pair with latency 1755ns (351 clock cycles) and accumulated latency 68550ns (13710 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239010ns: start-end pair with latency 1775ns (355 clock cycles) and accumulated latency 68570ns (13714 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239170ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239170ns: start-end pair with latency 1820ns (364 clock cycles) and accumulated latency 78000ns (15600 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239200ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239280ns: start-end pair with latency 1930ns (386 clock cycles) and accumulated latency 78110ns (15622 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239430ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239485ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239500ns: start-end pair with latency 2035ns (407 clock cycles) and accumulated latency 88005ns (17601 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239550ns: start-end pair with latency 2085ns (417 clock cycles) and accumulated latency 88055ns (17611 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239635ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 239780ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239790ns: start-end pair with latency 2175ns (435 clock cycles) and accumulated latency 97530ns (19506 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 239900ns: start-end pair with latency 2285ns (457 clock cycles) and accumulated latency 97640ns (19528 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240080ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240120ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240300ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 240475ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 289120ns: start-end pair with latency 50860ns (10172 clock cycles) and accumulated latency 83095ns (16619 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 289245ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290075ns: start-end pair with latency 825ns (165 clock cycles) and accumulated latency 83920ns (16784 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 290195ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 290670ns: start-end pair with latency 52550ns (10510 clock cycles) and accumulated latency 84655ns (16931 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 290795ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 291650ns: start-end pair with latency 850ns (170 clock cycles) and accumulated latency 85505ns (17101 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 291765ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298195ns: start-end pair with latency 59500ns (11900 clock cycles) and accumulated latency 102160ns (20432 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 298345ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 298870ns: start-end pair with latency 60145ns (12029 clock cycles) and accumulated latency 102760ns (20552 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 9 - Tile (1, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 17 - Tile (2, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 25 - Tile (3, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 33 - Tile (4, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 49 - Tile (6, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 57 - Tile (7, 1)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 299015ns
# [TB][mhartid 41 - Tile (5, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299235ns: start-end pair with latency 885ns (177 clock cycles) and accumulated latency 103045ns (20609 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 299370ns
# [TB][mhartid 1 - Tile (0, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 299900ns: start-end pair with latency 880ns (176 clock cycles) and accumulated latency 103640ns (20728 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 9 - Tile (1, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 17 - Tile (2, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 25 - Tile (3, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 33 - Tile (4, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 49 - Tile (6, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 57 - Tile (7, 1)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 300035ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 300885ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 300890ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 301115ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 302455ns: start-end pair with latency 10685ns (2137 clock cycles) and accumulated latency 10685ns (2137 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 302460ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 302680ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 306200ns: start-end pair with latency 67285ns (13457 clock cycles) and accumulated latency 117355ns (23471 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 306370ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307000ns: start-end pair with latency 68150ns (13630 clock cycles) and accumulated latency 118205ns (23641 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 307165ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 307355ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 118335ns (23667 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 307515ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 308155ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 119190ns (23838 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 308310ns
# [TB][mhartid 41 - Tile (5, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310080ns: start-end pair with latency 10705ns (2141 clock cycles) and accumulated latency 10705ns (2141 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310085ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 310350ns
# [TB][mhartid 1 - Tile (0, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 310740ns: start-end pair with latency 10700ns (2140 clock cycles) and accumulated latency 10700ns (2140 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 310745ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 311005ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314535ns: start-end pair with latency 75360ns (15072 clock cycles) and accumulated latency 134840ns (26968 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 11 - Tile (1, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 19 - Tile (2, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 27 - Tile (3, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 35 - Tile (4, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 51 - Tile (6, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 59 - Tile (7, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 314720ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 314830ns: start-end pair with latency 75625ns (15125 clock cycles) and accumulated latency 135150ns (27030 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 315015ns
# [TB][mhartid 3 - Tile (0, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 315835ns: start-end pair with latency 1110ns (222 clock cycles) and accumulated latency 135950ns (27190 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 11 - Tile (1, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 19 - Tile (2, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 27 - Tile (3, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 35 - Tile (4, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 51 - Tile (6, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 59 - Tile (7, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316010ns
# [TB][mhartid 43 - Tile (5, 3)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 316145ns: start-end pair with latency 1125ns (225 clock cycles) and accumulated latency 136275ns (27255 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 316320ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 318240ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 318245ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 318550ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 319035ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 10720ns (2144 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 319040ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 319345ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 322935ns: start-end pair with latency 83445ns (16689 clock cycles) and accumulated latency 151995ns (30399 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323140ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 323615ns: start-end pair with latency 84180ns (16836 clock cycles) and accumulated latency 152750ns (30550 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 323820ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 324405ns: start-end pair with latency 1260ns (252 clock cycles) and accumulated latency 153255ns (30651 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 324600ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 325120ns: start-end pair with latency 1295ns (259 clock cycles) and accumulated latency 154045ns (30809 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 325320ns
# [TB][mhartid 3 - Tile (0, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 326755ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 326760ns
# [TB][mhartid 43 - Tile (5, 3)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 327065ns: start-end pair with latency 10740ns (2148 clock cycles) and accumulated latency 10740ns (2148 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 327070ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327100ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 327415ns
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 331395ns: start-end pair with latency 91755ns (18351 clock cycles) and accumulated latency 169755ns (33951 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 13 - Tile (1, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 21 - Tile (2, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 29 - Tile (3, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 37 - Tile (4, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 53 - Tile (6, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 61 - Tile (7, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 331620ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 332820ns: start-end pair with latency 93035ns (18607 clock cycles) and accumulated latency 171145ns (34229 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 333035ns: start-end pair with latency 1410ns (282 clock cycles) and accumulated latency 171165ns (34233 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 333045ns
# [TB][mhartid 5 - Tile (0, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 13 - Tile (1, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 21 - Tile (2, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 29 - Tile (3, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 37 - Tile (4, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 61 - Tile (7, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 333250ns
# [TB][mhartid 45 - Tile (5, 5)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 334475ns: start-end pair with latency 1425ns (285 clock cycles) and accumulated latency 172570ns (34514 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 334690ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 335370ns: start-end pair with latency 10765ns (2153 clock cycles) and accumulated latency 10765ns (2153 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 335375ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 335755ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 336085ns: start-end pair with latency 10760ns (2152 clock cycles) and accumulated latency 10760ns (2152 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 336090ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 336470ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 338945ns: start-end pair with latency 98860ns (19772 clock cycles) and accumulated latency 186865ns (37373 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 339190ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 340770ns: start-end pair with latency 1575ns (315 clock cycles) and accumulated latency 188440ns (37688 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 341005ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 341975ns: start-end pair with latency 101850ns (20370 clock cycles) and accumulated latency 189905ns (37981 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 342220ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 343805ns: start-end pair with latency 1580ns (316 clock cycles) and accumulated latency 191485ns (38297 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 344040ns
# [TB][mhartid 53 - Tile (6, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 344040ns: start-end pair with latency 10785ns (2157 clock cycles) and accumulated latency 10785ns (2157 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 344045ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 344465ns
# [TB][mhartid 45 - Tile (5, 5)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 345475ns: start-end pair with latency 10780ns (2156 clock cycles) and accumulated latency 10780ns (2156 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 345480ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 345900ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 348230ns: start-end pair with latency 107925ns (21585 clock cycles) and accumulated latency 205455ns (41091 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 15 - Tile (1, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 23 - Tile (2, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 31 - Tile (3, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 39 - Tile (4, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 55 - Tile (6, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 63 - Tile (7, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 348495ns
# [TB][mhartid 7 - Tile (0, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 350230ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 207185ns (41437 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 15 - Tile (1, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 23 - Tile (2, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 31 - Tile (3, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 39 - Tile (4, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 55 - Tile (6, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 63 - Tile (7, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 350485ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 351810ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 351815ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 351980ns: start-end pair with latency 111500ns (22300 clock cycles) and accumulated latency 209140ns (41828 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 352245ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 352275ns
# [TB][mhartid 47 - Tile (5, 7)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 353980ns: start-end pair with latency 1730ns (346 clock cycles) and accumulated latency 210870ns (42174 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 354235ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 354845ns: start-end pair with latency 10800ns (2160 clock cycles) and accumulated latency 10800ns (2160 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 354850ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 355310ns
# [TB][mhartid 7 - Tile (0, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 361310ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 361315ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 361815ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 59740ns (11948 clock cycles) and accumulated latency 196400ns (39280 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 51415ns (10283 clock cycles) and accumulated latency 164585ns (32917 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 43075ns (8615 clock cycles) and accumulated latency 132360ns (26472 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 35320ns (7064 clock cycles) and accumulated latency 108010ns (21602 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 26665ns (5333 clock cycles) and accumulated latency 81310ns (16262 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 17955ns (3591 clock cycles) and accumulated latency 55485ns (11097 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362425ns: start-end pair with latency 10145ns (2029 clock cycles) and accumulated latency 31580ns (6316 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362430ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 362580ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 362585ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362780ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362840ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 10 - Tile (1, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 18 - Tile (2, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 26 - Tile (3, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 34 - Tile (4, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 50 - Tile (6, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 58 - Tile (7, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362870ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 362965ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 362995ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363090ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363090ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 14 - Tile (1, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 22 - Tile (2, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 30 - Tile (3, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 38 - Tile (4, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 54 - Tile (6, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 62 - Tile (7, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 363155ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363215ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 363320ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363375ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 363580ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363650ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 86370ns (17274 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363655ns
# [TB][mhartid 2 - Tile (0, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363855ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 120170ns (24034 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 10 - Tile (1, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 18 - Tile (2, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 26 - Tile (3, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 34 - Tile (4, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 50 - Tile (6, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 58 - Tile (7, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363860ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 363985ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 154240ns (30848 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 363990ns
# [TB][mhartid 6 - Tile (0, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 364225ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 189505ns (37901 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 14 - Tile (1, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 22 - Tile (2, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 30 - Tile (3, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 38 - Tile (4, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 54 - Tile (6, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 62 - Tile (7, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 364230ns
# [TB][mhartid 47 - Tile (5, 7)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 365060ns: start-end pair with latency 10820ns (2164 clock cycles) and accumulated latency 10820ns (2164 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 365065ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 365565ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 65055ns (13011 clock cycles) and accumulated latency 201715ns (40343 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 55820ns (11164 clock cycles) and accumulated latency 168990ns (33798 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 47620ns (9524 clock cycles) and accumulated latency 136905ns (27381 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 38755ns (7751 clock cycles) and accumulated latency 111445ns (22289 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 29700ns (5940 clock cycles) and accumulated latency 84345ns (16869 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 20270ns (4054 clock cycles) and accumulated latency 57800ns (11560 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366175ns: start-end pair with latency 10860ns (2172 clock cycles) and accumulated latency 32295ns (6459 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366180ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 366330ns: start-end pair with latency 760ns (152 clock cycles) and accumulated latency 2275ns (455 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 366335ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366530ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366590ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366620ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366715ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366745ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366840ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 366840ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 366905ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 366965ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 367070ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367125ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 367330ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367400ns: start-end pair with latency 865ns (173 clock cycles) and accumulated latency 84785ns (16957 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367405ns
# [TB][mhartid 42 - Tile (5, 2)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367605ns: start-end pair with latency 980ns (196 clock cycles) and accumulated latency 119315ns (23863 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367610ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367735ns: start-end pair with latency 985ns (197 clock cycles) and accumulated latency 155030ns (31006 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367740ns
# [TB][mhartid 46 - Tile (5, 6)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 367975ns: start-end pair with latency 1065ns (213 clock cycles) and accumulated latency 192550ns (38510 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 367980ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374340ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374360ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374470ns
# [TB][mhartid 2 - Tile (0, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374585ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374605ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 374755ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 374810ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21580ns (4316 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 374830ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375020ns
# [TB][mhartid 6 - Tile (0, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 375050ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375070ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375300ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 197370ns (39474 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 176935ns (35387 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 133045ns (26609 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 120235ns (24047 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 81730ns (16346 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 67550ns (13510 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 31720ns (6344 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 375445ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 375450ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 4 - Tile (0, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 12 - Tile (1, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 20 - Tile (2, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 28 - Tile (3, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 36 - Tile (4, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 52 - Tile (6, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 60 - Tile (7, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 375485ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 375500ns
# [TB][mhartid 1 - Tile (0, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 2 - Tile (0, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 3 - Tile (0, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 5 - Tile (0, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 6 - Tile (0, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 7 - Tile (0, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 9 - Tile (1, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 10 - Tile (1, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 11 - Tile (1, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 13 - Tile (1, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 14 - Tile (1, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 15 - Tile (1, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 17 - Tile (2, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 18 - Tile (2, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 19 - Tile (2, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 21 - Tile (2, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 22 - Tile (2, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 23 - Tile (2, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 25 - Tile (3, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 26 - Tile (3, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 27 - Tile (3, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 29 - Tile (3, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 30 - Tile (3, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 31 - Tile (3, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 33 - Tile (4, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 34 - Tile (4, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 35 - Tile (4, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 37 - Tile (4, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 38 - Tile (4, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 39 - Tile (4, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 49 - Tile (6, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 50 - Tile (6, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 51 - Tile (6, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 53 - Tile (6, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 54 - Tile (6, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 55 - Tile (6, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 57 - Tile (7, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 58 - Tile (7, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 59 - Tile (7, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 61 - Tile (7, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 62 - Tile (7, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 63 - Tile (7, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 375525ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 86775ns (17355 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 375895ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 154645ns (30929 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 4 - Tile (0, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 12 - Tile (1, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 20 - Tile (2, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 28 - Tile (3, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 36 - Tile (4, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 52 - Tile (6, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 60 - Tile (7, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 375900ns
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378090ns: start-end pair with latency 10680ns (2136 clock cycles) and accumulated latency 21365ns (4273 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378110ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378220ns
# [TB][mhartid 42 - Tile (5, 2)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378335ns: start-end pair with latency 10720ns (2144 clock cycles) and accumulated latency 21440ns (4288 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378355ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378505ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378560ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21575ns (4315 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378580ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 378770ns
# [TB][mhartid 46 - Tile (5, 6)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 378800ns: start-end pair with latency 10815ns (2163 clock cycles) and accumulated latency 21615ns (4323 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 378820ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379050ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 970ns (194 clock cycles) and accumulated latency 202685ns (40537 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 12350ns (2470 clock cycles) and accumulated latency 181340ns (36268 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 685ns (137 clock cycles) and accumulated latency 137590ns (27518 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 12225ns (2445 clock cycles) and accumulated latency 123670ns (24734 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 420ns (84 clock cycles) and accumulated latency 84765ns (16953 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 12065ns (2413 clock cycles) and accumulated latency 69865ns (13973 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 32435ns (6487 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 379195ns: start-end pair with latency 11860ns (2372 clock cycles) and accumulated latency 14135ns (2827 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 379200ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 379235ns
# [TB][mhartid 44 - Tile (5, 4)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 379235ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 379250ns
# [TB][mhartid 41 - Tile (5, 1)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 42 - Tile (5, 2)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 43 - Tile (5, 3)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 45 - Tile (5, 5)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 46 - Tile (5, 6)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 47 - Tile (5, 7)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 379275ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 379645ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 85190ns (17038 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 379645ns: start-end pair with latency 405ns (81 clock cycles) and accumulated latency 155435ns (31087 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379650ns
# [TB][mhartid 44 - Tile (5, 4)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 379650ns
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 386500ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32175ns (6435 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386520ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 4 - Tile (0, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 8 - Tile (1, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 12 - Tile (1, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 16 - Tile (2, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 20 - Tile (2, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 24 - Tile (3, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 28 - Tile (3, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 32 - Tile (4, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 36 - Tile (4, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 48 - Tile (6, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 52 - Tile (6, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 56 - Tile (7, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 60 - Tile (7, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 386545ns
# [TB][mhartid 0 - Tile (0, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 1 - Tile (0, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 197510ns (39502 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 188095ns (37619 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 144205ns (28841 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 131395ns (26279 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 81870ns (16374 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 78710ns (15742 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 42880ns (8576 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 386690ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 386695ns
# [TB][mhartid 0 - Tile (0, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 8 - Tile (1, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 16 - Tile (2, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 24 - Tile (3, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 32 - Tile (4, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 48 - Tile (6, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 56 - Tile (7, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 386730ns
# [TB][mhartid 1 - Tile (0, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 2 - Tile (0, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 3 - Tile (0, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 4 - Tile (0, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 5 - Tile (0, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 6 - Tile (0, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 7 - Tile (0, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 9 - Tile (1, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 10 - Tile (1, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 11 - Tile (1, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 12 - Tile (1, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 13 - Tile (1, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 14 - Tile (1, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 15 - Tile (1, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 17 - Tile (2, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 18 - Tile (2, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 19 - Tile (2, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 20 - Tile (2, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 21 - Tile (2, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 22 - Tile (2, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 23 - Tile (2, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 25 - Tile (3, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 26 - Tile (3, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 27 - Tile (3, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 28 - Tile (3, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 29 - Tile (3, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 30 - Tile (3, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 31 - Tile (3, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 33 - Tile (4, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 34 - Tile (4, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 35 - Tile (4, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 36 - Tile (4, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 37 - Tile (4, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 38 - Tile (4, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 39 - Tile (4, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 49 - Tile (6, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 50 - Tile (6, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 51 - Tile (6, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 52 - Tile (6, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 53 - Tile (6, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 54 - Tile (6, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 55 - Tile (6, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 57 - Tile (7, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 58 - Tile (7, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 59 - Tile (7, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 60 - Tile (7, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 61 - Tile (7, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 62 - Tile (7, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 63 - Tile (7, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 386745ns
# [TB][mhartid 1 - Tile (0, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 9 - Tile (1, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 17 - Tile (2, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 25 - Tile (3, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 33 - Tile (4, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 49 - Tile (6, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 57 - Tile (7, 1)] Detected sentinel end instruction in WB stage at time 386875ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMI_PERF] Input communication sentinel accumulator state: 103640ns (20728 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][CMP_PERF] Computation sentinel accumulator state: 10700ns (2140 clock cycles)
# [TB][mhartid 2 - Tile (0, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 10 - Tile (1, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 18 - Tile (2, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 26 - Tile (3, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 34 - Tile (4, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 50 - Tile (6, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 58 - Tile (7, 2)] Detected sentinel end instruction in WB stage at time 386920ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMI_PERF] Input communication sentinel accumulator state: 120170ns (24034 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][mhartid 3 - Tile (0, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 11 - Tile (1, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 19 - Tile (2, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 27 - Tile (3, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 35 - Tile (4, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 51 - Tile (6, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 59 - Tile (7, 3)] Detected sentinel end instruction in WB stage at time 386965ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMI_PERF] Input communication sentinel accumulator state: 135950ns (27190 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][mhartid 4 - Tile (0, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 12 - Tile (1, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 20 - Tile (2, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 28 - Tile (3, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 36 - Tile (4, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 52 - Tile (6, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 60 - Tile (7, 4)] Detected sentinel end instruction in WB stage at time 387010ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMI_PERF] Input communication sentinel accumulator state: 154645ns (30929 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][CMP_PERF] Computation sentinel accumulator state: 32175ns (6435 clock cycles)
# [TB][mhartid 5 - Tile (0, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 13 - Tile (1, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 21 - Tile (2, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 29 - Tile (3, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 37 - Tile (4, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 53 - Tile (6, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 61 - Tile (7, 5)] Detected sentinel end instruction in WB stage at time 387055ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMI_PERF] Input communication sentinel accumulator state: 171165ns (34233 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][CMP_PERF] Computation sentinel accumulator state: 10785ns (2157 clock cycles)
# [TB][mhartid 6 - Tile (0, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 14 - Tile (1, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 22 - Tile (2, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 30 - Tile (3, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 38 - Tile (4, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 54 - Tile (6, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][mhartid 62 - Tile (7, 6)] Detected sentinel end instruction in WB stage at time 387100ns: start-end pair with latency 151270ns (30254 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMI_PERF] Input communication sentinel accumulator state: 189505ns (37901 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 6 - Tile (0, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 1 - Tile (0, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 9 - Tile (1, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 17 - Tile (2, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 25 - Tile (3, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 33 - Tile (4, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 49 - Tile (6, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][PERF][mhartid 57 - Tile (7, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 188095ns (37619 clock cycles)
# [TB][mhartid 7 - Tile (0, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 15 - Tile (1, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 23 - Tile (2, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 31 - Tile (3, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 39 - Tile (4, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 55 - Tile (6, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][mhartid 63 - Tile (7, 7)] Detected sentinel end instruction in WB stage at time 387145ns: start-end pair with latency 151235ns (30247 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMI_PERF] Input communication sentinel accumulator state: 207185ns (41437 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 2 - Tile (0, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 10 - Tile (1, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 18 - Tile (2, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 26 - Tile (3, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 34 - Tile (4, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 50 - Tile (6, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 58 - Tile (7, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 144205ns (28841 clock cycles)
# [TB][PERF][mhartid 3 - Tile (0, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 11 - Tile (1, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 19 - Tile (2, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 27 - Tile (3, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 35 - Tile (4, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 51 - Tile (6, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 59 - Tile (7, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 131395ns (26279 clock cycles)
# [TB][PERF][mhartid 4 - Tile (0, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 12 - Tile (1, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 20 - Tile (2, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 28 - Tile (3, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 36 - Tile (4, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 52 - Tile (6, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][PERF][mhartid 60 - Tile (7, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 81870ns (16374 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 5 - Tile (0, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 13 - Tile (1, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 21 - Tile (2, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 29 - Tile (3, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 37 - Tile (4, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 53 - Tile (6, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 387300ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 61 - Tile (7, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 78710ns (15742 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 8 - Tile (1, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 16 - Tile (2, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 24 - Tile (3, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 32 - Tile (4, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 48 - Tile (6, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][mhartid 56 - Tile (7, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 387305ns
# [TB][PERF][mhartid 6 - Tile (0, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 14 - Tile (1, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 22 - Tile (2, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 30 - Tile (3, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 38 - Tile (4, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 54 - Tile (6, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 62 - Tile (7, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 42880ns (8576 clock cycles)
# [TB][PERF][mhartid 7 - Tile (0, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 15 - Tile (1, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 23 - Tile (2, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 31 - Tile (3, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 39 - Tile (4, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 55 - Tile (6, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][PERF][mhartid 63 - Tile (7, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390250ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 31960ns (6392 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 390250ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 32170ns (6434 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390270ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390270ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 390295ns
# [TB][mhartid 44 - Tile (5, 4)][SYNC_START] Detected start synchronization sentinel accumulator instruction in WB stage at time 390295ns
# [TB][mhartid 40 - Tile (5, 0)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 202825ns (40565 clock cycles)
# [TB][mhartid 41 - Tile (5, 1)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 192500ns (38500 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 148750ns (29750 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 134830ns (26966 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 140ns (28 clock cycles) and accumulated latency 84905ns (16981 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 81025ns (16205 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 43595ns (8719 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)][SYNC_FINISH] Detected finish (record) synchronization sentinel accumulator instruction in WB stage at time 390440ns: start-end pair with latency 11160ns (2232 clock cycles) and accumulated latency 25295ns (5059 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_START] Detected timeslot sentinel start instruction in WB stage at time 390445ns
# [TB][mhartid 40 - Tile (5, 0)][CMI_START] Detected start input communication sentinel accumulator instruction in WB stage at time 390480ns
# [TB][mhartid 41 - Tile (5, 1)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 42 - Tile (5, 2)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 43 - Tile (5, 3)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 44 - Tile (5, 4)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 45 - Tile (5, 5)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 46 - Tile (5, 6)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 47 - Tile (5, 7)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 390495ns
# [TB][mhartid 41 - Tile (5, 1)] Detected sentinel end instruction in WB stage at time 390625ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMI_PERF] Input communication sentinel accumulator state: 103045ns (20609 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][CMP_PERF] Computation sentinel accumulator state: 10705ns (2141 clock cycles)
# [TB][mhartid 42 - Tile (5, 2)] Detected sentinel end instruction in WB stage at time 390670ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMI_PERF] Input communication sentinel accumulator state: 119315ns (23863 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][CMP_PERF] Computation sentinel accumulator state: 21440ns (4288 clock cycles)
# [TB][mhartid 43 - Tile (5, 3)] Detected sentinel end instruction in WB stage at time 390715ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMI_PERF] Input communication sentinel accumulator state: 136275ns (27255 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][CMP_PERF] Computation sentinel accumulator state: 10740ns (2148 clock cycles)
# [TB][mhartid 44 - Tile (5, 4)] Detected sentinel end instruction in WB stage at time 390760ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMI_PERF] Input communication sentinel accumulator state: 155435ns (31087 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][CMP_PERF] Computation sentinel accumulator state: 32170ns (6434 clock cycles)
# [TB][mhartid 45 - Tile (5, 5)] Detected sentinel end instruction in WB stage at time 390805ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMI_PERF] Input communication sentinel accumulator state: 172570ns (34514 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][CMP_PERF] Computation sentinel accumulator state: 10780ns (2156 clock cycles)
# [TB][mhartid 46 - Tile (5, 6)] Detected sentinel end instruction in WB stage at time 390850ns: start-end pair with latency 155020ns (31004 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMI_PERF] Input communication sentinel accumulator state: 192550ns (38510 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 46 - Tile (5, 6)][CMP_PERF] Computation sentinel accumulator state: 21615ns (4323 clock cycles)
# [TB][PERF][mhartid 41 - Tile (5, 1)][SYNC_PERF] Synchronization sentinel accumulator state: 192500ns (38500 clock cycles)
# [TB][mhartid 47 - Tile (5, 7)] Detected sentinel end instruction in WB stage at time 390895ns: start-end pair with latency 154985ns (30997 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMI_PERF] Input communication sentinel accumulator state: 210870ns (42174 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMO_PERF] Output communication sentinel accumulator state: 0ns (0 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][CMP_PERF] Computation sentinel accumulator state: 10820ns (2164 clock cycles)
# [TB][PERF][mhartid 42 - Tile (5, 2)][SYNC_PERF] Synchronization sentinel accumulator state: 148750ns (29750 clock cycles)
# [TB][PERF][mhartid 43 - Tile (5, 3)][SYNC_PERF] Synchronization sentinel accumulator state: 134830ns (26966 clock cycles)
# [TB][PERF][mhartid 44 - Tile (5, 4)][SYNC_PERF] Synchronization sentinel accumulator state: 84905ns (16981 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMI_FINISH] Detected finish (record) input communication sentinel accumulator instruction in WB stage at time 391050ns: start-end pair with latency 565ns (113 clock cycles) and accumulated latency 85755ns (17151 clock cycles)
# [TB][PERF][mhartid 45 - Tile (5, 5)][SYNC_PERF] Synchronization sentinel accumulator state: 81025ns (16205 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_START] Detected start computation sentinel accumulator instruction in WB stage at time 391055ns
# [TB][PERF][mhartid 46 - Tile (5, 6)][SYNC_PERF] Synchronization sentinel accumulator state: 43595ns (8719 clock cycles)
# [TB][PERF][mhartid 47 - Tile (5, 7)][SYNC_PERF] Synchronization sentinel accumulator state: 25295ns (5059 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 397905ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 8 - Tile (1, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 16 - Tile (2, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 24 - Tile (3, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 32 - Tile (4, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 48 - Tile (6, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 56 - Tile (7, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 397925ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 8 - Tile (1, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 16 - Tile (2, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 24 - Tile (3, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 32 - Tile (4, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 48 - Tile (6, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 56 - Tile (7, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 398045ns
# [TB][mhartid 0 - Tile (0, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 398675ns: start-end pair with latency 625ns (125 clock cycles) and accumulated latency 625ns (125 clock cycles)
# [TB][mhartid 0 - Tile (0, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 8 - Tile (1, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 16 - Tile (2, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 24 - Tile (3, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 32 - Tile (4, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 48 - Tile (6, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][mhartid 56 - Tile (7, 0)] Detected sentinel end instruction in WB stage at time 398680ns: start-end pair with latency 163120ns (32624 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMI_PERF] Input communication sentinel accumulator state: 87340ns (17468 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMO_PERF] Output communication sentinel accumulator state: 625ns (125 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 0 - Tile (0, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 8 - Tile (1, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 16 - Tile (2, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 24 - Tile (3, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 32 - Tile (4, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 48 - Tile (6, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][PERF][mhartid 56 - Tile (7, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 197510ns (39502 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][CMP_FINISH] Detected finish (record) computation sentinel accumulator instruction in WB stage at time 401655ns: start-end pair with latency 10595ns (2119 clock cycles) and accumulated latency 42555ns (8511 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)][TIMESLOT_FINISH] Detected timeslot sentinel finish instruction in WB stage at time 401675ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_START] Detected start output communication sentinel accumulator instruction in WB stage at time 401795ns
# [TB][mhartid 40 - Tile (5, 0)][CMO_FINISH] Detected finish (record) output communication sentinel accumulator instruction in WB stage at time 402435ns: start-end pair with latency 635ns (127 clock cycles) and accumulated latency 635ns (127 clock cycles)
# [TB][mhartid 40 - Tile (5, 0)] Detected sentinel end instruction in WB stage at time 402440ns: start-end pair with latency 166880ns (33376 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMI_PERF] Input communication sentinel accumulator state: 85755ns (17151 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMO_PERF] Output communication sentinel accumulator state: 635ns (127 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][CMP_PERF] Computation sentinel accumulator state: 42555ns (8511 clock cycles)
# [TB][PERF][mhartid 40 - Tile (5, 0)][SYNC_PERF] Synchronization sentinel accumulator state: 202825ns (40565 clock cycles)
# [mhartid 0] **ERROR**: Y[1](=0x5bee) != Z[1](=0x5bd8)
# [mhartid 0] **ERROR**: Y[2](=0x5bda) != Z[2](=0x5bc8)
# [mhartid 0] **ERROR**: Y[7](=0x5c08) != Z[7](=0x5bf3)
# [mhartid 0] **ERROR**: Y[8](=0x5be8) != Z[8](=0x5bd4)
# [mhartid 0] **ERROR**: Y[10](=0x5bc2) != Z[10](=0x5bb0)
# [mhartid 0] **ERROR**: Y[13](=0x5bb2) != Z[13](=0x5b9f)
# [mhartid 0] **ERROR**: Y[15](=0x5bed) != Z[15](=0x5bdb)
# [mhartid 0] **ERROR**: Y[17](=0x5bc8) != Z[17](=0x5bb5)
# [mhartid 0] **ERROR**: Y[23](=0x5c02) != Z[23](=0x5beb)
# [mhartid 0] **ERROR**: Y[24](=0x5bfe) != Z[24](=0x5beb)
# [mhartid 0] **ERROR**: Y[27](=0x5bcf) != Z[27](=0x5bb4)
# [mhartid 0] **ERROR**: Y[30](=0x5bf3) != Z[30](=0x5bd9)
# [mhartid 0] **ERROR**: Y[37](=0x5bc4) != Z[37](=0x5bb0)
# [mhartid 0] **ERROR**: Y[40](=0x5bf1) != Z[40](=0x5bdf)
# [mhartid 0] **ERROR**: Y[43](=0x5bb8) != Z[43](=0x5ba4)
# [mhartid 0] **ERROR**: Y[52](=0x5bf2) != Z[52](=0x5be0)
# [mhartid 0] **ERROR**: Y[53](=0x5bd1) != Z[53](=0x5bb7)
# [mhartid 0] **ERROR**: Y[60](=0x5bf9) != Z[60](=0x5be6)
# [mhartid 0] **ERROR**: Y[65](=0x5bd4) != Z[65](=0x5bbe)
# [mhartid 0] **ERROR**: Y[68](=0x5bfa) != Z[68](=0x5be5)
# [mhartid 0] **ERROR**: Y[70](=0x5bfd) != Z[70](=0x5beb)
# [mhartid 0] **ERROR**: Y[79](=0x5bf0) != Z[79](=0x5bda)
# [mhartid 0] **ERROR**: Y[83](=0x5bce) != Z[83](=0x5bbc)
# [mhartid 0] **ERROR**: Y[93](=0x5bec) != Z[93](=0x5bd0)
# [mhartid 0] **ERROR**: Y[94](=0x5bd5) != Z[94](=0x5bbe)
# [mhartid 0] **ERROR**: Y[98](=0x5bd2) != Z[98](=0x5bbf)
# [mhartid 0] **ERROR**: Y[108](=0x5bc2) != Z[108](=0x5baa)
# [mhartid 0] **ERROR**: Y[110](=0x5bdc) != Z[110](=0x5bc3)
# [mhartid 0] **ERROR**: Y[112](=0x5bee) != Z[112](=0x5bdb)
# [mhartid 0] **ERROR**: Y[114](=0x5bc4) != Z[114](=0x5bb0)
# [mhartid 0] **ERROR**: Y[119](=0x5be3) != Z[119](=0x5bcb)
# [mhartid 0] **ERROR**: Y[122](=0x5be2) != Z[122](=0x5bd0)
# [mhartid 0] **ERROR**: Y[124](=0x5ba2) != Z[124](=0x5b8a)
# [mhartid 0] **ERROR**: Y[126](=0x5bbd) != Z[126](=0x5b9d)
# [mhartid 0] **ERROR**: Y[138](=0x5be9) != Z[138](=0x5bd7)
# [mhartid 0] **ERROR**: Y[140](=0x5bc0) != Z[140](=0x5ba2)
# [mhartid 0] **ERROR**: Y[143](=0x5bec) != Z[143](=0x5bd1)
# [mhartid 0] **ERROR**: Y[146](=0x5bc5) != Z[146](=0x5baf)
# [mhartid 0] **ERROR**: Y[149](=0x5bb9) != Z[149](=0x5ba2)
# [mhartid 0] **ERROR**: Y[150](=0x5bc0) != Z[150](=0x5bad)
# [mhartid 0] **ERROR**: Y[155](=0x5bf6) != Z[155](=0x5be0)
# [mhartid 0] **ERROR**: Y[161](=0x5ba6) != Z[161](=0x5b8e)
# [mhartid 0] **ERROR**: Y[166](=0x5bd7) != Z[166](=0x5bbd)
# [mhartid 0] **ERROR**: Y[169](=0x5bb2) != Z[169](=0x5b9c)
# [mhartid 0] **ERROR**: Y[172](=0x5bf6) != Z[172](=0x5be2)
# [mhartid 0] **ERROR**: Y[177](=0x5bff) != Z[177](=0x5be8)
# [mhartid 0] **ERROR**: Y[181](=0x5bda) != Z[181](=0x5bc8)
# [mhartid 0] **ERROR**: Y[185](=0x5be0) != Z[185](=0x5bcd)
# [mhartid 0] **ERROR**: Y[186](=0x5be6) != Z[186](=0x5bc9)
# [mhartid 0] **ERROR**: Y[197](=0x5bce) != Z[197](=0x5bb9)
# [mhartid 0] **ERROR**: Y[208](=0x5bc3) != Z[208](=0x5bad)
# [mhartid 0] **ERROR**: Y[213](=0x5bbc) != Z[213](=0x5ba1)
# [mhartid 0] **ERROR**: Y[219](=0x5bbe) != Z[219](=0x5ba8)
# [mhartid 0] **ERROR**: Y[220](=0x5c04) != Z[220](=0x5be8)
# [mhartid 0] **ERROR**: Y[224](=0x5bd0) != Z[224](=0x5bba)
# [mhartid 0] **ERROR**: Y[231](=0x5bfc) != Z[231](=0x5be5)
# [mhartid 0] **ERROR**: Y[239](=0x5b76) != Z[239](=0x5b5e)
# [mhartid 0] **ERROR**: Y[241](=0x5bdc) != Z[241](=0x5bca)
# [mhartid 0] **ERROR**: Y[244](=0x5be8) != Z[244](=0x5bd6)
# [mhartid 0] **ERROR**: Y[249](=0x5bce) != Z[249](=0x5bba)
# [mhartid 0] **ERROR**: Y[250](=0x5bcc) != Z[250](=0x5bb8)
# [mhartid 0] **ERROR**: Y[256](=0x5ba4) != Z[256](=0x5b85)
# [mhartid 0] **ERROR**: Y[267](=0x5bca) != Z[267](=0x5bb5)
# [mhartid 0] **ERROR**: Y[272](=0x5bde) != Z[272](=0x5bcb)
# [mhartid 0] **ERROR**: Y[275](=0x5bbe) != Z[275](=0x5ba2)
# [mhartid 0] **ERROR**: Y[279](=0x5bf2) != Z[279](=0x5be0)
# [mhartid 0] **ERROR**: Y[289](=0x5bdf) != Z[289](=0x5bca)
# [mhartid 0] **ERROR**: Y[292](=0x5bb9) != Z[292](=0x5ba5)
# [mhartid 0] **ERROR**: Y[295](=0x5bce) != Z[295](=0x5bb9)
# [mhartid 0] **ERROR**: Y[297](=0x5bc2) != Z[297](=0x5bae)
# [mhartid 0] **ERROR**: Y[298](=0x5bfc) != Z[298](=0x5be2)
# [mhartid 0] **ERROR**: Y[303](=0x5bfc) != Z[303](=0x5be2)
# [mhartid 0] **ERROR**: Y[305](=0x5bef) != Z[305](=0x5bdb)
# [mhartid 0] **ERROR**: Y[307](=0x5bf3) != Z[307](=0x5be0)
# [mhartid 0] **ERROR**: Y[312](=0x5bd2) != Z[312](=0x5bbd)
# [mhartid 0] **ERROR**: Y[313](=0x5bd0) != Z[313](=0x5bbe)
# [mhartid 0] **ERROR**: Y[316](=0x5bc0) != Z[316](=0x5ba4)
# [mhartid 0] **ERROR**: Y[321](=0x5bd2) != Z[321](=0x5bc0)
# [mhartid 0] **ERROR**: Y[323](=0x5be0) != Z[323](=0x5bcb)
# [mhartid 0] **ERROR**: Y[326](=0x5be3) != Z[326](=0x5bd1)
# [mhartid 0] **ERROR**: Y[327](=0x5c05) != Z[327](=0x5bf1)
# [mhartid 0] **ERROR**: Y[354](=0x5bf5) != Z[354](=0x5be3)
# [mhartid 0] **ERROR**: Y[359](=0x5ba4) != Z[359](=0x5b89)
# [mhartid 0] **ERROR**: Y[367](=0x5bb1) != Z[367](=0x5b9b)
# [mhartid 0] **ERROR**: Y[371](=0x5bd0) != Z[371](=0x5bba)
# [mhartid 0] **ERROR**: Y[374](=0x5bfe) != Z[374](=0x5beb)
# [mhartid 0] **ERROR**: Y[378](=0x5be1) != Z[378](=0x5bcb)
# [mhartid 0] **ERROR**: Y[379](=0x5c06) != Z[379](=0x5bf1)
# [mhartid 0] **ERROR**: Y[382](=0x5bab) != Z[382](=0x5b98)
# [mhartid 0] **ERROR**: Y[383](=0x5bf6) != Z[383](=0x5be0)
# [mhartid 0] **ERROR**: Y[386](=0x5beb) != Z[386](=0x5bd8)
# [mhartid 0] **ERROR**: Y[387](=0x5bd4) != Z[387](=0x5bc2)
# [mhartid 0] **ERROR**: Y[392](=0x5bcd) != Z[392](=0x5bb8)
# [mhartid 0] **ERROR**: Y[398](=0x5bbc) != Z[398](=0x5ba5)
# [mhartid 0] **ERROR**: Y[400](=0x5be5) != Z[400](=0x5bcc)
# [mhartid 0] **ERROR**: Y[403](=0x5bf6) != Z[403](=0x5be4)
# [mhartid 0] **ERROR**: Y[407](=0x5be6) != Z[407](=0x5bcf)
# [mhartid 0] **ERROR**: Y[408](=0x5be2) != Z[408](=0x5bd0)
# [mhartid 0] **ERROR**: Y[409](=0x5bfa) != Z[409](=0x5be4)
# [mhartid 0] **ERROR**: Y[414](=0x5bdb) != Z[414](=0x5bc3)
# [mhartid 0] **ERROR**: Y[417](=0x5bbd) != Z[417](=0x5ba9)
# [mhartid 0] **ERROR**: Y[421](=0x5bce) != Z[421](=0x5bb5)
# [mhartid 0] **ERROR**: Y[425](=0x5c00) != Z[425](=0x5bec)
# [mhartid 0] **ERROR**: Y[428](=0x5bf2) != Z[428](=0x5bda)
# [mhartid 0] **ERROR**: Y[429](=0x5bb0) != Z[429](=0x5b9e)
# [mhartid 0] **ERROR**: Y[433](=0x5bc5) != Z[433](=0x5bad)
# [mhartid 0] **ERROR**: Y[441](=0x5be6) != Z[441](=0x5bd2)
# [mhartid 0] **ERROR**: Y[444](=0x5bed) != Z[444](=0x5bd2)
# [mhartid 0] **ERROR**: Y[447](=0x5bf8) != Z[447](=0x5bdd)
# [mhartid 0] **ERROR**: Y[450](=0x5bd9) != Z[450](=0x5bc4)
# [mhartid 0] **ERROR**: Y[451](=0x5c01) != Z[451](=0x5beb)
# [mhartid 0] **ERROR**: Y[452](=0x5bee) != Z[452](=0x5bd9)
# [mhartid 0] **ERROR**: Y[454](=0x5bc4) != Z[454](=0x5bb0)
# [mhartid 0] **ERROR**: Y[460](=0x5bda) != Z[460](=0x5bc7)
# [mhartid 0] **ERROR**: Y[472](=0x5bf4) != Z[472](=0x5bdd)
# [mhartid 0] **ERROR**: Y[474](=0x5bd4) != Z[474](=0x5bc2)
# [mhartid 0] **ERROR**: Y[476](=0x5bfa) != Z[476](=0x5be4)
# [mhartid 0] **ERROR**: Y[484](=0x5bd2) != Z[484](=0x5bbe)
# [mhartid 0] **ERROR**: Y[487](=0x5bdb) != Z[487](=0x5bc3)
# [mhartid 0] **ERROR**: Y[488](=0x5bd6) != Z[488](=0x5bc4)
# [mhartid 0] **ERROR**: Y[489](=0x5bc6) != Z[489](=0x5bae)
# [mhartid 0] **ERROR**: Y[490](=0x5bac) != Z[490](=0x5b9a)
# [mhartid 0] **ERROR**: Y[493](=0x5bcc) != Z[493](=0x5bba)
# [mhartid 0] **ERROR**: Y[499](=0x5bb5) != Z[499](=0x5ba0)
# [mhartid 0] **ERROR**: Y[500](=0x5bba) != Z[500](=0x5ba5)
# [mhartid 0] **ERROR**: Y[507](=0x5bb5) != Z[507](=0x5ba2)
# [mhartid 0] **ERROR**: Y[512](=0x5bc6) != Z[512](=0x5bb1)
# [mhartid 0] **ERROR**: Y[513](=0x5bc8) != Z[513](=0x5bac)
# [mhartid 0] **ERROR**: Y[515](=0x5ba1) != Z[515](=0x5b8f)
# [mhartid 0] **ERROR**: Y[516](=0x5bf0) != Z[516](=0x5bd6)
# [mhartid 0] **ERROR**: Y[521](=0x5bef) != Z[521](=0x5bd8)
# [mhartid 0] **ERROR**: Y[527](=0x5be7) != Z[527](=0x5bd5)
# [mhartid 0] **ERROR**: Y[529](=0x5bda) != Z[529](=0x5bc3)
# [mhartid 0] **ERROR**: Y[536](=0x5c02) != Z[536](=0x5bee)
# [mhartid 0] **ERROR**: Y[537](=0x5b86) != Z[537](=0x5b65)
# [mhartid 0] **ERROR**: Y[538](=0x5bdd) != Z[538](=0x5bc3)
# [mhartid 0] **ERROR**: Y[539](=0x5be6) != Z[539](=0x5bd3)
# [mhartid 0] **ERROR**: Y[540](=0x5bef) != Z[540](=0x5bdc)
# [mhartid 0] **ERROR**: Y[542](=0x5bae) != Z[542](=0x5b96)
# [mhartid 0] **ERROR**: Y[543](=0x5bc1) != Z[543](=0x5ba9)
# [mhartid 0] **ERROR**: Y[545](=0x5bf3) != Z[545](=0x5be0)
# [mhartid 0] **ERROR**: Y[546](=0x5bf2) != Z[546](=0x5bdb)
# [mhartid 0] **ERROR**: Y[547](=0x5bda) != Z[547](=0x5bc8)
# [mhartid 0] **ERROR**: Y[555](=0x5bc4) != Z[555](=0x5ba7)
# [mhartid 0] **ERROR**: Y[557](=0x5bba) != Z[557](=0x5ba3)
# [mhartid 0] **ERROR**: Y[563](=0x5bf8) != Z[563](=0x5be6)
# [mhartid 0] **ERROR**: Y[564](=0x5bc5) != Z[564](=0x5bac)
# [mhartid 0] **ERROR**: Y[565](=0x5be4) != Z[565](=0x5bce)
# [mhartid 0] **ERROR**: Y[566](=0x5bc8) != Z[566](=0x5bb4)
# [mhartid 0] **ERROR**: Y[572](=0x5bb3) != Z[572](=0x5b9e)
# [mhartid 0] **ERROR**: Y[576](=0x5be9) != Z[576](=0x5bd0)
# [mhartid 0] **ERROR**: Y[585](=0x5c04) != Z[585](=0x5bf0)
# [mhartid 0] **ERROR**: Y[588](=0x5bfa) != Z[588](=0x5bd6)
# [mhartid 0] **ERROR**: Y[590](=0x5bb7) != Z[590](=0x5ba3)
# [mhartid 0] **ERROR**: Y[593](=0x5bdc) != Z[593](=0x5bca)
# [mhartid 0] **ERROR**: Y[598](=0x5bc8) != Z[598](=0x5bb0)
# [mhartid 0] **ERROR**: Y[600](=0x5bb0) != Z[600](=0x5b9b)
# [mhartid 0] **ERROR**: Y[604](=0x5bfb) != Z[604](=0x5be5)
# [mhartid 0] **ERROR**: Y[611](=0x5be2) != Z[611](=0x5bca)
# [mhartid 0] **ERROR**: Y[621](=0x5bca) != Z[621](=0x5bb0)
# [mhartid 0] **ERROR**: Y[622](=0x5be6) != Z[622](=0x5bce)
# [mhartid 0] **ERROR**: Y[634](=0x5bb9) != Z[634](=0x5ba6)
# [mhartid 0] **ERROR**: Y[636](=0x5be9) != Z[636](=0x5bd1)
# [mhartid 0] **ERROR**: Y[637](=0x5bff) != Z[637](=0x5be2)
# [mhartid 0] **ERROR**: Y[638](=0x5bd6) != Z[638](=0x5bc0)
# [mhartid 0] **ERROR**: Y[642](=0x5bf5) != Z[642](=0x5be0)
# [mhartid 0] **ERROR**: Y[648](=0x5bcc) != Z[648](=0x5bb7)
# [mhartid 0] **ERROR**: Y[649](=0x5c01) != Z[649](=0x5be3)
# [mhartid 0] **ERROR**: Y[650](=0x5bbb) != Z[650](=0x5ba7)
# [mhartid 0] **ERROR**: Y[654](=0x5c01) != Z[654](=0x5bee)
# [mhartid 0] **ERROR**: Y[664](=0x5bcc) != Z[664](=0x5bb2)
# [mhartid 0] **ERROR**: Y[668](=0x5bc8) != Z[668](=0x5bb6)
# [mhartid 0] **ERROR**: Y[669](=0x5be7) != Z[669](=0x5bd1)
# [mhartid 0] **ERROR**: Y[670](=0x5bf0) != Z[670](=0x5bdb)
# [mhartid 0] **ERROR**: Y[671](=0x5bf6) != Z[671](=0x5be4)
# [mhartid 0] **ERROR**: Y[681](=0x5bec) != Z[681](=0x5bd0)
# [mhartid 0] **ERROR**: Y[683](=0x5ba4) != Z[683](=0x5b8e)
# [mhartid 0] **ERROR**: Y[693](=0x5bfc) != Z[693](=0x5be5)
# [mhartid 0] **ERROR**: Y[694](=0x5bfd) != Z[694](=0x5be3)
# [mhartid 0] **ERROR**: Y[697](=0x5bfc) != Z[697](=0x5be5)
# [mhartid 0] **ERROR**: Y[700](=0x5bd0) != Z[700](=0x5bbe)
# [mhartid 0] **ERROR**: Y[707](=0x5bc0) != Z[707](=0x5ba9)
# [mhartid 0] **ERROR**: Y[708](=0x5bea) != Z[708](=0x5bd7)
# [mhartid 0] **ERROR**: Y[709](=0x5bb2) != Z[709](=0x5b9f)
# [mhartid 0] **ERROR**: Y[712](=0x5c08) != Z[712](=0x5bf4)
# [mhartid 0] **ERROR**: Y[716](=0x5bfc) != Z[716](=0x5be0)
# [mhartid 0] **ERROR**: Y[720](=0x5bc8) != Z[720](=0x5bb5)
# [mhartid 0] **ERROR**: Y[724](=0x5bc6) != Z[724](=0x5bac)
# [mhartid 0] **ERROR**: Y[726](=0x5bd4) != Z[726](=0x5bb4)
# [mhartid 0] **ERROR**: Y[739](=0x5be0) != Z[739](=0x5bc9)
# [mhartid 0] **ERROR**: Y[741](=0x5bd8) != Z[741](=0x5bbe)
# [mhartid 0] **ERROR**: Y[742](=0x5bfa) != Z[742](=0x5be0)
# [mhartid 0] **ERROR**: Y[744](=0x5bda) != Z[744](=0x5bc5)
# [mhartid 0] **ERROR**: Y[749](=0x5bf1) != Z[749](=0x5bdf)
# [mhartid 0] **ERROR**: Y[750](=0x5bd0) != Z[750](=0x5bbb)
# [mhartid 0] **ERROR**: Y[753](=0x5bf2) != Z[753](=0x5bd9)
# [mhartid 0] **ERROR**: Y[754](=0x5ba0) != Z[754](=0x5b8d)
# [mhartid 0] **ERROR**: Y[756](=0x5bf7) != Z[756](=0x5be1)
# [mhartid 0] **ERROR**: Y[759](=0x5bc3) != Z[759](=0x5bb1)
# [mhartid 0] **ERROR**: Y[762](=0x5bdf) != Z[762](=0x5bcb)
# [mhartid 0] **ERROR**: Y[763](=0x5bcd) != Z[763](=0x5bb1)
# [mhartid 0] **ERROR**: Y[764](=0x5bd6) != Z[764](=0x5bc4)
# [mhartid 0] **ERROR**: Y[766](=0x5c06) != Z[766](=0x5bf2)
# [mhartid 0] **ERROR**: Y[774](=0x5b94) != Z[774](=0x5b7e)
# [mhartid 0] **ERROR**: Y[785](=0x5bc4) != Z[785](=0x5bb1)
# [mhartid 0] **ERROR**: Y[795](=0x5ba0) != Z[795](=0x5b8b)
# [mhartid 0] **ERROR**: Y[802](=0x5bcc) != Z[802](=0x5bba)
# [mhartid 0] **ERROR**: Y[803](=0x5bbb) != Z[803](=0x5ba7)
# [mhartid 0] **ERROR**: Y[804](=0x5c02) != Z[804](=0x5bec)
# [mhartid 0] **ERROR**: Y[806](=0x5bca) != Z[806](=0x5bb7)
# [mhartid 0] **ERROR**: Y[808](=0x5bce) != Z[808](=0x5bb5)
# [mhartid 0] **ERROR**: Y[811](=0x5bd3) != Z[811](=0x5bc0)
# [mhartid 0] **ERROR**: Y[813](=0x5bd8) != Z[813](=0x5bc6)
# [mhartid 0] **ERROR**: Y[815](=0x5bd4) != Z[815](=0x5bbb)
# [mhartid 0] **ERROR**: Y[817](=0x5bd3) != Z[817](=0x5bbc)
# [mhartid 0] **ERROR**: Y[822](=0x5bdc) != Z[822](=0x5bca)
# [mhartid 0] **ERROR**: Y[827](=0x5bd7) != Z[827](=0x5bc5)
# [mhartid 0] **ERROR**: Y[829](=0x5bd8) != Z[829](=0x5bc3)
# [mhartid 0] **ERROR**: Y[830](=0x5bf0) != Z[830](=0x5bde)
# [mhartid 0] **ERROR**: Y[836](=0x5bfe) != Z[836](=0x5bec)
# [mhartid 0] **ERROR**: Y[837](=0x5bad) != Z[837](=0x5b99)
# [mhartid 0] **ERROR**: Y[838](=0x5bc7) != Z[838](=0x5bb3)
# [mhartid 0] **ERROR**: Y[842](=0x5bee) != Z[842](=0x5bdb)
# [mhartid 0] **ERROR**: Y[846](=0x5bef) != Z[846](=0x5bd3)
# [mhartid 0] **ERROR**: Y[851](=0x5bc0) != Z[851](=0x5bac)
# [mhartid 0] **ERROR**: Y[853](=0x5bda) != Z[853](=0x5bc8)
# [mhartid 0] **ERROR**: Y[859](=0x5c01) != Z[859](=0x5bed)
# [mhartid 0] **ERROR**: Y[861](=0x5c03) != Z[861](=0x5bf0)
# [mhartid 0] **ERROR**: Y[862](=0x5be2) != Z[862](=0x5bcd)
# [mhartid 0] **ERROR**: Y[865](=0x5bec) != Z[865](=0x5bd8)
# [mhartid 0] **ERROR**: Y[875](=0x5bee) != Z[875](=0x5bda)
# [mhartid 0] **ERROR**: Y[877](=0x5be2) != Z[877](=0x5bce)
# [mhartid 0] **ERROR**: Y[879](=0x5bc4) != Z[879](=0x5baf)
# [mhartid 0] **ERROR**: Y[881](=0x5bda) != Z[881](=0x5bc4)
# [mhartid 0] **ERROR**: Y[884](=0x5baa) != Z[884](=0x5b97)
# [mhartid 0] **ERROR**: Y[892](=0x5b9b) != Z[892](=0x5b85)
# [mhartid 0] **ERROR**: Y[893](=0x5bde) != Z[893](=0x5bcc)
# [mhartid 0] **ERROR**: Y[896](=0x5bc0) != Z[896](=0x5bad)
# [mhartid 0] **ERROR**: Y[901](=0x5bb0) != Z[901](=0x5b9c)
# [mhartid 0] **ERROR**: Y[909](=0x5bde) != Z[909](=0x5bcb)
# [mhartid 0] **ERROR**: Y[918](=0x5be4) != Z[918](=0x5bce)
# [mhartid 0] **ERROR**: Y[923](=0x5bf9) != Z[923](=0x5bdb)
# [mhartid 0] **ERROR**: Y[927](=0x5bea) != Z[927](=0x5bd6)
# [mhartid 0] **ERROR**: Y[928](=0x5be9) != Z[928](=0x5bd7)
# [mhartid 0] **ERROR**: Y[930](=0x5bdd) != Z[930](=0x5bcb)
# [mhartid 0] **ERROR**: Y[940](=0x5bc6) != Z[940](=0x5bb3)
# [mhartid 0] **ERROR**: Y[943](=0x5bbc) != Z[943](=0x5ba8)
# [mhartid 0] **ERROR**: Y[945](=0x5bdb) != Z[945](=0x5bc9)
# [mhartid 0] **ERROR**: Y[946](=0x5bb2) != Z[946](=0x5ba0)
# [mhartid 0] **ERROR**: Y[951](=0x5ba0) != Z[951](=0x5b8a)
# [mhartid 0] **ERROR**: Y[952](=0x5bf3) != Z[952](=0x5be1)
# [mhartid 0] **ERROR**: Y[961](=0x5be2) != Z[961](=0x5bcf)
# [mhartid 0] **ERROR**: Y[971](=0x5bde) != Z[971](=0x5bcc)
# [mhartid 0] **ERROR**: Y[975](=0x5bd8) != Z[975](=0x5bc1)
# [mhartid 0] **ERROR**: Y[976](=0x5bf2) != Z[976](=0x5bdc)
# [mhartid 0] **ERROR**: Y[978](=0x5bf1) != Z[978](=0x5bdf)
# [mhartid 0] **ERROR**: Y[982](=0x5be9) != Z[982](=0x5bd7)
# [mhartid 0] **ERROR**: Y[986](=0x5be5) != Z[986](=0x5bd2)
# [mhartid 0] **ERROR**: Y[991](=0x5bd2) != Z[991](=0x5bc0)
# [mhartid 0] **ERROR**: Y[994](=0x5bb0) != Z[994](=0x5b94)
# [mhartid 0] **ERROR**: Y[995](=0x5bf3) != Z[995](=0x5be0)
# [mhartid 0] **ERROR**: Y[1003](=0x5bb4) != Z[1003](=0x5ba2)
# [mhartid 0] **ERROR**: Y[1005](=0x5bbe) != Z[1005](=0x5ba6)
# [mhartid 0] **ERROR**: Y[1007](=0x5ba8) != Z[1007](=0x5b8b)
# [mhartid 0] **ERROR**: Y[1009](=0x5bb8) != Z[1009](=0x5ba3)
# [mhartid 0] **ERROR**: Y[1015](=0x5bdd) != Z[1015](=0x5bc8)
# [mhartid 0] **ERROR**: Y[1018](=0x5b8f) != Z[1018](=0x5b7a)
# [mhartid 0] **ERROR**: Y[1019](=0x5bcf) != Z[1019](=0x5bb7)
# [mhartid 0] Finished test with 268 errors
# TILE[          0] ERRORS:  268
# ** Fatal: SIMULATION FINISHED WITH EXIT CODE: 1
#    Time: 7582030 ns  Scope: magia_tb File: /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/target/sim/src/mesh/magia_tb.sv Line: 50
# ** Note: $finish    : /scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA/target/sim/src/mesh/magia_tb.sv(50)
#    Time: 7582030 ns  Iteration: 0  Instance: /magia_tb
# End time: 01:16:42 on Nov 25,2025, Elapsed time: 13:36:24
# Errors: 1, Warnings: 64
make[1]: Leaving directory '/scratch2/visachi/magia_profiling/d2_m1024_8x8/MAGIA'
