Bakoglu, H. B., Walker, J. T., and Meindl, J. D. 1986. A symmetric clock distribution tree and optimized high-speed interconnections for reduced clock skew in ulsi and wsi circuits. In Proceedings of the International Conference on Computer Design (ICCD'86). 118--122.
Boese, K. and Kahng, A. 1992. Zero-Skew clock routing trees with minimum wirelength. In Proceedings of the ASIC Conference.
Cadence. 2005. SoC encounter user guide. http://www.ece.utep.edu/courses/web5375/Links_files/4.1.pdf.
Madhav P. Desai , Radenko Cvijetic , James Jensen, Sizing of clock distribution networks for high performance CPU chips, Proceedings of the 33rd annual Design Automation Conference, p.389-394, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240593]
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Clock buffer and wire sizing using sequential programming, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147171]
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Process-induced skew reduction in nominal zero-skew clock trees, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118319]
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Clock tree synthesis with data-path sensitivity matching, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Matthew R. Guthaus , Gustavo Wilke , Ricardo Reis, Non-uniform clock mesh optimization with linear programming buffer insertion, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837295]
Hart, J. M., Lee, K. T., Chen, D., Cheng, L., Chou, C., Dixit, A., Greenley, D., Gruber, G., Ho, K., Hsu, J., Malur, N. G., and Wu, J. 2006. Implementation of a fourth-generation 1.8-GHz dual-core SPARC V9 microprocessor. IEEE J. Solid State Circ. 4, 1, 210--217.
Xuchu Hu , Matthew Guthaus, Distributed Resonant clOCK grid Synthesis (ROCKS), Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024845]
Lloyd, S. 1982. Least squares quantization in pcm. IEEE Trans. Inf. Theory 28, 129--137.
Rajaram, A. and Pan, D. Z. 2010. Meshworks: A comprehensive framework for optimized clock mesh network synthesis. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 29, 12, 1945--1958.
Restle, P., Carter, C., Eckhardt, J., Krauter, B., McCredie, B., Jenkins, K., Weger, A., and Mule, A. 2002. The clock distribution of the POWER4 microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'02). 144--145.
C. N. Sze, ISPD 2010 high performance clock network synthesis contest: benchmark suite and results, Proceedings of the 19th international symposium on Physical design, March 14-17, 2010, San Francisco, California, USA[doi>10.1145/1735023.1735058]
G. E. Tellez , M. Sarrafzadeh, Minimal buffer insertion in clock trees with skew and slew rate constraints, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.4, p.333-342, November 2006[doi>10.1109/43.602470]
Thomson, M. G. R., Restle, P. J., and James, N. K. 2006. A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'06). 1522--1529.
Ganesh Venkataraman , Zhuo Feng , Jiang Hu , Peng Li, Combinatorial algorithms for fast clock mesh optimization, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233616]
G. Venkataraman , N. Jayakumar , J. Hu , P. Li , Sunil Khatri , Anand Rajaram , P. McGuinness , C. Alpert, Practical techniques to reduce skew and its variations in buffered clock networks, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.592-596, November 06-10, 2005, San Jose, CA
Kai Wang , Malgorzata Marek-Sadowska, Buffer sizing for clock power minimization subject to general skew constraints, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996614]
Xanthopoulos, T., Bailey, D. W., Gangwar, A. K., Gowan, M. K., Jain, A. K., and Prewitt, B. K. 2001. The design and analysis of the clock distribution network for a 1.2GHz Alpha microprocessor. In Proceedings of the International Solid State Circuits Conference (ISSCC'01). 402--403.
