{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731867621282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731867621282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 17 21:20:21 2024 " "Processing started: Sun Nov 17 21:20:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731867621282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867621282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867621283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731867621654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731867621654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file plcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLCPU " "Found entity 1: PLCPU" {  } { { "PLCPU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITWISEand2 " "Found entity 1: BITWISEand2" {  } { { "MUX_4x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629529 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_4x1 " "Found entity 2: MUX_4x1" {  } { { "MUX_4x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 BITWISEand3 " "Found entity 1: BITWISEand3" {  } { { "MUX_8x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629532 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX_8x1 " "Found entity 2: MUX_8x1" {  } { { "MUX_8x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_flag_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_flag_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_flag_Gen " "Found entity 1: Branch_flag_Gen" {  } { { "Branch_flag_Gen.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_flag_Gen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_or_jump_targgen.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_or_jump_targgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_or_Jump_TargGen " "Found entity 1: Branch_or_Jump_TargGen" {  } { { "Branch_or_Jump_TargGen.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Branch_or_Jump_TargGen.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629539 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "forward_unit.v " "Can't analyze file -- file forward_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731867629541 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BAL.v " "Can't analyze file -- file BAL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731867629542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_OPER " "Found entity 1: ALU_OPER" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629544 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.v " "Can't analyze file -- file comparator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731867629545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_buffer " "Found entity 1: IF_ID_buffer" {  } { { "IF_ID_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_ID_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_buffer " "Found entity 1: ID_EX_buffer" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_buffer " "Found entity 1: EX_MEM_buffer" {  } { { "EX_MEM_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_MEM_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_buffer " "Found entity 1: MEM_WB_buffer" {  } { { "MEM_WB_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_WB_buffer.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "PC_register.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629558 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Immed_Gen_unit.v(25) " "Verilog HDL information at Immed_Gen_unit.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731867629560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immed_gen_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file immed_gen_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immed_Gen_unit " "Found entity 1: Immed_Gen_unit" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file if_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_stage " "Found entity 1: IF_stage" {  } { { "IF_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file id_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_stage " "Found entity 1: ID_stage" {  } { { "ID_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_stage " "Found entity 1: EX_stage" {  } { { "EX_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_stage " "Found entity 1: MEM_stage" {  } { { "MEM_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file wb_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB_stage " "Found entity 1: WB_stage" {  } { { "WB_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/WB_stage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_detect_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_detect_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 exception_detect_unit " "Found entity 1: exception_detect_unit" {  } { { "exception_detect_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_2x1 " "Found entity 1: MUX_2x1" {  } { { "MUX_2x1.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/DM.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629578 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "empty.v " "Can't analyze file -- file empty.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1731867629579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu5stage.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu5stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU5STAGE " "Found entity 1: CPU5STAGE" {  } { { "CPU5STAGE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Found entity 1: bcd7seg" {  } { { "bcd7seg.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/bcd7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ID_predicted CPU5STAGE.v(63) " "Verilog HDL Implicit Net warning at CPU5STAGE.v(63): created implicit net for \"ID_predicted\"" {  } { { "CPU5STAGE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EX_predicted CPU5STAGE.v(79) " "Verilog HDL Implicit Net warning at CPU5STAGE.v(79): created implicit net for \"EX_predicted\"" {  } { { "CPU5STAGE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 79 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629583 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EX_rd_indzero CPU5STAGE.v(82) " "Verilog HDL Implicit Net warning at CPU5STAGE.v(82): created implicit net for \"EX_rd_indzero\"" {  } { { "CPU5STAGE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU5STAGE " "Elaborating entity \"CPU5STAGE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731867629626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exception_detect_unit exception_detect_unit:EDU " "Elaborating entity \"exception_detect_unit\" for hierarchy \"exception_detect_unit:EDU\"" {  } { { "CPU5STAGE.v" "EDU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629630 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 exception_detect_unit.v(20) " "Verilog HDL assignment warning at exception_detect_unit.v(20): truncated value with size 32 to match size of target (1)" {  } { { "exception_detect_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/exception_detect_unit.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629630 "|PLCPU|CPU5STAGE:cpu|exception_detect_unit:EDU"}
{ "Warning" "WSGN_SEARCH_FILE" "forwarda.v 1 1 " "Using design file forwarda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardA " "Found entity 1: forwardA" {  } { { "forwarda.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwarda.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629645 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731867629645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardA forwardA:FA " "Elaborating entity \"forwardA\" for hierarchy \"forwardA:FA\"" {  } { { "CPU5STAGE.v" "FA" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629646 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwardb.v 1 1 " "Using design file forwardb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardB " "Found entity 1: forwardB" {  } { { "forwardb.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629661 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731867629661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardB forwardB:FB " "Elaborating entity \"forwardB\" for hierarchy \"forwardB:FB\"" {  } { { "CPU5STAGE.v" "FB" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629662 ""}
{ "Warning" "WSGN_SEARCH_FILE" "forwardc.v 1 1 " "Using design file forwardc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 forwardC " "Found entity 1: forwardC" {  } { { "forwardc.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/forwardc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629680 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731867629680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardC forwardC:FC " "Elaborating entity \"forwardC\" for hierarchy \"forwardC:FC\"" {  } { { "CPU5STAGE.v" "FC" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_stage IF_stage:if_stage " "Elaborating entity \"IF_stage\" for hierarchy \"IF_stage:if_stage\"" {  } { { "CPU5STAGE.v" "if_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_8x1 IF_stage:if_stage\|MUX_8x1:pc_src_mux " "Elaborating entity \"MUX_8x1\" for hierarchy \"IF_stage:if_stage\|MUX_8x1:pc_src_mux\"" {  } { { "IF_stage.v" "pc_src_mux" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITWISEand3 IF_stage:if_stage\|MUX_8x1:pc_src_mux\|BITWISEand3:sel0 " "Elaborating entity \"BITWISEand3\" for hierarchy \"IF_stage:if_stage\|MUX_8x1:pc_src_mux\|BITWISEand3:sel0\"" {  } { { "MUX_8x1.v" "sel0" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_8x1.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register IF_stage:if_stage\|PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"IF_stage:if_stage\|PC_register:pc_reg\"" {  } { { "IF_stage.v" "pc_reg" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IF_stage:if_stage\|IM:inst_mem " "Elaborating entity \"IM\" for hierarchy \"IF_stage:if_stage\|IM:inst_mem\"" {  } { { "IF_stage.v" "inst_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629691 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.data_a 0 IM.v(32) " "Net \"InstMem.data_a\" at IM.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731867629692 "|CPU5STAGE|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.waddr_a 0 IM.v(32) " "Net \"InstMem.waddr_a\" at IM.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731867629692 "|CPU5STAGE|IF_stage:if_stage|IM:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "InstMem.we_a 0 IM.v(32) " "Net \"InstMem.we_a\" at IM.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731867629692 "|CPU5STAGE|IF_stage:if_stage|IM:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_or_Jump_TargGen IF_stage:if_stage\|Branch_or_Jump_TargGen:new_PC " "Elaborating entity \"Branch_or_Jump_TargGen\" for hierarchy \"IF_stage:if_stage\|Branch_or_Jump_TargGen:new_PC\"" {  } { { "IF_stage.v" "new_PC" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IF_stage.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_buffer IF_ID_buffer:if_id_buffer " "Elaborating entity \"IF_ID_buffer\" for hierarchy \"IF_ID_buffer:if_id_buffer\"" {  } { { "CPU5STAGE.v" "if_id_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_stage ID_stage:id_stage " "Elaborating entity \"ID_stage\" for hierarchy \"ID_stage:id_stage\"" {  } { { "CPU5STAGE.v" "id_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ID_stage.v(40) " "Verilog HDL assignment warning at ID_stage.v(40): truncated value with size 32 to match size of target (3)" {  } { { "ID_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629698 "|CPU5STAGE|ID_stage:id_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE ID_stage:id_stage\|REG_FILE:reg_file " "Elaborating entity \"REG_FILE\" for hierarchy \"ID_stage:id_stage\|REG_FILE:reg_file\"" {  } { { "ID_stage.v" "reg_file" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629699 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i REG_FILE.v(19) " "Verilog HDL Always Construct warning at REG_FILE.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "REG_FILE.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/REG_FILE.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731867629704 "|CPU5STAGE|ID_stage:id_stage|REG_FILE:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immed_Gen_unit ID_stage:id_stage\|Immed_Gen_unit:immed_gen " "Elaborating entity \"Immed_Gen_unit\" for hierarchy \"ID_stage:id_stage\|Immed_Gen_unit:immed_gen\"" {  } { { "ID_stage.v" "immed_gen" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "37 32 Immed_Gen_unit.v(28) " "Verilog HDL assignment warning at Immed_Gen_unit.v(28): truncated value with size 37 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629705 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(33) " "Verilog HDL assignment warning at Immed_Gen_unit.v(33): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629705 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "58 32 Immed_Gen_unit.v(36) " "Verilog HDL assignment warning at Immed_Gen_unit.v(36): truncated value with size 58 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629705 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 Immed_Gen_unit.v(39) " "Verilog HDL assignment warning at Immed_Gen_unit.v(39): truncated value with size 48 to match size of target (32)" {  } { { "Immed_Gen_unit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/Immed_Gen_unit.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629705 "|PLCPU|CPU5STAGE:cpu|ID_stage:id_stage|Immed_Gen_unit:immed_gen"}
{ "Warning" "WSGN_SEARCH_FILE" "branchresolver.v 1 1 " "Using design file branchresolver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BranchResolver " "Found entity 1: BranchResolver" {  } { { "branchresolver.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731867629720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchResolver ID_stage:id_stage\|BranchResolver:BR " "Elaborating entity \"BranchResolver\" for hierarchy \"ID_stage:id_stage\|BranchResolver:BR\"" {  } { { "ID_stage.v" "BR" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branchresolver.v(13) " "Verilog HDL assignment warning at branchresolver.v(13): truncated value with size 32 to match size of target (1)" {  } { { "branchresolver.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629721 "|CPU5STAGE|ID_stage:id_stage|BranchResolver:BR"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 branchresolver.v(15) " "Verilog HDL assignment warning at branchresolver.v(15): truncated value with size 32 to match size of target (3)" {  } { { "branchresolver.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/branchresolver.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629721 "|CPU5STAGE|ID_stage:id_stage|BranchResolver:BR"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit ID_stage:id_stage\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"ID_stage:id_stage\|control_unit:cu\"" {  } { { "ID_stage.v" "cu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629722 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stalldetectionunit.v 1 1 " "Using design file stalldetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 StallDetectionUnit " "Found entity 1: StallDetectionUnit" {  } { { "stalldetectionunit.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/stalldetectionunit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867629738 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1731867629738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StallDetectionUnit ID_stage:id_stage\|StallDetectionUnit:SDU " "Elaborating entity \"StallDetectionUnit\" for hierarchy \"ID_stage:id_stage\|StallDetectionUnit:SDU\"" {  } { { "ID_stage.v" "SDU" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_stage.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_buffer ID_EX_buffer:id_ex_buffer " "Elaborating entity \"ID_EX_buffer\" for hierarchy \"ID_EX_buffer:id_ex_buffer\"" {  } { { "CPU5STAGE.v" "id_ex_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_stage EX_stage:ex_stage " "Elaborating entity \"EX_stage\" for hierarchy \"EX_stage:ex_stage\"" {  } { { "CPU5STAGE.v" "ex_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 EX_stage.v(57) " "Verilog HDL assignment warning at EX_stage.v(57): truncated value with size 32 to match size of target (1)" {  } { { "EX_stage.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629745 "|CPU5STAGE|EX_stage:ex_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_4x1 EX_stage:ex_stage\|MUX_4x1:alu_oper1 " "Elaborating entity \"MUX_4x1\" for hierarchy \"EX_stage:ex_stage\|MUX_4x1:alu_oper1\"" {  } { { "EX_stage.v" "alu_oper1" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BITWISEand2 EX_stage:ex_stage\|MUX_4x1:alu_oper1\|BITWISEand2:sel0 " "Elaborating entity \"BITWISEand2\" for hierarchy \"EX_stage:ex_stage\|MUX_4x1:alu_oper1\|BITWISEand2:sel0\"" {  } { { "MUX_4x1.v" "sel0" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MUX_4x1.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EX_stage:ex_stage\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"EX_stage:ex_stage\|ALU:alu\"" {  } { { "EX_stage.v" "alu" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(46) " "Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(50) " "Verilog HDL assignment warning at ALU.v(50): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(25) " "Verilog HDL Case Statement warning at ALU.v(25): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CF ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"CF\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "res ALU.v(25) " "Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable \"res\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[0\] ALU.v(25) " "Inferred latch for \"res\[0\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[1\] ALU.v(25) " "Inferred latch for \"res\[1\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[2\] ALU.v(25) " "Inferred latch for \"res\[2\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[3\] ALU.v(25) " "Inferred latch for \"res\[3\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[4\] ALU.v(25) " "Inferred latch for \"res\[4\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[5\] ALU.v(25) " "Inferred latch for \"res\[5\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[6\] ALU.v(25) " "Inferred latch for \"res\[6\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[7\] ALU.v(25) " "Inferred latch for \"res\[7\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[8\] ALU.v(25) " "Inferred latch for \"res\[8\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629753 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[9\] ALU.v(25) " "Inferred latch for \"res\[9\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[10\] ALU.v(25) " "Inferred latch for \"res\[10\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[11\] ALU.v(25) " "Inferred latch for \"res\[11\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[12\] ALU.v(25) " "Inferred latch for \"res\[12\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[13\] ALU.v(25) " "Inferred latch for \"res\[13\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[14\] ALU.v(25) " "Inferred latch for \"res\[14\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[15\] ALU.v(25) " "Inferred latch for \"res\[15\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[16\] ALU.v(25) " "Inferred latch for \"res\[16\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[17\] ALU.v(25) " "Inferred latch for \"res\[17\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[18\] ALU.v(25) " "Inferred latch for \"res\[18\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[19\] ALU.v(25) " "Inferred latch for \"res\[19\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[20\] ALU.v(25) " "Inferred latch for \"res\[20\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[21\] ALU.v(25) " "Inferred latch for \"res\[21\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[22\] ALU.v(25) " "Inferred latch for \"res\[22\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[23\] ALU.v(25) " "Inferred latch for \"res\[23\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[24\] ALU.v(25) " "Inferred latch for \"res\[24\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[25\] ALU.v(25) " "Inferred latch for \"res\[25\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[26\] ALU.v(25) " "Inferred latch for \"res\[26\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[27\] ALU.v(25) " "Inferred latch for \"res\[27\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[28\] ALU.v(25) " "Inferred latch for \"res\[28\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[29\] ALU.v(25) " "Inferred latch for \"res\[29\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[30\] ALU.v(25) " "Inferred latch for \"res\[30\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "res\[31\] ALU.v(25) " "Inferred latch for \"res\[31\]\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.v(25) " "Inferred latch for \"CF\" at ALU.v(25)" {  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629754 "|CPU5STAGE|EX_stage:ex_stage|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_OPER EX_stage:ex_stage\|ALU_OPER:alu_oper " "Elaborating entity \"ALU_OPER\" for hierarchy \"EX_stage:ex_stage\|ALU_OPER:alu_oper\"" {  } { { "EX_stage.v" "alu_oper" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/EX_stage.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629755 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_OPER.v(25) " "Verilog HDL Case Statement warning at ALU_OPER.v(25): incomplete case statement has no default case item" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OP ALU_OPER.v(25) " "Verilog HDL Always Construct warning at ALU_OPER.v(25): inferring latch(es) for variable \"ALU_OP\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[0\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[0\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[1\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[1\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[2\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[2\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OP\[3\] ALU_OPER.v(25) " "Inferred latch for \"ALU_OP\[3\]\" at ALU_OPER.v(25)" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867629756 "|PLCPU|CPU5STAGE:cpu|EX_stage:ex_stage|ALU_OPER:alu_oper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_buffer EX_MEM_buffer:ex_mem_buffer " "Elaborating entity \"EX_MEM_buffer\" for hierarchy \"EX_MEM_buffer:ex_mem_buffer\"" {  } { { "CPU5STAGE.v" "ex_mem_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_stage MEM_stage:mem_stage " "Elaborating entity \"MEM_stage\" for hierarchy \"MEM_stage:mem_stage\"" {  } { { "CPU5STAGE.v" "mem_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MEM_stage:mem_stage\|DM:data_mem " "Elaborating entity \"DM\" for hierarchy \"MEM_stage:mem_stage\|DM:data_mem\"" {  } { { "MEM_stage.v" "data_mem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/MEM_stage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_buffer MEM_WB_buffer:mem_wb_buffer " "Elaborating entity \"MEM_WB_buffer\" for hierarchy \"MEM_WB_buffer:mem_wb_buffer\"" {  } { { "CPU5STAGE.v" "mem_wb_buffer" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_stage WB_stage:wb_stage " "Elaborating entity \"WB_stage\" for hierarchy \"WB_stage:wb_stage\"" {  } { { "CPU5STAGE.v" "wb_stage" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/CPU5STAGE.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867629766 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "IF_stage:if_stage\|IM:inst_mem\|InstMem " "RAM logic \"IF_stage:if_stage\|IM:inst_mem\|InstMem\" is uninferred due to asynchronous read logic" {  } { { "IM.v" "InstMem" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/IM.v" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1731867630435 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731867630435 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/db/PLCPU.ram0_IM_936.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/db/PLCPU.ram0_IM_936.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1731867630449 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEM_stage:mem_stage\|DM:data_mem\|data_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEM_stage:mem_stage\|DM:data_mem\|data_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731867631735 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731867631735 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731867631735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEM_stage:mem_stage\|DM:data_mem\|altsyncram:data_mem_rtl_0 " "Elaborated megafunction instantiation \"MEM_stage:mem_stage\|DM:data_mem\|altsyncram:data_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867631789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEM_stage:mem_stage\|DM:data_mem\|altsyncram:data_mem_rtl_0 " "Instantiated megafunction \"MEM_stage:mem_stage\|DM:data_mem\|altsyncram:data_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731867631789 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731867631789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731867631827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867631827 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[0\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632311 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[1\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632311 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632311 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[2\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[3\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[4\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[5\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[6\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[7\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[8\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[9\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[10\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[11\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[12\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[13\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632312 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[14\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[15\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[16\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[17\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[18\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[19\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[20\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[21\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[22\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[23\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[24\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[25\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[26\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[27\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[28\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[29\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[30\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632313 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632313 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU:alu\|res\[31\] " "Latch EX_stage:ex_stage\|ALU:alu\|res\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\]" {  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632314 ""}  } { { "ALU.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\] " "Latch EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632314 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] " "Latch EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_buffer:id_ex_buffer\|EX_opcode\[5\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer\|EX_opcode\[5\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632314 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[0\] " "Latch EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632314 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632314 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[1\] " "Latch EX_stage:ex_stage\|ALU_OPER:alu_oper\|ALU_OP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal ID_EX_buffer:id_ex_buffer\|EX_opcode\[4\]" {  } { { "ID_EX_buffer.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ID_EX_buffer.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1731867632314 ""}  } { { "ALU_OPER.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/ALU_OPER.v" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1731867632314 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "PC_register.v" "" { Text "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PC_register.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731867632324 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731867632324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731867633825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.map.smsg " "Generated suppressed messages file D:/GitHub Repos/JoSDC-SSOOO-CPU/PL_CPU_FPGA/PL_CPU_FPGA/PLCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867636915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731867637139 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731867637139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4321 " "Implemented 4321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731867637373 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731867637373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4223 " "Implemented 4223 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731867637373 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731867637373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731867637373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731867637402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 17 21:20:37 2024 " "Processing ended: Sun Nov 17 21:20:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731867637402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731867637402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731867637402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731867637402 ""}
