<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1031</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:14px;font-family:Times;color:#0860a8;}
	.ft06{font-size:18px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1031-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1031.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3B&#160;22-27</p>
<p style="position:absolute;top:47px;left:657px;white-space:nowrap" class="ft01">ARCHITECTURE&#160;COMPATIBILITY</p>
<p style="position:absolute;top:98px;left:69px;white-space:nowrap" class="ft02">22.27.1&#160;&#160;Software&#160;Visible Differences Between the Local APIC and the 82489DX</p>
<p style="position:absolute;top:129px;left:69px;white-space:nowrap" class="ft03">The&#160;following features&#160;in the&#160;local&#160;APIC features&#160;differ&#160;from those&#160;found&#160;in the&#160;82489DX external&#160;APIC:</p>
<p style="position:absolute;top:151px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:151px;left:95px;white-space:nowrap" class="ft07">When the&#160;local APIC is&#160;disabled&#160;by&#160;clearing&#160;the APIC software&#160;enable/disable flag in the&#160;spurious-interrupt&#160;<br/>vector MSR,&#160;the&#160;state&#160;of&#160;its internal registers&#160;are unaffected, except that&#160;the mask bits&#160;in&#160;the LVT are all set to&#160;<br/>block local interrupts to&#160;the processor.&#160;Also, the local APIC&#160;ceases&#160;accepting IPIs except for&#160;INIT, SMI, NMI,&#160;and&#160;<br/>start-up IPIs.&#160;In the&#160;82489DX, when&#160;the&#160;local unit&#160;is disabled, all&#160;the&#160;internal&#160;registers including&#160;the IRR,&#160;ISR&#160;<br/>and TMR are&#160;cleared&#160;and&#160;the mask bits in the LVT&#160;are set.&#160;In this state, the 82489DX&#160;local unit will accept&#160;only&#160;<br/>the reset deassert&#160;message.</p>
<p style="position:absolute;top:256px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:256px;left:95px;white-space:nowrap" class="ft07">In the&#160;local&#160;APIC,&#160;NMI&#160;and INIT (except&#160;for INIT&#160;deassert) are&#160;always treated&#160;as edge&#160;triggered&#160;interrupts,&#160;<br/>even&#160;if programmed otherwise. In&#160;the 82489DX,&#160;these interrupts are&#160;always&#160;level triggered.&#160;</p>
<p style="position:absolute;top:295px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:295px;left:95px;white-space:nowrap" class="ft07">In the local APIC, IPIs generated through&#160;the&#160;ICR are always treated as edge triggered (except INIT Deassert).&#160;<br/>In the&#160;82489DX,&#160;the ICR can&#160;be&#160;used&#160;to generate&#160;either&#160;edge&#160;or&#160;level triggered&#160;IPIs.&#160;</p>
<p style="position:absolute;top:334px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:334px;left:95px;white-space:nowrap" class="ft03">In the&#160;local&#160;APIC,&#160;the&#160;logical destination register&#160;supports&#160;8 bits; in&#160;the&#160;82489DX,&#160;it supports 32&#160;bits.&#160;</p>
<p style="position:absolute;top:356px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:357px;left:95px;white-space:nowrap" class="ft03">In the&#160;local&#160;APIC, the&#160;APIC ID register&#160;is 4&#160;bits wide; in the&#160;82489DX,&#160;it is&#160;8&#160;bits wide.</p>
<p style="position:absolute;top:379px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:379px;left:95px;white-space:nowrap" class="ft07">The&#160;remote&#160;read&#160;delivery mode&#160;provided&#160;in the&#160;82489DX and&#160;local APIC for Pentium processors is&#160;not&#160;<br/>supported in the local&#160;APIC in&#160;the Pentium&#160;4,&#160;Intel Xeon, and P6 family&#160;processors.</p>
<p style="position:absolute;top:418px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:418px;left:95px;white-space:nowrap" class="ft07">For the&#160;82489DX,&#160;in&#160;the&#160;lowest priority delivery&#160;mode,&#160;all the&#160;target&#160;local&#160;APICs specified&#160;by the&#160;destination&#160;<br/>field&#160;participate in the&#160;lowest priority&#160;arbitration. For&#160;the local&#160;APIC, only those&#160;local APICs which&#160;have&#160;free&#160;<br/>interrupt&#160;slots will participate&#160;in the&#160;lowest priority&#160;arbitration.</p>
<p style="position:absolute;top:502px;left:69px;white-space:nowrap" class="ft02">22.27.2&#160;&#160;New Features Incorporated in the Local APIC for the P6&#160;Family</p>
<p style="position:absolute;top:509px;left:652px;white-space:nowrap" class="ft05">&#160;</p>
<p style="position:absolute;top:502px;left:657px;white-space:nowrap" class="ft02">and Pentium&#160;</p>
<p style="position:absolute;top:523px;left:149px;white-space:nowrap" class="ft02">Processors</p>
<p style="position:absolute;top:553px;left:69px;white-space:nowrap" class="ft07">The local APIC in the Pentium and P6&#160;family processors have&#160;the following&#160;new features not found in the 82489DX&#160;<br/>external APIC.</p>
<p style="position:absolute;top:592px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:592px;left:95px;white-space:nowrap" class="ft03">Cluster addressing is&#160;supported in logical destination mode.</p>
<p style="position:absolute;top:614px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:615px;left:95px;white-space:nowrap" class="ft03">Focus&#160;processor&#160;checking&#160;can&#160;be enabled/disabled.</p>
<p style="position:absolute;top:637px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:637px;left:95px;white-space:nowrap" class="ft03">Interrupt&#160;input signal polarity&#160;can be&#160;programmed&#160;for&#160;the LINT0&#160;and LINT1&#160;pins.</p>
<p style="position:absolute;top:659px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:660px;left:95px;white-space:nowrap" class="ft03">An&#160;SMI IPI is&#160;supported through the&#160;ICR&#160;and&#160;I/O redirection table.</p>
<p style="position:absolute;top:682px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:682px;left:95px;white-space:nowrap" class="ft03">An&#160;error status&#160;register is&#160;incorporated into the LVT&#160;to log&#160;and report APIC errors.</p>
<p style="position:absolute;top:706px;left:69px;white-space:nowrap" class="ft07">In the&#160;P6&#160;family processors, the&#160;local APIC incorporates&#160;an additional&#160;LVT register to&#160;handle&#160;performance moni-<br/>toring counter&#160;interrupts.</p>
<p style="position:absolute;top:773px;left:69px;white-space:nowrap" class="ft02">22.27.3&#160;&#160;New Features Incorporated in the Local APIC of&#160;the Pentium 4 and Intel Xeon&#160;</p>
<p style="position:absolute;top:794px;left:149px;white-space:nowrap" class="ft02">Processors</p>
<p style="position:absolute;top:825px;left:69px;white-space:nowrap" class="ft07">The local APIC in the Pentium 4 and Intel Xeon processors has&#160;the following new&#160;features not found in&#160;the P6&#160;family&#160;<br/>and Pentium processors and&#160;in the&#160;82489DX.</p>
<p style="position:absolute;top:863px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:864px;left:95px;white-space:nowrap" class="ft03">The&#160;local APIC ID is&#160;extended&#160;to&#160;8&#160;bits.</p>
<p style="position:absolute;top:886px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:886px;left:95px;white-space:nowrap" class="ft03">An thermal&#160;sensor register&#160;is incorporated&#160;into&#160;the LVT&#160;to handle thermal&#160;sensor interrupts.&#160;</p>
<p style="position:absolute;top:908px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:909px;left:95px;white-space:nowrap" class="ft03">The&#160;the ability&#160;to deliver lowest-priority&#160;interrupts to&#160;a focus processor is&#160;no&#160;longer&#160;supported.</p>
<p style="position:absolute;top:931px;left:69px;white-space:nowrap" class="ft04">•</p>
<p style="position:absolute;top:931px;left:95px;white-space:nowrap" class="ft03">The&#160;flat&#160;cluster logical destination mode&#160;is not&#160;supported.</p>
<p style="position:absolute;top:987px;left:69px;white-space:nowrap" class="ft06">22.28&#160;&#160;TASK SWITCHING AND TSS</p>
<p style="position:absolute;top:1023px;left:69px;white-space:nowrap" class="ft07">This section identifies&#160;the&#160;implementation differences of&#160;task&#160;switching, additions to&#160;the TSS and the&#160;handling of&#160;<br/>TSSs and TSS segment selectors.</p>
</div>
</body>
</html>
