DIR 32faa9933ccff0f0736cc88f83a5df8a
--- arith-rand.c.{atmega128}.{3}.{vanilla}.s	2020-08-05 18:46:29.333324626 +0000
+++ arith-rand.c.{atmega128}.{3}.{ccmode}.s	2020-08-05 18:46:28.705320348 +0000
@@ -149,6 +149,8 @@
 	add r30,r24
 	adc r31,r25
 	sbiw r24,0
+	cpc r26,__zero_reg__
+	cpc r27,__zero_reg__
 	brne .L14
 .L4:
 	sts seed.0,r18
@@ -190,8 +192,8 @@
 	lds r13,seed.0+1
 	lds r14,seed.0+2
 	lds r15,seed.0+3
-	mov r3,__zero_reg__
-	mov r2,__zero_reg__
+	ldi r17,0
+	ldi r16,0
 .L36:
 	ldi r31,0
 	ldi r30,0
@@ -200,7 +202,7 @@
 	movw r10,r8
 	rjmp .L18
 .L71:
-	mov r0,r20
+	mov r0,r24
 	rjmp 2f
 	1:
 	lsl r8
@@ -210,17 +212,18 @@
 	2:
 	dec r0
 	brpl 1b
-	sbrs r16,0
+	sbrs r20,0
 	rjmp .L17
-	ldi r24,lo8(1)
-	ldi r25,0
+	ldi r20,lo8(1)
+	ldi r21,0
 	rjmp 2f
 	1:
-	lsl r24
-	rol r25
+	lsl r20
+	rol r21
 	2:
-	dec r20
+	dec r24
 	brpl 1b
+	movw r24,r20
 	sbiw r24,1
 	mov __tmp_reg__,r25
 	lsl r0
@@ -250,24 +253,25 @@
 	adc r13,r18
 	adc r14,__zero_reg__
 	adc r15,__zero_reg__
-	clr r19
-	mov r18,r15
-	mov r17,r14
-	mov r16,r13
-	movw r22,r18
-	movw r20,r16
-	asr r23
-	ror r22
-	ror r21
-	ror r20
-	andi r20,15
-	clr r21
-	clr r22
 	clr r23
+	mov r22,r15
+	mov r21,r14
+	mov r20,r13
+	movw r26,r22
 	movw r24,r20
-	add r30,r20
-	adc r31,r21
-	or r24,r25
+	asr r27
+	ror r26
+	ror r25
+	ror r24
+	andi r24,15
+	clr r25
+	clr r26
+	clr r27
+	add r30,r24
+	adc r31,r25
+	sbiw r24,0
+	cpc r26,__zero_reg__
+	cpc r27,__zero_reg__
 	breq .+2
 	rjmp .L71
 .L16:
@@ -278,7 +282,7 @@
 	movw r6,r4
 	rjmp .L21
 .L72:
-	mov r0,r20
+	mov r0,r24
 	rjmp 2f
 	1:
 	lsl r4
@@ -288,17 +292,18 @@
 	2:
 	dec r0
 	brpl 1b
-	sbrs r16,0
+	sbrs r20,0
 	rjmp .L20
-	ldi r24,lo8(1)
-	ldi r25,0
+	ldi r22,lo8(1)
+	ldi r23,0
 	rjmp 2f
 	1:
-	lsl r24
-	rol r25
+	lsl r22
+	rol r23
 	2:
-	dec r20
+	dec r24
 	brpl 1b
+	movw r24,r22
 	sbiw r24,1
 	mov __tmp_reg__,r25
 	lsl r0
@@ -322,30 +327,31 @@
 	call __mulsi3
 	movw r12,r22
 	movw r14,r24
-	ldi r19,57
-	add r12,r19
-	ldi r19,48
-	adc r13,r19
+	ldi r21,57
+	add r12,r21
+	ldi r21,48
+	adc r13,r21
 	adc r14,__zero_reg__
 	adc r15,__zero_reg__
-	clr r19
-	mov r18,r15
-	mov r17,r14
-	mov r16,r13
-	movw r22,r18
-	movw r20,r16
-	asr r23
-	ror r22
-	ror r21
-	ror r20
-	andi r20,15
-	clr r21
-	clr r22
 	clr r23
+	mov r22,r15
+	mov r21,r14
+	mov r20,r13
+	movw r26,r22
 	movw r24,r20
-	add r30,r20
-	adc r31,r21
-	or r24,r25
+	asr r27
+	ror r26
+	ror r25
+	ror r24
+	andi r24,15
+	clr r25
+	clr r26
+	clr r27
+	add r30,r24
+	adc r31,r25
+	sbiw r24,0
+	cpc r26,__zero_reg__
+	cpc r27,__zero_reg__
 	breq .+2
 	rjmp .L72
 .L19:
@@ -365,11 +371,11 @@
 	or r24,r26
 	or r24,r27
 	brne .L23
-	ldi r20,-1
-	cp r4,r20
-	cpc r5,r20
-	cpc r6,r20
-	cpc r7,r20
+	ldi r23,-1
+	cp r4,r23
+	cpc r5,r23
+	cpc r6,r23
+	cpc r7,r23
 	brne .+2
 	rjmp .L22
 .L23:
@@ -384,19 +390,17 @@
 	std Y+4,r25
 	sbrs r25,7
 	rjmp .L25
-	movw r26,r24
-	movw r24,r22
-	com r27
-	com r26
 	com r25
-	neg r24
+	com r24
+	com r23
+	neg r22
+	sbci r23,lo8(-1)
+	sbci r24,lo8(-1)
 	sbci r25,lo8(-1)
-	sbci r26,lo8(-1)
-	sbci r27,lo8(-1)
-	std Y+1,r24
-	std Y+2,r25
-	std Y+3,r26
-	std Y+4,r27
+	std Y+1,r22
+	std Y+2,r23
+	std Y+3,r24
+	std Y+4,r25
 .L25:
 	movw r26,r6
 	movw r24,r4
@@ -462,12 +466,15 @@
 	call __udivmodqi4
 	mov r20,r25
 	ldi r21,0
+	movw r22,r20
 	mul r24,r4
-	add r20,r0
-	adc r21,r1
+	add r22,r0
+	adc r23,r1
 	clr __zero_reg__
-	cp r8,r20
-	cpc __zero_reg__,r21
+	mov r20,r8
+	ldi r21,0
+	cp r22,r20
+	cpc r23,r21
 	brne .L35
 	mov r24,r8
 	lsl r8
@@ -491,13 +498,11 @@
 	cpse r24,r19
 	rjmp .L35
 .L22:
-	ldi r21,-1
-	sub r2,r21
-	sbc r3,r21
-	ldi r24,-24
-	cp r2,r24
-	ldi r24,3
-	cpc r3,r24
+	subi r16,-1
+	sbci r17,-1
+	cpi r16,-24
+	ldi r23,3
+	cpc r17,r23
 	breq .+2
 	rjmp .L36
 	sts seed.0,r12
