## ###################################################################
##
## Copyright 2023 NXP
##
## Redistribution and use in source and binary forms, with or without modification,
## are permitted provided that the following conditions are met:
##
## o Redistributions of source code must retain the above copyright notice, this list
##   of conditions and the following disclaimer.
##
## o Redistributions in binary form must reproduce the above copyright notice, this
##   list of conditions and the following disclaimer in the documentation and/or
##   other materials provided with the distribution.
##
## o Neither the name of the copyright holder nor the names of its
##   contributors may be used to endorse or promote products derived from this
##   software without specific prior written permission.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
## ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
## WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
## DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
## ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
## (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
## LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
## ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
## (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
## SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
##
##
## ###################################################################

# SM configuration data file for MX95 CCMSRCGPCMIX

#==========================================================================#
# Resources                                                                #
#==========================================================================#

# Clocks

ARM_PLL:            CLK_ARMPLL_VCO, \
                    CLK_ARMPLL_PFD0_UNGATED, CLK_ARMPLL_PFD0, \
                    CLK_ARMPLL_PFD1_UNGATED, CLK_ARMPLL_PFD1, \
                    CLK_ARMPLL_PFD2_UNGATED, CLK_ARMPLL_PFD2, \
                    CLK_ARMPLL_PFD3_UNGATED, CLK_ARMPLL_PFD3
AUDIO_PLL1:         CLK_AUDIOPLL1, CLK_AUDIOPLL1_VCO
AUDIO_PLL2:         CLK_AUDIOPLL2, CLK_AUDIOPLL2_VCO
CLOCK_DISP1PIX:     CLK_DISP1PIX       
CLOCK_DISP2PIX:     CLK_DISP2PIX       
CLOCK_DISP3PIX:     CLK_DISP3PIX       
CLOCK_EXT:          CLK_EXT, CLK_EXT_GPR_SEL
CLOCK_EXT1:         CLK_EXT1, DAISY_EXT1_CLK              
CLOCK_EXT2:         CLK_EXT2
CLOCK_HSIOPCIEAUX:  CLK_HSIOPCIEAUX    
CLOCK_OUT1:         CLK_CCMCKO1
CLOCK_OUT2:         CLK_CCMCKO2
CLOCK_OUT3:         CLK_CCMCKO3
CLOCK_OUT4:         CLK_CCMCKO4
CLOCK_USBPHYBURUNIN: CLK_USBPHYBURUNIN  
CLOCK_VPUDSP:       CLK_VPUDSP         
DRAM_PLL:           CLK_DRAMPLL, CLK_DRAMPLL_VCO
HSIO_PLL:           CLK_HSIOPLL, CLK_HSIOPLL_VCO    
LDB_PLL:            CLK_LDBPLL, CLK_LDBPLL_VCO     
VIDEO_PLL1:         CLK_VIDEOPLL1, CLK_VIDEOPLL1_VCO

# AIPS Peripheral Bridge 1

CCM:                PD_CCMSRCGPC, MBC_A0=0.69
SRC:                PD_CCMSRCGPC, MBC_A0=0.70
GPC:                PD_CCMSRCGPC, MBC_A0=0.71
TCU_CCM:            PD_CCMSRCGPC, MBC_A0=0.77

