##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_3
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_3                    | Frequency: 64.14 MHz  | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 64.47 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock              | Frequency: 49.10 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_3        Clock_3        1.7e+010         -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK      Clock_3        41666.7          26155        N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.08333e+006     1062965      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
Button(0)_PAD  19468         Clock_3:R         
Rx_1(0)_PAD    29066         UART_IntClock:R   


                       3.2::Clock to Out
                       -----------------

Port Name           Clock to Out  Clock Name:Phase             
------------------  ------------  ---------------------------  
LED(0)_PAD          40211         Clock_3:R                    
Tx_1(0)_PAD         34404         UART_IntClock:R              
i2c_scl(0)_PAD:out  19432         CyBUS_CLK(fixed-function):R  
i2c_sda(0)_PAD:out  19742         CyBUS_CLK(fixed-function):R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 64.14 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_3/main_5
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999984408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_3/main_5  macrocell42  10832  12082  16999984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 64.47 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : \Centr:c\/main_1
Capture Clock  : \Centr:c\/clock_0
Path slack     : 26155p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
\Centr:c\/main_1                            macrocell49    3694  12002  26155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 49.10 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1062965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16898
-------------------------------------   ----- 
End-of-path arrival time (ps)           16898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q              macrocell79     1250   1250  1062965  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell23     5730   6980  1062965  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23     3350  10330  1062965  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6568  16898  1062965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : \Centr:c\/main_1
Capture Clock  : \Centr:c\/clock_0
Path slack     : 26155p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
\Centr:c\/main_1                            macrocell49    3694  12002  26155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1


5.2::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1062965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16898
-------------------------------------   ----- 
End-of-path arrival time (ps)           16898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q              macrocell79     1250   1250  1062965  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell23     5730   6980  1062965  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23     3350  10330  1062965  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6568  16898  1062965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_3/main_5
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999984408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_3/main_5  macrocell42  10832  12082  16999984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : \Centr:c\/main_1
Capture Clock  : \Centr:c\/clock_0
Path slack     : 26155p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
\Centr:c\/main_1                            macrocell49    3694  12002  26155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_0/main_1
Capture Clock  : Net_784_0/clock_0
Path slack     : 26155p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12002
-------------------------------------   ----- 
End-of-path arrival time (ps)           12002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_0/main_1                            macrocell56    3694  12002  26155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_7/main_1
Capture Clock  : Net_784_7/clock_0
Path slack     : 26173p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_7/main_1                            macrocell48    3675  11983  26173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_6/main_1
Capture Clock  : Net_784_6/clock_0
Path slack     : 26173p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_6/main_1                            macrocell50    3675  11983  26173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_5/main_1
Capture Clock  : Net_784_5/clock_0
Path slack     : 26173p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11983
-------------------------------------   ----- 
End-of-path arrival time (ps)           11983
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_5/main_1                            macrocell51    3675  11983  26173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : \Centr:d\/main_1
Capture Clock  : \Centr:d\/clock_0
Path slack     : 26202p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11955
-------------------------------------   ----- 
End-of-path arrival time (ps)           11955
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
\Centr:d\/main_1                            macrocell58    3659  11955  26202  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_7/main_1
Capture Clock  : Net_597_7/clock_0
Path slack     : 27086p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_7/main_1                            macrocell57    2775  11070  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_6/main_1
Capture Clock  : Net_597_6/clock_0
Path slack     : 27086p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_6/main_1                            macrocell59    2775  11070  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_5/main_1
Capture Clock  : Net_597_5/clock_0
Path slack     : 27086p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_5/main_1                            macrocell60    2775  11070  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_4/main_1
Capture Clock  : Net_597_4/clock_0
Path slack     : 27086p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_4/main_1                            macrocell61    2775  11070  27086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_3/main_1
Capture Clock  : Net_597_3/clock_0
Path slack     : 27089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_3/main_1                            macrocell62    2772  11067  27089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_2/main_1
Capture Clock  : Net_597_2/clock_0
Path slack     : 27089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_2/main_1                            macrocell63    2772  11067  27089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_1/main_1
Capture Clock  : Net_597_1/clock_0
Path slack     : 27089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_1/main_1                            macrocell64    2772  11067  27089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_0
Path End       : Net_597_0/main_1
Capture Clock  : Net_597_0/clock_0
Path slack     : 27089p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11067
-------------------------------------   ----- 
End-of-path arrival time (ps)           11067
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_0  controlcell2   2050   2050  26202  RISE       1
Net_870_0/main_1                            macrocell8     2896   4946  26202  RISE       1
Net_870_0/q                                 macrocell8     3350   8296  26202  RISE       1
Net_597_0/main_1                            macrocell65    2772  11067  27089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_4/main_1
Capture Clock  : Net_784_4/clock_0
Path slack     : 27228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_4/main_1                            macrocell52    2621  10929  27228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_3/main_1
Capture Clock  : Net_784_3/clock_0
Path slack     : 27228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_3/main_1                            macrocell53    2621  10929  27228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_2/main_1
Capture Clock  : Net_784_2/clock_0
Path slack     : 27228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_2/main_1                            macrocell54    2621  10929  27228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:P0_ctrl:Sync:ctrl_reg\/control_7
Path End       : Net_784_1/main_1
Capture Clock  : Net_784_1/clock_0
Path slack     : 27228p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10929
-------------------------------------   ----- 
End-of-path arrival time (ps)           10929
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:P0_ctrl:Sync:ctrl_reg\/busclk                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:P0_ctrl:Sync:ctrl_reg\/control_7  controlcell2   2050   2050  26155  RISE       1
Net_870_7/main_1                            macrocell1     2908   4958  26155  RISE       1
Net_870_7/q                                 macrocell1     3350   8308  26155  RISE       1
Net_784_1/main_1                            macrocell55    2621  10929  27228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_659/main_0
Capture Clock  : Net_659/clock_0
Path slack     : 32132p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_659/main_0                           macrocell33    3975   6025  32132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_659/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : \Centr:c\/main_0
Capture Clock  : \Centr:c\/clock_0
Path slack     : 32132p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
\Centr:c\/main_0                         macrocell49    3975   6025  32132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_0/main_0
Capture Clock  : Net_784_0/clock_0
Path slack     : 32132p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6025
-------------------------------------   ---- 
End-of-path arrival time (ps)           6025
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_0/main_0                         macrocell56    3975   6025  32132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_7/main_0
Capture Clock  : Net_784_7/clock_0
Path slack     : 32145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_7/main_0                         macrocell48    3962   6012  32145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_6/main_0
Capture Clock  : Net_784_6/clock_0
Path slack     : 32145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_6/main_0                         macrocell50    3962   6012  32145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_5/main_0
Capture Clock  : Net_784_5/clock_0
Path slack     : 32145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_5/main_0                         macrocell51    3962   6012  32145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : \Centr:d\/main_0
Capture Clock  : \Centr:d\/clock_0
Path slack     : 32145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6012
-------------------------------------   ---- 
End-of-path arrival time (ps)           6012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
\Centr:d\/main_0                         macrocell58    3962   6012  32145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_7/main_0
Capture Clock  : Net_597_7/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_7/main_0                         macrocell57    2966   5016  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_6/main_0
Capture Clock  : Net_597_6/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_6/main_0                         macrocell59    2966   5016  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_5/main_0
Capture Clock  : Net_597_5/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_5/main_0                         macrocell60    2966   5016  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_4/main_0
Capture Clock  : Net_597_4/clock_0
Path slack     : 33141p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_4/main_0                         macrocell61    2966   5016  33141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_4/main_0
Capture Clock  : Net_784_4/clock_0
Path slack     : 33145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_4/main_0                         macrocell52    2962   5012  33145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_3/main_0
Capture Clock  : Net_784_3/clock_0
Path slack     : 33145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_3/main_0                         macrocell53    2962   5012  33145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_2/main_0
Capture Clock  : Net_784_2/clock_0
Path slack     : 33145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_2/main_0                         macrocell54    2962   5012  33145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_784_1/main_0
Capture Clock  : Net_784_1/clock_0
Path slack     : 33145p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5012
-------------------------------------   ---- 
End-of-path arrival time (ps)           5012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_784_1/main_0                         macrocell55    2962   5012  33145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_3/main_0
Capture Clock  : Net_597_3/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_3/main_0                         macrocell62    2953   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_2/main_0
Capture Clock  : Net_597_2/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_2/main_0                         macrocell63    2953   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_1/main_0
Capture Clock  : Net_597_1/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_1/main_0                         macrocell64    2953   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_2
Path End       : Net_597_0/main_0
Capture Clock  : Net_597_0/clock_0
Path slack     : 33154p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5003
-------------------------------------   ---- 
End-of-path arrival time (ps)           5003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_2  controlcell1   2050   2050  32132  RISE       1
Net_597_0/main_0                         macrocell65    2953   5003  33154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_1\/main_0
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 33209p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33209  RISE       1
\Centr:state_1\/main_0                   macrocell46    2898   4948  33209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:Ctrl:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_0\/main_0
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 33209p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Setup time                                          -3510
---------------------------------------------------   ----- 
End-of-path required time (ps)                        38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4948
-------------------------------------   ---- 
End-of-path arrival time (ps)           4948
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:Ctrl:Sync:ctrl_reg\/busclk                        controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:Ctrl:Sync:ctrl_reg\/control_0  controlcell1   2050   2050  33209  RISE       1
\Centr:state_0\/main_0                   macrocell47    2898   4948  33209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:v_1\/ar_0
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:v_1\/ar_0                              macrocell34    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:v_0\/ar_0
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:v_0\/ar_0                              macrocell35    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:resetemp\/ar_0
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:resetemp\/ar_0                         macrocell36    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:parocuenta\/ar_0
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:parocuenta\/ar_0                       macrocell37    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_0/ar_0
Capture Clock  : P1_signal_0/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_0/ar_0                              macrocell45    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_1\/ar_0
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:state_1\/ar_0                          macrocell46    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:state_0\/ar_0
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5755
-------------------------------------   ---- 
End-of-path arrival time (ps)           5755
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:state_0\/ar_0                          macrocell47    3705   5755  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_659/ar_0
Capture Clock  : Net_659/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_659/ar_0                                  macrocell33    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_659/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_7/ar_0
Capture Clock  : Net_784_7/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_7/ar_0                                macrocell48    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:c\/ar_0
Capture Clock  : \Centr:c\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:c\/ar_0                                macrocell49    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_6/ar_0
Capture Clock  : Net_784_6/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_6/ar_0                                macrocell50    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_5/ar_0
Capture Clock  : Net_784_5/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_5/ar_0                                macrocell51    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_0/ar_0
Capture Clock  : Net_784_0/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_0/ar_0                                macrocell56    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : \Centr:d\/ar_0
Capture Clock  : \Centr:d\/clock_0
Path slack     : 35912p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5754
-------------------------------------   ---- 
End-of-path arrival time (ps)           5754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
\Centr:d\/ar_0                                macrocell58    3704   5754  35912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_7/ar_0
Capture Clock  : P1_signal_7/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_7/ar_0                              macrocell38    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_6/ar_0
Capture Clock  : P1_signal_6/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_6/ar_0                              macrocell39    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_5/ar_0
Capture Clock  : P1_signal_5/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_5/ar_0                              macrocell40    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_4/ar_0
Capture Clock  : P1_signal_4/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_4/ar_0                              macrocell41    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_3/ar_0
Capture Clock  : P1_signal_3/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_3/ar_0                              macrocell42    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_2/ar_0
Capture Clock  : P1_signal_2/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_2/ar_0                              macrocell43    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : P1_signal_1/ar_0
Capture Clock  : P1_signal_1/clock_0
Path slack     : 36123p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5544
-------------------------------------   ---- 
End-of-path arrival time (ps)           5544
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
P1_signal_1/ar_0                              macrocell44    3494   5544  36123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_7/ar_0
Capture Clock  : Net_597_7/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_7/ar_0                                macrocell57    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_6/ar_0
Capture Clock  : Net_597_6/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_6/ar_0                                macrocell59    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_5/ar_0
Capture Clock  : Net_597_5/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_5/ar_0                                macrocell60    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_4/ar_0
Capture Clock  : Net_597_4/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_4/ar_0                                macrocell61    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_3/ar_0
Capture Clock  : Net_597_3/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_3/ar_0                                macrocell62    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_2/ar_0
Capture Clock  : Net_597_2/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_2/ar_0                                macrocell63    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_1/ar_0
Capture Clock  : Net_597_1/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_1/ar_0                                macrocell64    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_597_0/ar_0
Capture Clock  : Net_597_0/clock_0
Path slack     : 37019p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_597_0/ar_0                                macrocell65    2597   4647  37019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_4/ar_0
Capture Clock  : Net_784_4/clock_0
Path slack     : 37020p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_4/ar_0                                macrocell52    2597   4647  37020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_3/ar_0
Capture Clock  : Net_784_3/clock_0
Path slack     : 37020p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_3/ar_0                                macrocell53    2597   4647  37020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_2/ar_0
Capture Clock  : Net_784_2/clock_0
Path slack     : 37020p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_2/ar_0                                macrocell54    2597   4647  37020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \via8bits:gnome_res:Sync:ctrl_reg\/control_0
Path End       : Net_784_1/ar_0
Capture Clock  : Net_784_1/clock_0
Path slack     : 37020p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (CyBUS_CLK:R#408000 vs. Clock_3:R#2)   41667
- Recovery time                                           0
---------------------------------------------------   ----- 
End-of-path required time (ps)                        41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\via8bits:gnome_res:Sync:ctrl_reg\/busclk                   controlcell4        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\via8bits:gnome_res:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  35912  RISE       1
Net_784_1/ar_0                                macrocell55    2597   4647  37020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1062965p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3470
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079863

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16898
-------------------------------------   ----- 
End-of-path arrival time (ps)           16898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q              macrocell79     1250   1250  1062965  RISE       1
\UART:BUART:rx_postpoll\/main_2         macrocell23     5730   6980  1062965  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell23     3350  10330  1062965  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   6568  16898  1062965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064958p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6190
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12186
-------------------------------------   ----- 
End-of-path arrival time (ps)           12186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell68     1250   1250  1064958  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell19     5294   6544  1064958  RISE       1
\UART:BUART:counter_load_not\/q                macrocell19     3350   9894  1064958  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  12186  1064958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1067486p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15348
-------------------------------------   ----- 
End-of-path arrival time (ps)           15348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1067486  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell24     6087   9667  1067486  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell24     3350  13017  1067486  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell2    2331  15348  1067486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -5360
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell22   3264   4514  1067797  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell22   3350   7864  1067797  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  10177  1067797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1067799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15034
-------------------------------------   ----- 
End-of-path arrival time (ps)           15034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067799  RISE       1
\UART:BUART:tx_status_0\/main_3                 macrocell20     4483   8063  1067799  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell20     3350  11413  1067799  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell1    3621  15034  1067799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8987
-------------------------------------   ---- 
End-of-path arrival time (ps)           8987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell76     1250   1250  1068336  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   7737   8987  1068336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1068497p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8827
-------------------------------------   ---- 
End-of-path arrival time (ps)           8827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell67     1250   1250  1065754  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   7577   8827  1068497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  1068336  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell72   8991  10241  1069582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1069582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell76   1250   1250  1068336  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell73   8991  10241  1069582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1069582p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10241
-------------------------------------   ----- 
End-of-path arrival time (ps)           10241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  1068336  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell74   8991  10241  1069582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1069593p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10230
-------------------------------------   ----- 
End-of-path arrival time (ps)           10230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  1068336  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell75   8980  10230  1069593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1069593p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10230
-------------------------------------   ----- 
End-of-path arrival time (ps)           10230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell76   1250   1250  1068336  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell80   8980  10230  1069593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1069659p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10165
-------------------------------------   ----- 
End-of-path arrival time (ps)           10165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q      macrocell78   1250   1250  1066025  RISE       1
\UART:BUART:rx_state_0\/main_8  macrocell72   8915  10165  1069659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1070211p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9613
-------------------------------------   ---- 
End-of-path arrival time (ps)           9613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell78   1250   1250  1066025  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell80   8363   9613  1070211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1070465p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9359
-------------------------------------   ---- 
End-of-path arrival time (ps)           9359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell67   1250   1250  1065754  RISE       1
\UART:BUART:txn\/main_1    macrocell66   8109   9359  1070465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070761p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067849  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6372   6562  1070761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1070762p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9061
-------------------------------------   ---- 
End-of-path arrival time (ps)           9061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070762  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell78   7121   9061  1070762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1070878p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8945
-------------------------------------   ---- 
End-of-path arrival time (ps)           8945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070878  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell78   7005   8945  1070878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1071269p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8554
-------------------------------------   ---- 
End-of-path arrival time (ps)           8554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell79   1250   1250  1062965  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell80   7304   8554  1071269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1071299p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8524
-------------------------------------   ---- 
End-of-path arrival time (ps)           8524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell79   1250   1250  1062965  RISE       1
\UART:BUART:rx_state_0\/main_10  macrocell72   7274   8524  1071299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1071382p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8441
-------------------------------------   ---- 
End-of-path arrival time (ps)           8441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell67   1250   1250  1065754  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell68   7191   8441  1071382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071578p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8245
-------------------------------------   ---- 
End-of-path arrival time (ps)           8245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1071578  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell76   6305   8245  1071578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070762  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell76   6236   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071647p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8176
-------------------------------------   ---- 
End-of-path arrival time (ps)           8176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070762  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell79   6236   8176  1071647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070878  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell76   6152   8092  1071731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1071731p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1070878  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell79   6152   8092  1071731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1072294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7530
-------------------------------------   ---- 
End-of-path arrival time (ps)           7530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell79   1250   1250  1062965  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell78   6280   7530  1072294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1072340p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7484
-------------------------------------   ---- 
End-of-path arrival time (ps)           7484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell81         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell81   1250   1250  1072340  RISE       1
\UART:BUART:rx_state_2\/main_9  macrocell75   6234   7484  1072340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072448p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7376
-------------------------------------   ---- 
End-of-path arrival time (ps)           7376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1067799  RISE       1
\UART:BUART:tx_state_0\/main_3                  macrocell68     3796   7376  1072448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1072702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell68   1250   1250  1064958  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell67   5871   7121  1072702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1072702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7121
-------------------------------------   ---- 
End-of-path arrival time (ps)           7121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell68   1250   1250  1064958  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell69   5871   7121  1072702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1072737p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067849  RISE       1
\UART:BUART:tx_state_0\/main_2               macrocell68     6896   7086  1072737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072794p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell72     1250   1250  1067797  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   3280   4530  1072794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1072854p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6970
-------------------------------------   ---- 
End-of-path arrival time (ps)           6970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell69   1250   1250  1067304  RISE       1
\UART:BUART:txn\/main_4    macrocell66   5720   6970  1072854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell68     1250   1250  1064958  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3111   4361  1072962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073185p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -6010
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q         macrocell71     1250   1250  1068180  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   2888   4138  1073185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1073196p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073196  RISE       1
\UART:BUART:txn\/main_3                macrocell66     2257   6627  1073196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_bitclk\/main_1
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1073279p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q      macrocell68   1250   1250  1064958  RISE       1
\UART:BUART:tx_bitclk\/main_1  macrocell70   5294   6544  1073279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1073377p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6446
-------------------------------------   ---- 
End-of-path arrival time (ps)           6446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell69   1250   1250  1067304  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell68   5196   6446  1073377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1073517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell67   1250   1250  1065754  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell67   5056   6306  1073517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1073517p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6306
-------------------------------------   ---- 
End-of-path arrival time (ps)           6306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell67   1250   1250  1065754  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell69   5056   6306  1073517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5747
-------------------------------------   ---- 
End-of-path arrival time (ps)           5747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q      macrocell67   1250   1250  1065754  RISE       1
\UART:BUART:tx_bitclk\/main_0  macrocell70   4497   5747  1074076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_6
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1074462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5361
-------------------------------------   ---- 
End-of-path arrival time (ps)           5361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell70   1250   1250  1074462  RISE       1
\UART:BUART:txn\/main_6   macrocell66   4111   5361  1074462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_5
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1074470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell70   1250   1250  1074462  RISE       1
\UART:BUART:tx_state_0\/main_5  macrocell68   4103   5353  1074470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell72   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell73   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075083p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell74   2801   4741  1075083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell72   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell73   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075086p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4737
-------------------------------------   ---- 
End-of-path arrival time (ps)           4737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell74   2797   4737  1075086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075087p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075083  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell75   2796   4736  1075087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_0\/main_5         macrocell72   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell73   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075088p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4735
-------------------------------------   ---- 
End-of-path arrival time (ps)           4735
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell74   2795   4735  1075088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075086  RISE       1
\UART:BUART:rx_state_2\/main_6         macrocell75   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075091p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4732
-------------------------------------   ---- 
End-of-path arrival time (ps)           4732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075088  RISE       1
\UART:BUART:rx_state_2\/main_5         macrocell75   2792   4732  1075091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1075157p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell79   1250   1250  1062965  RISE       1
\UART:BUART:pollcount_0\/main_3  macrocell79   3417   4667  1075157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell79         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell72   3264   4514  1075310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell73   3264   4514  1075310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4514
-------------------------------------   ---- 
End-of-path arrival time (ps)           4514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell74   3264   4514  1075310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1075313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7520
-------------------------------------   ---- 
End-of-path arrival time (ps)           7520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell80    1250   1250  1075313  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell2   6270   7520  1075313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell75   3244   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell77   3244   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075329p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell72   1250   1250  1067797  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell80   3244   4494  1075329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell68   1250   1250  1064958  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell68   3109   4359  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075472p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4352
-------------------------------------   ---- 
End-of-path arrival time (ps)           4352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell68         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell68   1250   1250  1064958  RISE       1
\UART:BUART:txn\/main_2    macrocell66   3102   4352  1075472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075536p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3130
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4668
-------------------------------------   ---- 
End-of-path arrival time (ps)           4668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell73     1250   1250  1069169  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3418   4668  1075536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell3       0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell69   1250   1250  1067304  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell67   2949   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1075624p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4199
-------------------------------------   ---- 
End-of-path arrival time (ps)           4199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell69   1250   1250  1067304  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell69   2949   4199  1075624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_bitclk\/main_3
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075626p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4197
-------------------------------------   ---- 
End-of-path arrival time (ps)           4197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q      macrocell69   1250   1250  1067304  RISE       1
\UART:BUART:tx_bitclk\/main_3  macrocell70   2947   4197  1075626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075669  RISE       1
\UART:BUART:txn\/main_5                      macrocell66     3964   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_state_2\/main_0    macrocell75   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q        macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell77   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4132
-------------------------------------   ---- 
End-of-path arrival time (ps)           4132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_status_3\/main_0   macrocell80   2882   4132  1075691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_state_0\/main_0    macrocell72   2880   4130  1075694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_load_fifo\/main_0  macrocell73   2880   4130  1075694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_ctrl_mark_last\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075694p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4130
-------------------------------------   ---- 
End-of-path arrival time (ps)           4130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_ctrl_mark_last\/clock_0                     macrocell71         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_ctrl_mark_last\/q  macrocell71   1250   1250  1068180  RISE       1
\UART:BUART:rx_state_3\/main_0    macrocell74   2880   4130  1075694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1075884p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3939
-------------------------------------   ---- 
End-of-path arrival time (ps)           3939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell78   1250   1250  1066025  RISE       1
\UART:BUART:pollcount_1\/main_2  macrocell78   2689   3939  1075884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell78         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell75   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell77   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell80   2620   3870  1075954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell72   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell73   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075962p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell74   1250   1250  1068449  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell74   2611   3861  1075962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell72   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell72         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell73   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell73         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell74   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell74         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell75   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell77   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell77         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1075975p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell75         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell75   1250   1250  1068462  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell80   2598   3848  1075975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell80         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_bitclk\/main_2
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1076171p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067849  RISE       1
\UART:BUART:tx_bitclk\/main_2                macrocell70     3462   3652  1076171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_5
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell70   1250   1250  1074462  RISE       1
\UART:BUART:tx_state_1\/main_5  macrocell67   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_5
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076272p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell70         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell70   1250   1250  1074462  RISE       1
\UART:BUART:tx_state_2\/main_5  macrocell69   2301   3551  1076272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1076332p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell66   1250   1250  1076332  RISE       1
\UART:BUART:txn\/main_0  macrocell66   2241   3491  1076332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell66         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1076428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067849  RISE       1
\UART:BUART:tx_state_1\/main_2               macrocell67     3205   3395  1076428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1076428p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3395
-------------------------------------   ---- 
End-of-path arrival time (ps)           3395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1067849  RISE       1
\UART:BUART:tx_state_2\/main_2               macrocell69     3205   3395  1076428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_1\/main_4
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1077304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2519
-------------------------------------   ---- 
End-of-path arrival time (ps)           2519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075669  RISE       1
\UART:BUART:tx_state_1\/main_4               macrocell67     2329   2519  1077304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell67         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART:BUART:tx_state_2\/main_4
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1077304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1083333
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2519
-------------------------------------   ---- 
End-of-path arrival time (ps)           2519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075669  RISE       1
\UART:BUART:tx_state_2\/main_4               macrocell69     2329   2519  1077304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell69         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_3/main_5
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999984408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_3/main_5  macrocell42  10832  12082  16999984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_2/main_4
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999984408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_2/main_4  macrocell43  10832  12082  16999984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_1/main_3
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999984408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12082
-------------------------------------   ----- 
End-of-path arrival time (ps)           12082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_1/main_3  macrocell44  10832  12082  16999984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_7/main_9
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999984971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_7/main_9  macrocell38  10269  11519  16999984971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_6/main_8
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999984971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_6/main_8  macrocell39  10269  11519  16999984971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_5/main_7
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999984971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_5/main_7  macrocell40  10269  11519  16999984971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_4/main_6
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999984971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           11519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_4/main_6  macrocell41  10269  11519  16999984971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_7/main_7
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999986631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell54   1250   1250  16999986631  RISE       1
Net_784_7/main_7  macrocell48   8609   9859  16999986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_6/main_6
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999986631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell54   1250   1250  16999986631  RISE       1
Net_784_6/main_6  macrocell50   8609   9859  16999986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_5/main_5
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999986631p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9859
-------------------------------------   ---- 
End-of-path arrival time (ps)           9859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell54   1250   1250  16999986631  RISE       1
Net_784_5/main_5  macrocell51   8609   9859  16999986631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : P1_signal_0/main_2
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999987432p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9058
-------------------------------------   ---- 
End-of-path arrival time (ps)           9058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q  macrocell36   1250   1250  16999984408  RISE       1
P1_signal_0/main_2  macrocell45   7808   9058  16999987432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:resetemp\/q
Path End       : \Centr:resetemp\/main_2
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999987434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:resetemp\/q       macrocell36   1250   1250  16999984408  RISE       1
\Centr:resetemp\/main_2  macrocell36   7806   9056  16999987434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_7/main_10
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999988306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_7/main_10   macrocell38   6934   8184  16999988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_6/main_9
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999988306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_6/main_9    macrocell39   6934   8184  16999988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_5/main_8
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999988306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_5/main_8    macrocell40   6934   8184  16999988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_4/main_7
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999988306p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8184
-------------------------------------   ---- 
End-of-path arrival time (ps)           8184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_4/main_7    macrocell41   6934   8184  16999988306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_4/main_4
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999988902p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell54   1250   1250  16999986631  RISE       1
Net_784_4/main_4  macrocell52   6338   7588  16999988902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_2/q
Path End       : Net_784_3/main_3
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999988902p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7588
-------------------------------------   ---- 
End-of-path arrival time (ps)           7588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_2/q       macrocell54   1250   1250  16999986631  RISE       1
Net_784_3/main_3  macrocell53   6338   7588  16999988902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_4/main_3
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999988963p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell53   1250   1250  16999988963  RISE       1
Net_784_4/main_3  macrocell52   6277   7527  16999988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_7/main_6
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999989333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell53   1250   1250  16999988963  RISE       1
Net_784_7/main_6  macrocell48   5907   7157  16999989333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_6/main_5
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999989333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell53   1250   1250  16999988963  RISE       1
Net_784_6/main_5  macrocell50   5907   7157  16999989333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_3/q
Path End       : Net_784_5/main_4
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999989333p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7157
-------------------------------------   ---- 
End-of-path arrival time (ps)           7157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_3/q       macrocell53   1250   1250  16999988963  RISE       1
Net_784_5/main_4  macrocell51   5907   7157  16999989333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_3/main_6
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999989898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_3/main_6    macrocell42   5342   6592  16999989898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_2/main_5
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999989898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_2/main_5    macrocell43   5342   6592  16999989898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_1/main_4
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999989898p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_1/main_4    macrocell44   5342   6592  16999989898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_3/main_1
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999990747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_3/main_1  macrocell42   4493   5743  16999990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_2/main_0
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999990747p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5743
-------------------------------------   ---- 
End-of-path arrival time (ps)           5743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_2/main_0  macrocell43   4493   5743  16999990747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_5/q
Path End       : Net_597_7/main_4
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999990834p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_5/q       macrocell60   1250   1250  16999990834  RISE       1
Net_597_7/main_4  macrocell57   4406   5656  16999990834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_5/q
Path End       : Net_597_6/main_3
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999990834p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_5/q       macrocell60   1250   1250  16999990834  RISE       1
Net_597_6/main_3  macrocell59   4406   5656  16999990834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_7/main_2
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999990920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_7/main_2  macrocell57   4320   5570  16999990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_6/main_2
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999990920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_6/main_2  macrocell59   4320   5570  16999990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_5/main_2
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999990920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_5/main_2  macrocell60   4320   5570  16999990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_4/main_2
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999990920p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_4/main_2  macrocell61   4320   5570  16999990920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_3/main_2
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999990933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_3/main_2  macrocell62   4307   5557  16999990933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_2/main_2
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999990933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_2/main_2  macrocell63   4307   5557  16999990933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_1/main_2
Capture Clock  : Net_597_1/clock_0
Path slack     : 16999990933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_1/main_2  macrocell64   4307   5557  16999990933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : Net_597_0/main_2
Capture Clock  : Net_597_0/clock_0
Path slack     : 16999990933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5557
-------------------------------------   ---- 
End-of-path arrival time (ps)           5557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
Net_597_0/main_2  macrocell65   4307   5557  16999990933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:d\/q
Path End       : \Centr:d\/main_2
Capture Clock  : \Centr:d\/clock_0
Path slack     : 16999991031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:d\/q       macrocell58   1250   1250  16999990920  RISE       1
\Centr:d\/main_2  macrocell58   4209   5459  16999991031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:d\/clock_0                                          macrocell58         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_4/main_6
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_4/main_6  macrocell52   4201   5451  16999991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_3/main_5
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999991039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_3/main_5  macrocell53   4201   5451  16999991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_2/main_4
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999991039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_2/main_4  macrocell54   4201   5451  16999991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_1/main_3
Capture Clock  : Net_784_1/clock_0
Path slack     : 16999991039p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_1/main_3  macrocell55   4201   5451  16999991039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:parocuenta\/main_3
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999991067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q          macrocell46   1250   1250  16999991067  RISE       1
\Centr:parocuenta\/main_3  macrocell37   4173   5423  16999991067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:state_1\/main_2
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 16999991067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q       macrocell46   1250   1250  16999991067  RISE       1
\Centr:state_1\/main_2  macrocell46   4173   5423  16999991067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:state_0\/main_2
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 16999991067p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q       macrocell46   1250   1250  16999991067  RISE       1
\Centr:state_0\/main_2  macrocell47   4173   5423  16999991067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_7/main_8
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999991085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_7/main_8  macrocell57   4155   5405  16999991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_6/main_7
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999991085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_6/main_7  macrocell59   4155   5405  16999991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_5/main_6
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999991085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_5/main_6  macrocell60   4155   5405  16999991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_4/main_5
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999991085p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_4/main_5  macrocell61   4155   5405  16999991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_7/main_7
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_7/main_7  macrocell38   4142   5392  16999991098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_6/main_6
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_6/main_6  macrocell39   4142   5392  16999991098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_5/main_5
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_5/main_5  macrocell40   4142   5392  16999991098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_4/main_4
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991098p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_4/main_4  macrocell41   4142   5392  16999991098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_3/main_3
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999991109p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_3/main_3  macrocell42   4131   5381  16999991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_2/main_2
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999991109p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_2/main_2  macrocell43   4131   5381  16999991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_1/main_1
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999991109p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5381
-------------------------------------   ---- 
End-of-path arrival time (ps)           5381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_1/main_1  macrocell44   4131   5381  16999991109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_7/main_5
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_7/main_5  macrocell38   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_6/main_4
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_6/main_4  macrocell39   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_5/main_3
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_5/main_3  macrocell40   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_2/q
Path End       : P1_signal_4/main_2
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991330p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_2/q       macrocell43   1250   1250  16999990747  RISE       1
P1_signal_4/main_2  macrocell41   3910   5160  16999991330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_4/main_2
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999991525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_4/main_2  macrocell52   3715   4965  16999991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_3/main_2
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999991525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_3/main_2  macrocell53   3715   4965  16999991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_2/main_2
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999991525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_2/main_2  macrocell54   3715   4965  16999991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_1/main_2
Capture Clock  : Net_784_1/clock_0
Path slack     : 16999991525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_1/main_2  macrocell55   3715   4965  16999991525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_7/main_8
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999991541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_7/main_8  macrocell48   3699   4949  16999991541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_6/main_7
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999991541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_6/main_7  macrocell50   3699   4949  16999991541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_5/main_6
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999991541p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4949
-------------------------------------   ---- 
End-of-path arrival time (ps)           4949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_5/main_6  macrocell51   3699   4949  16999991541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_3/main_4
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999991649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_3/main_4  macrocell62   3591   4841  16999991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_1/q
Path End       : Net_597_2/main_3
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999991649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_1/q       macrocell64   1250   1250  16999991085  RISE       1
Net_597_2/main_3  macrocell63   3591   4841  16999991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:v_1\/main_2
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999991649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q   macrocell46   1250   1250  16999991067  RISE       1
\Centr:v_1\/main_2  macrocell34   3591   4841  16999991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:v_0\/main_2
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999991649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q   macrocell46   1250   1250  16999991067  RISE       1
\Centr:v_0\/main_2  macrocell35   3591   4841  16999991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_1\/q
Path End       : \Centr:resetemp\/main_3
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999991649p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4841
-------------------------------------   ---- 
End-of-path arrival time (ps)           4841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_1\/q        macrocell46   1250   1250  16999991067  RISE       1
\Centr:resetemp\/main_3  macrocell36   3591   4841  16999991649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_7/main_9
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999991773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_7/main_9  macrocell57   3467   4717  16999991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_6/main_8
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999991773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_6/main_8  macrocell59   3467   4717  16999991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_5/main_7
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999991773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_5/main_7  macrocell60   3467   4717  16999991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_4/main_6
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999991773p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4717
-------------------------------------   ---- 
End-of-path arrival time (ps)           4717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_4/main_6  macrocell61   3467   4717  16999991773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_7/main_6
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999991776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_7/main_6  macrocell38   3464   4714  16999991776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_6/main_5
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999991776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_6/main_5  macrocell39   3464   4714  16999991776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_5/main_4
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999991776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_5/main_4  macrocell40   3464   4714  16999991776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_4/main_3
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999991776p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4714
-------------------------------------   ---- 
End-of-path arrival time (ps)           4714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_4/main_3  macrocell41   3464   4714  16999991776  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_7/main_7
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999991778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell63   1250   1250  16999991778  RISE       1
Net_597_7/main_7  macrocell57   3462   4712  16999991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_6/main_6
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999991778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell63   1250   1250  16999991778  RISE       1
Net_597_6/main_6  macrocell59   3462   4712  16999991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_5/main_5
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999991778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell63   1250   1250  16999991778  RISE       1
Net_597_5/main_5  macrocell60   3462   4712  16999991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_4/main_4
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999991778p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4712
-------------------------------------   ---- 
End-of-path arrival time (ps)           4712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell63   1250   1250  16999991778  RISE       1
Net_597_4/main_4  macrocell61   3462   4712  16999991778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_7/main_5
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999991832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell52   1250   1250  16999991832  RISE       1
Net_784_7/main_5  macrocell48   3408   4658  16999991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_6/main_4
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999991832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell52   1250   1250  16999991832  RISE       1
Net_784_6/main_4  macrocell50   3408   4658  16999991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_4/q
Path End       : Net_784_5/main_3
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999991832p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_4/q       macrocell52   1250   1250  16999991832  RISE       1
Net_784_5/main_3  macrocell51   3408   4658  16999991832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_7/q
Path End       : P1_signal_7/main_0
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992015p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4475
-------------------------------------   ---- 
End-of-path arrival time (ps)           4475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_7/q       macrocell38   1250   1250  16999992015  RISE       1
P1_signal_7/main_0  macrocell38   3225   4475  16999992015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_6/q
Path End       : Net_784_7/main_3
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999992031p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4459
-------------------------------------   ---- 
End-of-path arrival time (ps)           4459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_6/q       macrocell50   1250   1250  16999992031  RISE       1
Net_784_7/main_3  macrocell48   3209   4459  16999992031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_3/main_5
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999992053p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_3/main_5  macrocell62   3187   4437  16999992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_2/main_4
Capture Clock  : Net_597_2/clock_0
Path slack     : 16999992053p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_2/main_4  macrocell63   3187   4437  16999992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_0/q
Path End       : Net_597_1/main_3
Capture Clock  : Net_597_1/clock_0
Path slack     : 16999992053p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4437
-------------------------------------   ---- 
End-of-path arrival time (ps)           4437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_0/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_0/q       macrocell65   1250   1250  16999991773  RISE       1
Net_597_1/main_3  macrocell64   3187   4437  16999992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_1/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_5/q
Path End       : Net_784_7/main_4
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999992054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_5/q       macrocell51   1250   1250  16999992054  RISE       1
Net_784_7/main_4  macrocell48   3186   4436  16999992054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_5/q
Path End       : Net_784_6/main_3
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999992054p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_5/q       macrocell51   1250   1250  16999992054  RISE       1
Net_784_6/main_3  macrocell50   3186   4436  16999992054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_3/main_2
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_3/main_2  macrocell42   3179   4429  16999992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_2/main_1
Capture Clock  : P1_signal_2/clock_0
Path slack     : 16999992061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_2/main_1  macrocell43   3179   4429  16999992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_2/clock_0                                        macrocell43         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_1/q
Path End       : P1_signal_1/main_0
Capture Clock  : P1_signal_1/clock_0
Path slack     : 16999992061p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_1/q       macrocell44   1250   1250  16999991776  RISE       1
P1_signal_1/main_0  macrocell44   3179   4429  16999992061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_1/clock_0                                        macrocell44         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_2/q
Path End       : Net_597_3/main_3
Capture Clock  : Net_597_3/clock_0
Path slack     : 16999992070p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_2/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_2/q       macrocell63   1250   1250  16999991778  RISE       1
Net_597_3/main_3  macrocell62   3170   4420  16999992070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_4/main_5
Capture Clock  : Net_784_4/clock_0
Path slack     : 16999992434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_4/main_5  macrocell52   2806   4056  16999992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_4/clock_0                                          macrocell52         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_3/main_4
Capture Clock  : Net_784_3/clock_0
Path slack     : 16999992434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_3/main_4  macrocell53   2806   4056  16999992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_3/clock_0                                          macrocell53         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_1/q
Path End       : Net_784_2/main_3
Capture Clock  : Net_784_2/clock_0
Path slack     : 16999992434p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_1/clock_0                                          macrocell55         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_1/q       macrocell55   1250   1250  16999991541  RISE       1
Net_784_2/main_3  macrocell54   2806   4056  16999992434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_2/clock_0                                          macrocell54         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_7/main_2
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999992450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_7/main_2  macrocell48   2790   4040  16999992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_6/main_2
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999992450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_6/main_2  macrocell50   2790   4040  16999992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_5/main_2
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999992450p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_5/main_2  macrocell51   2790   4040  16999992450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : \Centr:c\/main_2
Capture Clock  : \Centr:c\/clock_0
Path slack     : 16999992455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
\Centr:c\/main_2  macrocell49   2785   4035  16999992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:c\/q
Path End       : Net_784_0/main_2
Capture Clock  : Net_784_0/clock_0
Path slack     : 16999992455p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:c\/clock_0                                          macrocell49         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
\Centr:c\/q       macrocell49   1250   1250  16999991525  RISE       1
Net_784_0/main_2  macrocell56   2785   4035  16999992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:v_1\/main_0
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992462p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q       macrocell34   1250   1250  16999992462  RISE       1
\Centr:v_1\/main_0  macrocell34   2778   4028  16999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:v_0\/main_0
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992462p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q       macrocell34   1250   1250  16999992462  RISE       1
\Centr:v_0\/main_0  macrocell35   2778   4028  16999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:resetemp\/main_0
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992462p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q            macrocell34   1250   1250  16999992462  RISE       1
\Centr:resetemp\/main_0  macrocell36   2778   4028  16999992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_1\/q
Path End       : \Centr:parocuenta\/main_0
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992477p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4013
-------------------------------------   ---- 
End-of-path arrival time (ps)           4013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_1\/q              macrocell34   1250   1250  16999992462  RISE       1
\Centr:parocuenta\/main_0  macrocell37   2763   4013  16999992477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_7/main_3
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell41   1250   1250  16999992610  RISE       1
P1_signal_7/main_3  macrocell38   2630   3880  16999992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_6/main_2
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell41   1250   1250  16999992610  RISE       1
P1_signal_6/main_2  macrocell39   2630   3880  16999992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_5/main_1
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999992610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell41   1250   1250  16999992610  RISE       1
P1_signal_5/main_1  macrocell40   2630   3880  16999992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_4/q
Path End       : P1_signal_4/main_0
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999992610p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_4/q       macrocell41   1250   1250  16999992610  RISE       1
P1_signal_4/main_0  macrocell41   2630   3880  16999992610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_6/q
Path End       : Net_597_7/main_3
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999992613p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_6/q       macrocell59   1250   1250  16999992613  RISE       1
Net_597_7/main_3  macrocell57   2627   3877  16999992613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:parocuenta\/main_4
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992618p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q          macrocell47   1250   1250  16999992618  RISE       1
\Centr:parocuenta\/main_4  macrocell37   2622   3872  16999992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:state_1\/main_3
Capture Clock  : \Centr:state_1\/clock_0
Path slack     : 16999992618p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q       macrocell47   1250   1250  16999992618  RISE       1
\Centr:state_1\/main_3  macrocell46   2622   3872  16999992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_1\/clock_0                                    macrocell46         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:state_0\/main_3
Capture Clock  : \Centr:state_0\/clock_0
Path slack     : 16999992618p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name                model name   delay     AT        slack  edge  Fanout
----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q       macrocell47   1250   1250  16999992618  RISE       1
\Centr:state_0\/main_3  macrocell47   2622   3872  16999992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:v_1\/main_3
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q   macrocell47   1250   1250  16999992618  RISE       1
\Centr:v_1\/main_3  macrocell34   2621   3871  16999992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:v_0\/main_3
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q   macrocell47   1250   1250  16999992618  RISE       1
\Centr:v_0\/main_3  macrocell35   2621   3871  16999992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:state_0\/q
Path End       : \Centr:resetemp\/main_4
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992619p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:state_0\/clock_0                                    macrocell47         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:state_0\/q        macrocell47   1250   1250  16999992618  RISE       1
\Centr:resetemp\/main_4  macrocell36   2621   3871  16999992619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:parocuenta\/main_1
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992642p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q              macrocell35   1250   1250  16999992642  RISE       1
\Centr:parocuenta\/main_1  macrocell37   2598   3848  16999992642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:v_1\/main_1
Capture Clock  : \Centr:v_1\/clock_0
Path slack     : 16999992647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q       macrocell35   1250   1250  16999992642  RISE       1
\Centr:v_1\/main_1  macrocell34   2593   3843  16999992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_1\/clock_0                                        macrocell34         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:v_0\/main_1
Capture Clock  : \Centr:v_0\/clock_0
Path slack     : 16999992647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q       macrocell35   1250   1250  16999992642  RISE       1
\Centr:v_0\/main_1  macrocell35   2593   3843  16999992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:v_0\/q
Path End       : \Centr:resetemp\/main_1
Capture Clock  : \Centr:resetemp\/clock_0
Path slack     : 16999992647p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3843
-------------------------------------   ---- 
End-of-path arrival time (ps)           3843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:v_0\/clock_0                                        macrocell35         0      0  RISE       1

Data path
pin name                 model name   delay     AT        slack  edge  Fanout
-----------------------  -----------  -----  -----  -----------  ----  ------
\Centr:v_0\/q            macrocell35   1250   1250  16999992642  RISE       1
\Centr:resetemp\/main_1  macrocell36   2593   3843  16999992647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:resetemp\/clock_0                                   macrocell36         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_7/main_4
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell42   1250   1250  16999992658  RISE       1
P1_signal_7/main_4  macrocell38   2582   3832  16999992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_6/main_3
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell42   1250   1250  16999992658  RISE       1
P1_signal_6/main_3  macrocell39   2582   3832  16999992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_5/main_2
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999992658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell42   1250   1250  16999992658  RISE       1
P1_signal_5/main_2  macrocell40   2582   3832  16999992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_4/main_1
Capture Clock  : P1_signal_4/clock_0
Path slack     : 16999992658p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell42   1250   1250  16999992658  RISE       1
P1_signal_4/main_1  macrocell41   2582   3832  16999992658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_4/clock_0                                        macrocell41         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_3/q
Path End       : P1_signal_3/main_0
Capture Clock  : P1_signal_3/clock_0
Path slack     : 16999992664p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_3/q       macrocell42   1250   1250  16999992658  RISE       1
P1_signal_3/main_0  macrocell42   2576   3826  16999992664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_3/clock_0                                        macrocell42         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_7/main_9
Capture Clock  : Net_784_7/clock_0
Path slack     : 16999992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_7/main_9  macrocell48   2310   3560  16999992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_7/clock_0                                          macrocell48         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_6/main_8
Capture Clock  : Net_784_6/clock_0
Path slack     : 16999992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_6/main_8  macrocell50   2310   3560  16999992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_6/clock_0                                          macrocell50         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_784_0/q
Path End       : Net_784_5/main_7
Capture Clock  : Net_784_5/clock_0
Path slack     : 16999992930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_0/clock_0                                          macrocell56         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_784_0/q       macrocell56   1250   1250  16999991039  RISE       1
Net_784_5/main_7  macrocell51   2310   3560  16999992930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_784_5/clock_0                                          macrocell51         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_7/main_5
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell61   1250   1250  16999992932  RISE       1
Net_597_7/main_5  macrocell57   2308   3558  16999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_6/main_4
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell61   1250   1250  16999992932  RISE       1
Net_597_6/main_4  macrocell59   2308   3558  16999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_4/q
Path End       : Net_597_5/main_3
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999992932p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_4/q       macrocell61   1250   1250  16999992932  RISE       1
Net_597_5/main_3  macrocell60   2308   3558  16999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_7/main_2
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell40   1250   1250  16999992933  RISE       1
P1_signal_7/main_2  macrocell38   2307   3557  16999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_6/main_1
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell40   1250   1250  16999992933  RISE       1
P1_signal_6/main_1  macrocell39   2307   3557  16999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_5/q
Path End       : P1_signal_5/main_0
Capture Clock  : P1_signal_5/clock_0
Path slack     : 16999992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_5/q       macrocell40   1250   1250  16999992933  RISE       1
P1_signal_5/main_0  macrocell40   2307   3557  16999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_5/clock_0                                        macrocell40         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : \Centr:parocuenta\/main_2
Capture Clock  : \Centr:parocuenta\/clock_0
Path slack     : 16999992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name                   model name   delay     AT        slack  edge  Fanout
-------------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q       macrocell37   1250   1250  16999988306  RISE       1
\Centr:parocuenta\/main_2  macrocell37   2307   3557  16999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Centr:parocuenta\/q
Path End       : P1_signal_0/main_3
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999992933p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Centr:parocuenta\/clock_0                                 macrocell37         0      0  RISE       1

Data path
pin name              model name   delay     AT        slack  edge  Fanout
--------------------  -----------  -----  -----  -----------  ----  ------
\Centr:parocuenta\/q  macrocell37   1250   1250  16999988306  RISE       1
P1_signal_0/main_3    macrocell45   2307   3557  16999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_6/q
Path End       : P1_signal_7/main_1
Capture Clock  : P1_signal_7/clock_0
Path slack     : 16999992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_6/q       macrocell39   1250   1250  16999992936  RISE       1
P1_signal_7/main_1  macrocell38   2304   3554  16999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_7/clock_0                                        macrocell38         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_6/q
Path End       : P1_signal_6/main_0
Capture Clock  : P1_signal_6/clock_0
Path slack     : 16999992936p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_6/q       macrocell39   1250   1250  16999992936  RISE       1
P1_signal_6/main_0  macrocell39   2304   3554  16999992936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_6/clock_0                                        macrocell39         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : P1_signal_0/q
Path End       : P1_signal_0/main_0
Capture Clock  : P1_signal_0/clock_0
Path slack     : 16999992939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1

Data path
pin name            model name   delay     AT        slack  edge  Fanout
------------------  -----------  -----  -----  -----------  ----  ------
P1_signal_0/q       macrocell45   1250   1250  16999991098  RISE       1
P1_signal_0/main_0  macrocell45   2301   3551  16999992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
P1_signal_0/clock_0                                        macrocell45         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_7/main_6
Capture Clock  : Net_597_7/clock_0
Path slack     : 16999992953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell62   1250   1250  16999992953  RISE       1
Net_597_7/main_6  macrocell57   2287   3537  16999992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_7/clock_0                                          macrocell57         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_6/main_5
Capture Clock  : Net_597_6/clock_0
Path slack     : 16999992953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell62   1250   1250  16999992953  RISE       1
Net_597_6/main_5  macrocell59   2287   3537  16999992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_6/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_5/main_4
Capture Clock  : Net_597_5/clock_0
Path slack     : 16999992953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell62   1250   1250  16999992953  RISE       1
Net_597_5/main_4  macrocell60   2287   3537  16999992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_5/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_597_3/q
Path End       : Net_597_4/main_3
Capture Clock  : Net_597_4/clock_0
Path slack     : 16999992953p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   17000000000
- Setup time                                         -3510
--------------------------------------------   ----------- 
End-of-path required time (ps)                 16999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3537
-------------------------------------   ---- 
End-of-path arrival time (ps)           3537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_3/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT        slack  edge  Fanout
----------------  -----------  -----  -----  -----------  ----  ------
Net_597_3/q       macrocell62   1250   1250  16999992953  RISE       1
Net_597_4/main_3  macrocell61   2287   3537  16999992953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_597_4/clock_0                                          macrocell61         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

