

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_0_x0'
================================================================
* Date:           Sun Sep 18 20:04:45 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   137217|   137217|  0.457 ms|  0.457 ms|  137217|  137217|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                          Loop Name                                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3  |   137216|   137216|        67|          -|          -|  2048|        no|
        | + C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5                               |       64|       64|         2|          1|          1|    64|       yes|
        | + C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7                               |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 2
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 5 4 
4 --> 3 
5 --> 2 
6 --> 5 7 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0292, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0228, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0292, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0228, void @empty_2013, i32 0, i32 0, void @empty_1979, i32 0, i32 0, void @empty_1979, void @empty_1979, void @empty_1979, i32 0, i32 0, i32 0, i32 0, void @empty_1979, void @empty_1979"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln17196 = br void" [./dut.cpp:17196]   --->   Operation 14 'br' 'br_ln17196' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten27 = phi i12 0, void, i12 %add_ln890_42, void %.loopexit"   --->   Operation 15 'phi' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i9 0, void, i9 %select_ln890, void %.loopexit"   --->   Operation 16 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c3_V = phi i4 0, void, i4 %add_ln691, void %.loopexit"   --->   Operation 17 'phi' 'c3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.74ns)   --->   "%add_ln890_42 = add i12 %indvar_flatten27, i12 1"   --->   Operation 18 'add' 'add_ln890_42' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.62ns)   --->   "%icmp_ln890 = icmp_eq  i12 %indvar_flatten27, i12 2048"   --->   Operation 19 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split13, void"   --->   Operation 20 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3_str"   --->   Operation 21 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln890_680 = icmp_eq  i9 %indvar_flatten15, i9 128"   --->   Operation 23 'icmp' 'icmp_ln890_680' <Predicate = (!icmp_ln890)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln17197)   --->   "%xor_ln17196 = xor i1 %icmp_ln890_680, i1 1" [./dut.cpp:17196]   --->   Operation 24 'xor' 'xor_ln17196' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.65ns)   --->   "%icmp_ln89035 = icmp_eq  i4 %c3_V, i4 8"   --->   Operation 25 'icmp' 'icmp_ln89035' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node select_ln17197)   --->   "%and_ln17196 = and i1 %icmp_ln89035, i1 %xor_ln17196" [./dut.cpp:17196]   --->   Operation 26 'and' 'and_ln17196' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln17197)   --->   "%or_ln17197 = or i1 %and_ln17196, i1 %icmp_ln890_680" [./dut.cpp:17197]   --->   Operation 28 'or' 'or_ln17197' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln17197 = select i1 %or_ln17197, i4 0, i4 %c3_V" [./dut.cpp:17197]   --->   Operation 29 'select' 'select_ln17197' <Predicate = (!icmp_ln890)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2189"   --->   Operation 30 'specloopname' 'specloopname_ln1616' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.65ns)   --->   "%icmp_ln870 = icmp_eq  i4 %select_ln17197, i4 0"   --->   Operation 31 'icmp' 'icmp_ln870' <Predicate = (!icmp_ln890)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln17203 = br i1 %icmp_ln870, void %.preheader.preheader.preheader, void %.preheader1.preheader.preheader" [./dut.cpp:17203]   --->   Operation 32 'br' 'br_ln17203' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader.preheader"   --->   Operation 33 'br' 'br_ln890' <Predicate = (!icmp_ln890 & !icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader1.preheader"   --->   Operation 34 'br' 'br_ln890' <Predicate = (!icmp_ln890 & icmp_ln870)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln17234 = ret" [./dut.cpp:17234]   --->   Operation 35 'ret' 'ret_ln17234' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i7 %add_ln890_40, void %.preheader, i7 0, void %.preheader.preheader.preheader"   --->   Operation 36 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.70ns)   --->   "%add_ln890_40 = add i7 %indvar_flatten7, i7 1"   --->   Operation 37 'add' 'add_ln890_40' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.59ns)   --->   "%icmp_ln890_682 = icmp_eq  i7 %indvar_flatten7, i7 64"   --->   Operation 38 'icmp' 'icmp_ln890_682' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_682, void %.preheader, void %.loopexit.loopexit"   --->   Operation 39 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln17220 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979" [./dut.cpp:17220]   --->   Operation 42 'specpipeline' 'specpipeline_ln17220' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln17220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2179" [./dut.cpp:17220]   --->   Operation 43 'specloopname' 'specloopname_ln17220' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.21ns)   --->   "%tmp_148 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_1_x0293" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'read' 'tmp_148' <Predicate = (!icmp_ln890_682)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0292, i128 %tmp_148" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'write' 'write_ln174' <Predicate = (!icmp_ln890_682)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!icmp_ln890_682)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.01>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691 = add i4 %select_ln17197, i4 1"   --->   Operation 49 'add' 'add_ln691' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.71ns)   --->   "%add_ln890_41 = add i9 %indvar_flatten15, i9 1"   --->   Operation 50 'add' 'add_ln890_41' <Predicate = (!icmp_ln890_680)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.30ns)   --->   "%select_ln890 = select i1 %icmp_ln890_680, i9 1, i9 %add_ln890_41"   --->   Operation 51 'select' 'select_ln890' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 %add_ln890, void %.preheader1, i7 0, void %.preheader1.preheader.preheader"   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.70ns)   --->   "%add_ln890 = add i7 %indvar_flatten, i7 1"   --->   Operation 54 'add' 'add_ln890' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln890_681 = icmp_eq  i7 %indvar_flatten, i7 64"   --->   Operation 55 'icmp' 'icmp_ln890_681' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_681, void %.preheader1, void %.loopexit.loopexit39"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 2.43>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 58 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln17206 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1979" [./dut.cpp:17206]   --->   Operation 59 'specpipeline' 'specpipeline_ln17206' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln17206 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2180" [./dut.cpp:17206]   --->   Operation 60 'specloopname' 'specloopname_ln17206' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.21ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L1_out_0_0_x0228" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'read' 'tmp' <Predicate = (!icmp_ln890_681)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 62 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_C_drain_C_drain_IO_L2_out_0_x0292, i128 %tmp" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 62 'write' 'write_ln174' <Predicate = (!icmp_ln890_681)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1.preheader"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln890_681)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_1_x0293]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L2_out_0_x0292]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_0_x0228]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specmemcore_ln0       (specmemcore      ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
specinterface_ln0     (specinterface    ) [ 00000000]
br_ln17196            (br               ) [ 01111111]
indvar_flatten27      (phi              ) [ 00100000]
indvar_flatten15      (phi              ) [ 00111111]
c3_V                  (phi              ) [ 00100000]
add_ln890_42          (add              ) [ 01111111]
icmp_ln890            (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
icmp_ln890_680        (icmp             ) [ 00011111]
xor_ln17196           (xor              ) [ 00000000]
icmp_ln89035          (icmp             ) [ 00000000]
and_ln17196           (and              ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
or_ln17197            (or               ) [ 00000000]
select_ln17197        (select           ) [ 00011111]
specloopname_ln1616   (specloopname     ) [ 00000000]
icmp_ln870            (icmp             ) [ 00111111]
br_ln17203            (br               ) [ 00000000]
br_ln890              (br               ) [ 00111111]
br_ln890              (br               ) [ 00111111]
ret_ln17234           (ret              ) [ 00000000]
indvar_flatten7       (phi              ) [ 00010000]
add_ln890_40          (add              ) [ 00111111]
icmp_ln890_682        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17220  (specpipeline     ) [ 00000000]
specloopname_ln17220  (specloopname     ) [ 00000000]
tmp_148               (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
br_ln0                (br               ) [ 00000000]
br_ln0                (br               ) [ 00000000]
add_ln691             (add              ) [ 01111111]
add_ln890_41          (add              ) [ 00000000]
select_ln890          (select           ) [ 01111111]
br_ln0                (br               ) [ 01111111]
indvar_flatten        (phi              ) [ 00000010]
add_ln890             (add              ) [ 00111111]
icmp_ln890_681        (icmp             ) [ 00111111]
br_ln890              (br               ) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln17206  (specpipeline     ) [ 00000000]
specloopname_ln17206  (specloopname     ) [ 00000000]
tmp                   (read             ) [ 00000000]
write_ln174           (write            ) [ 00000000]
br_ln0                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_1_x0293">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_1_x0293"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L2_out_0_x0292">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L2_out_0_x0292"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_0_x0228">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_0_x0228"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2013"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1979"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_0_x0_loop_1_C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_0_x0_loop_2_C_drain_IO_L2_out_0_x0_loop_3_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2189"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_0_x0_loop_6_C_drain_IO_L2_out_0_x0_loop_7_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2179"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L2_out_0_x0_loop_4_C_drain_IO_L2_out_0_x0_loop_5_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2180"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_148_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="128" slack="0"/>
<pin id="80" dir="0" index="1" bw="128" slack="0"/>
<pin id="81" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_148/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="128" slack="0"/>
<pin id="87" dir="0" index="2" bw="128" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/4 write_ln174/7 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="128" slack="0"/>
<pin id="94" dir="0" index="1" bw="128" slack="0"/>
<pin id="95" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="99" class="1005" name="indvar_flatten27_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="12" slack="1"/>
<pin id="101" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten27 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="indvar_flatten27_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten27/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="indvar_flatten15_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="1"/>
<pin id="112" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten15 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten15_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="9" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten15/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="c3_V_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c3_V (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="c3_V_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="4" slack="1"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten7_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten7_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/3 "/>
</bind>
</comp>

<comp id="144" class="1005" name="indvar_flatten_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="7" slack="1"/>
<pin id="146" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="1"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="add_ln890_42_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_42/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln890_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="12" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="icmp_ln890_680_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_680/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="xor_ln17196_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln17196/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln89035_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89035/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="and_ln17196_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln17196/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln17197_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln17197/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln17197_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17197/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln870_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="add_ln890_40_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_40/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln890_682_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_682/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln691_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="2"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln890_41_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="9" slack="2"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_41/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln890_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="2"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="9" slack="0"/>
<pin id="238" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln890_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln890_681_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="7" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_681/6 "/>
</bind>
</comp>

<comp id="253" class="1005" name="add_ln890_42_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="12" slack="0"/>
<pin id="255" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_42 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln890_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="262" class="1005" name="icmp_ln890_680_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="2"/>
<pin id="264" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln890_680 "/>
</bind>
</comp>

<comp id="267" class="1005" name="select_ln17197_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="2"/>
<pin id="269" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="select_ln17197 "/>
</bind>
</comp>

<comp id="272" class="1005" name="icmp_ln870_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="276" class="1005" name="add_ln890_40_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_40 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln890_682_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_682 "/>
</bind>
</comp>

<comp id="285" class="1005" name="add_ln691_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="1"/>
<pin id="287" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="290" class="1005" name="select_ln890_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="1"/>
<pin id="292" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="295" class="1005" name="add_ln890_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln890_681_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_681 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="66" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="68" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="66" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="92" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="103" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="103" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="30" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="114" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="126" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="173" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="167" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="126" pin="4"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="26" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="137" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="137" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="54" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="70" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="110" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="72" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="72" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="228" pin="2"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="148" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="148" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="155" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="261"><net_src comp="161" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="167" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="270"><net_src comp="197" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="275"><net_src comp="205" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="211" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="284"><net_src comp="217" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="223" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="293"><net_src comp="234" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="298"><net_src comp="241" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="303"><net_src comp="247" pin="2"/><net_sink comp="300" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L2_out_0_x0292 | {4 7 }
 - Input state : 
	Port: C_drain_IO_L2_out_0_x0 : fifo_C_drain_C_drain_IO_L2_out_1_x0293 | {4 }
	Port: C_drain_IO_L2_out_0_x0 : fifo_C_drain_C_drain_IO_L1_out_0_0_x0228 | {7 }
  - Chain level:
	State 1
	State 2
		add_ln890_42 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		icmp_ln890_680 : 1
		xor_ln17196 : 2
		icmp_ln89035 : 1
		and_ln17196 : 2
		or_ln17197 : 2
		select_ln17197 : 2
		icmp_ln870 : 3
		br_ln17203 : 4
	State 3
		add_ln890_40 : 1
		icmp_ln890_682 : 1
		br_ln890 : 2
	State 4
	State 5
		select_ln890 : 1
	State 6
		add_ln890 : 1
		icmp_ln890_681 : 1
		br_ln890 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |  add_ln890_42_fu_155  |    0    |    19   |
|          |  add_ln890_40_fu_211  |    0    |    14   |
|    add   |    add_ln691_fu_223   |    0    |    12   |
|          |  add_ln890_41_fu_228  |    0    |    16   |
|          |    add_ln890_fu_241   |    0    |    14   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln890_fu_161   |    0    |    12   |
|          | icmp_ln890_680_fu_167 |    0    |    11   |
|   icmp   |  icmp_ln89035_fu_179  |    0    |    9    |
|          |   icmp_ln870_fu_205   |    0    |    9    |
|          | icmp_ln890_682_fu_217 |    0    |    10   |
|          | icmp_ln890_681_fu_247 |    0    |    10   |
|----------|-----------------------|---------|---------|
|  select  | select_ln17197_fu_197 |    0    |    4    |
|          |  select_ln890_fu_234  |    0    |    9    |
|----------|-----------------------|---------|---------|
|    xor   |   xor_ln17196_fu_173  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    and   |   and_ln17196_fu_185  |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |   or_ln17197_fu_191   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |   tmp_148_read_fu_78  |    0    |    0    |
|          |     tmp_read_fu_92    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  |    grp_write_fu_84    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   155   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln691_reg_285   |    4   |
|  add_ln890_40_reg_276  |    7   |
|  add_ln890_42_reg_253  |   12   |
|    add_ln890_reg_295   |    7   |
|      c3_V_reg_122      |    4   |
|   icmp_ln870_reg_272   |    1   |
| icmp_ln890_680_reg_262 |    1   |
| icmp_ln890_681_reg_300 |    1   |
| icmp_ln890_682_reg_281 |    1   |
|   icmp_ln890_reg_258   |    1   |
|indvar_flatten15_reg_110|    9   |
| indvar_flatten27_reg_99|   12   |
| indvar_flatten7_reg_133|    7   |
| indvar_flatten_reg_144 |    7   |
| select_ln17197_reg_267 |    4   |
|  select_ln890_reg_290  |    9   |
+------------------------+--------+
|          Total         |   87   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_84     |  p2  |   2  |  128 |   256  ||    9    |
| indvar_flatten15_reg_110 |  p0  |   2  |   9  |   18   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   274  ||  0.774  ||    18   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   155  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   18   |
|  Register |    -   |   87   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   87   |   173  |
+-----------+--------+--------+--------+
