[2025-09-17 07:15:27] START suite=qualcomm_srv trace=srv270_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2812599 heartbeat IPC: 3.555 cumulative IPC: 3.555 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5380962 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5380962 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5380963 heartbeat IPC: 3.894 cumulative IPC: 5 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 14689930 heartbeat IPC: 1.074 cumulative IPC: 1.074 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 23811694 heartbeat IPC: 1.096 cumulative IPC: 1.085 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32986977 heartbeat IPC: 1.09 cumulative IPC: 1.087 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 42114979 heartbeat IPC: 1.096 cumulative IPC: 1.089 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 70000017 cycles: 51487436 heartbeat IPC: 1.067 cumulative IPC: 1.084 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 60606780 heartbeat IPC: 1.097 cumulative IPC: 1.086 (Simulation time: 00 hr 08 min 20 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000020 cycles: 69814383 heartbeat IPC: 1.086 cumulative IPC: 1.086 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 100000021 cycles: 78857048 heartbeat IPC: 1.106 cumulative IPC: 1.089 (Simulation time: 00 hr 10 min 35 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 87933077 heartbeat IPC: 1.102 cumulative IPC: 1.09 (Simulation time: 00 hr 11 min 39 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 91561850 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 42 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 91561850 cumulative IPC: 1.092 (Simulation time: 00 hr 12 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv270_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.092 instructions: 100000002 cycles: 91561850
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 13.83 Average ROB Occupancy at Mispredict: 30.62
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06485
BRANCH_INDIRECT: 0.3316
BRANCH_CONDITIONAL: 12.16
BRANCH_DIRECT_CALL: 0.403
BRANCH_INDIRECT_CALL: 0.4831
BRANCH_RETURN: 0.3787


====Backend Stall Breakdown====
ROB_STALL: 200454
LQ_STALL: 0
SQ_STALL: 893099


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.981926
REPLAY_LOAD: 61.38386
NON_REPLAY_LOAD: 19.698473

== Total ==
ADDR_TRANS: 41162
REPLAY_LOAD: 25106
NON_REPLAY_LOAD: 134186

== Counts ==
ADDR_TRANS: 332
REPLAY_LOAD: 409
NON_REPLAY_LOAD: 6812

cpu0->cpu0_STLB TOTAL        ACCESS:    2121238 HIT:    2087995 MISS:      33243 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2121238 HIT:    2087995 MISS:      33243 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 137.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9466831 HIT:    8589857 MISS:     876974 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7669450 HIT:    6946199 MISS:     723251 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595965 HIT:     509026 MISS:      86939 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1133429 HIT:    1116783 MISS:      16646 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67987 HIT:      17849 MISS:      50138 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.02 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15169344 HIT:    7540052 MISS:    7629292 MSHR_MERGE:    1886007
cpu0->cpu0_L1I LOAD         ACCESS:   15169344 HIT:    7540052 MISS:    7629292 MSHR_MERGE:    1886007
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.73 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29979236 HIT:   25668344 MISS:    4310892 MSHR_MERGE:    1720776
cpu0->cpu0_L1D LOAD         ACCESS:   16550810 HIT:   14111689 MISS:    2439121 MSHR_MERGE:     512957
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13349181 HIT:   11545505 MISS:    1803676 MSHR_MERGE:    1207711
cpu0->cpu0_L1D TRANSLATION  ACCESS:      79245 HIT:      11150 MISS:      68095 MSHR_MERGE:        108
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.47 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12466931 HIT:   10350560 MISS:    2116371 MSHR_MERGE:    1061084
cpu0->cpu0_ITLB LOAD         ACCESS:   12466931 HIT:   10350560 MISS:    2116371 MSHR_MERGE:    1061084
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.299 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28471473 HIT:   27031248 MISS:    1440225 MSHR_MERGE:     374274
cpu0->cpu0_DTLB LOAD         ACCESS:   28471473 HIT:   27031248 MISS:    1440225 MSHR_MERGE:     374274
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.945 cycles
cpu0->LLC TOTAL        ACCESS:    1017599 HIT:     932102 MISS:      85497 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     723245 HIT:     660997 MISS:      62248 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86938 HIT:      81074 MISS:       5864 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     157278 HIT:     156816 MISS:        462 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50138 HIT:      33215 MISS:      16923 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1396
  ROW_BUFFER_MISS:      83638
  AVG DBUS CONGESTED CYCLE: 4.59
Channel 0 WQ ROW_BUFFER_HIT:        919
  ROW_BUFFER_MISS:       6352
  FULL:          0
Channel 0 REFRESHES ISSUED:       7630

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524561       584354        62082         9641
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         6121         4554         1965
  STLB miss resolved @ L2C                0         4997         7995         7317         4769
  STLB miss resolved @ LLC                0         1147         6994        17329        11868
  STLB miss resolved @ MEM                0            2         2249         8940        13271

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             199281        46683      1444224        91574          525
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0         3174          506           74
  STLB miss resolved @ L2C                0         2954         4293          538           23
  STLB miss resolved @ LLC                0           10         1895         2118           85
  STLB miss resolved @ MEM                0            0          531          492          289
[2025-09-17 07:28:10] END   suite=qualcomm_srv trace=srv270_ap (rc=0)
