# ttnn.conv2d

| Name | Input Shapes | Input Layouts | Attributes | Output Shapes | Output Layouts |
|------|--------------|---------------|------------|---------------|----------------|
| ttnn.conv2d | tensor<[1,256,32,32,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,128,32,32,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (8192, 32, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (32768, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 32 + d2', 'd3'), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 32 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 32 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,32,32,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 32 + d2', 'd3'), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,1024,16,16,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,512,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 16 + d2', 'd3'), memory_config: (16384, 16, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1024 + d1 + d2', 'd3'), memory_config: (524288, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 1024 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,384,14,14,bf16]> <br> tensor<[96,384,1,1,bf16]> <br> tensor<[1,96,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (5376, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 + d2', 'd3'), memory_config: (36864, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 14 + d2', 'd3'), memory_config: (42, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 384 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,96,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 14 + d2', 'd3'), memory_config: (42, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,16,16,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,256,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (8192, 16, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 512 + d1 + d2', 'd3'), memory_config: (131072, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 16 + d2', 'd3'), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 512 : i32 <br> input_width: 16 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 16 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 16 + d2', 'd3'), memory_config: (128, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,192,28,28,bf16]> <br> tensor<[32,192,1,1,bf16]> <br> tensor<[1,32,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (5376, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 + d2', 'd3'), memory_config: (6144, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 28 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 192 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 28 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 28 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,14,14,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,256,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (3584, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (196608, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 256 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,144,56,56,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,144,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (8064, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (252, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 56 : i32 <br> input_height: 144 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 56 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,144,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (252, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,24,56,56,bf16]> <br> tensor<[144,24,1,1,bf16]> <br> tensor<[1,144,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 56 + d2', 'd3'), memory_config: (1344, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 24 + d1 + d2', 'd3'), memory_config: (3456, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (252, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 24 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 56 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,144,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (252, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,128,128,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,64,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 128 + d2', 'd3'), memory_config: (4096, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 * 3 + d2', 'd3'), memory_config: (6144, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 32 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,256,256,bf16]> <br> tensor<[32,32,3,3,bf16]> <br> tensor<[1,32,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (8192, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 * 3 + d2', 'd3'), memory_config: (3072, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,512,512,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,64,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 512 + d2', 'd3'), memory_config: (16384, 512, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 * 3 + d2', 'd3'), memory_config: (6144, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 32 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,64,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,144,56,56,bf16]> <br> tensor<[24,144,1,1,bf16]> <br> tensor<[1,24,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (8064, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 144 + d1 + d2', 'd3'), memory_config: (3456, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 56 + d2', 'd3'), memory_config: (42, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 144 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 56 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,24,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 56 + d2', 'd3'), memory_config: (42, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,256,256,bf16]> <br> tensor<[32,64,1,1,bf16]> <br> tensor<[1,32,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (16384, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 64 + d1 + d2', 'd3'), memory_config: (2048, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 256 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 256 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,64,64,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,256,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (8192, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (98304, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,32,32,bf16]> <br> tensor<[256,256,3,3,bf16]> <br> tensor<[1,256,32,32,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (8192, 32, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (196608, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,32,32,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,56,56,bf16]> <br> tensor<[128,64,1,1,bf16]> <br> tensor<[1,128,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 56 + d2', 'd3'), memory_config: (3584, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 64 + d1 + d2', 'd3'), memory_config: (8192, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 64 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 28 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,128,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,128,128,bf16]> <br> tensor<[64,128,1,1,bf16]> <br> tensor<[1,64,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (16384, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 128 + d1 + d2', 'd3'), memory_config: (8192, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 128 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,90,160,bf16]> <br> tensor<[128,512,1,1,bf16]> <br> tensor<[1,128,90,160,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 90 + d2', 'd3'), memory_config: (46080, 160, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 512 + d1 + d2', 'd3'), memory_config: (65536, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11520 + d1 * 90 + d2', 'd3'), memory_config: (360, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 512 : i32 <br> input_width: 90 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,90,160,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11520 + d1 * 90 + d2', 'd3'), memory_config: (360, 5, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,56,56,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,128,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 56 + d2', 'd3'), memory_config: (3584, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (24576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 64 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,128,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,128,128,bf16]> <br> tensor<[64,128,3,3,bf16]> <br> tensor<[1,64,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (16384, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (24576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,576,7,7,bf16]> <br> tensor<[160,576,1,1,bf16]> <br> tensor<[1,160,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 7 + d2', 'd3'), memory_config: (4032, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 576 + d1 + d2', 'd3'), memory_config: (92160, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1120 + d1 * 7 + d2', 'd3'), memory_config: (35, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 576 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,160,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1120 + d1 * 7 + d2', 'd3'), memory_config: (35, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,28,28,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,256,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (3584, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (98304, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 128 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,256,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,3,512,512,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,32,512,512,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 512 + d2', 'd3'), memory_config: (1536, 512, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 9 + d1 * 3 + d2', 'd3'), memory_config: (288, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 512 + d2', 'd3'), memory_config: (512, 16, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 512 : i32 <br> input_height: 3 : i32 <br> input_width: 512 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 512 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,512,512,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 512 + d2', 'd3'), memory_config: (512, 16, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,14,14,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,512,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (3584, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (393216, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 256 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 7 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,512,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,96,112,112,bf16]> <br> tensor<[96,1,3,3,bf16]> <br> tensor<[1,96,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 10752 + d1 * 112 + d2', 'd3'), memory_config: (10752, 112, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (288, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 56 + d2', 'd3'), memory_config: (168, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 96 : i32 <br> in_channels: 112 : i32 <br> input_height: 96 : i32 <br> input_width: 112 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 56 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,96,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 56 + d2', 'd3'), memory_config: (168, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,64,64,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,128,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (16384, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (32768, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,192,28,28,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,192,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (5376, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2688 + d1 * 14 + d2', 'd3'), memory_config: (84, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 28 : i32 <br> input_height: 192 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,192,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2688 + d1 * 14 + d2', 'd3'), memory_config: (84, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,64,64,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,128,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (8192, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (49152, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 128 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,384,14,14,bf16]> <br> tensor<[64,384,1,1,bf16]> <br> tensor<[1,64,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (5376, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 + d2', 'd3'), memory_config: (24576, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 14 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 384 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 14 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,3,224,224,bf16]> <br> tensor<[64,3,7,7,bf16]> <br> tensor<[1,64,112,112,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 672 + d1 * 224 + d2', 'd3'), memory_config: (672, 224, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 21 + d1 * 7 + d2', 'd3'), memory_config: (1344, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 7168 + d1 * 112 + d2', 'd3'), memory_config: (224, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 224 : i32 <br> input_height: 3 : i32 <br> input_width: 224 : i32 <br> kernel_height: 7 : i32 <br> kernel_width: 7 : i32 <br> out_channels: 112 : i32 <br> padding_height: 3 : i32 <br> padding_width: 3 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,64,112,112,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 7168 + d1 * 112 + d2', 'd3'), memory_config: (224, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,45,80,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,512,23,40,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 45 + d2', 'd3'), memory_config: (23040, 80, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (786432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11776 + d1 * 23 + d2', 'd3'), memory_config: (368, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 512 : i32 <br> input_width: 45 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,512,23,40,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11776 + d1 * 23 + d2', 'd3'), memory_config: (368, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,96,14,14,bf16]> <br> tensor<[576,96,1,1,bf16]> <br> tensor<[1,576,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 14 + d2', 'd3'), memory_config: (1344, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 + d2', 'd3'), memory_config: (55296, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (252, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 96 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,576,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (252, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,64,64,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,512,32,32,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (16384, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (393216, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 32 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,512,32,32,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 32 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,160,7,7,bf16]> <br> tensor<[960,160,1,1,bf16]> <br> tensor<[1,960,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1120 + d1 * 7 + d2', 'd3'), memory_config: (1120, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 160 + d1 + d2', 'd3'), memory_config: (153600, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (210, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 160 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,960,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (210, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,128,128,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,128,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (8192, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (24576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,45,80,bf16]> <br> tensor<[1024,256,1,1,bf16]> <br> tensor<[1,1024,45,80,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11520 + d1 * 45 + d2', 'd3'), memory_config: (11520, 80, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (262144, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 45 + d2', 'd3'), memory_config: (1440, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 256 : i32 <br> input_width: 45 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1024,45,80,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 45 + d2', 'd3'), memory_config: (1440, 3, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,28,28,bf16]> <br> tensor<[256,128,1,1,bf16]> <br> tensor<[1,256,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (3584, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 128 + d1 + d2', 'd3'), memory_config: (32768, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 128 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,256,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,576,14,14,bf16]> <br> tensor<[96,576,1,1,bf16]> <br> tensor<[1,96,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (8064, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 576 + d1 + d2', 'd3'), memory_config: (55296, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 14 + d2', 'd3'), memory_config: (42, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 576 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,96,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 14 + d2', 'd3'), memory_config: (42, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,256,256,bf16]> <br> tensor<[64,32,3,3,bf16]> <br> tensor<[1,64,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (8192, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 * 3 + d2', 'd3'), memory_config: (6144, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 32 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (512, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,14,14,bf16]> <br> tensor<[384,64,1,1,bf16]> <br> tensor<[1,384,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 14 + d2', 'd3'), memory_config: (896, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 64 + d1 + d2', 'd3'), memory_config: (24576, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 64 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,384,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,1024,14,14,bf16]> <br> tensor<[2048,1024,1,1,bf16]> <br> tensor<[1,2048,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 14 + d2', 'd3'), memory_config: (14336, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1024 + d1 + d2', 'd3'), memory_config: (2097152, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 7 + d2', 'd3'), memory_config: (448, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 1024 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,2048,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 7 + d2', 'd3'), memory_config: (448, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,7,7,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,512,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (3584, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (786432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 512 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 7 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,960,7,7,bf16]> <br> tensor<[320,960,1,1,bf16]> <br> tensor<[1,320,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (6720, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 960 + d1 + d2', 'd3'), memory_config: (307200, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2240 + d1 * 7 + d2', 'd3'), memory_config: (70, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 960 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,320,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2240 + d1 * 7 + d2', 'd3'), memory_config: (70, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,96,56,56,bf16]> <br> tensor<[24,96,1,1,bf16]> <br> tensor<[1,24,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 56 + d2', 'd3'), memory_config: (5376, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 96 + d1 + d2', 'd3'), memory_config: (2304, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 56 + d2', 'd3'), memory_config: (42, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 96 : i32 <br> input_width: 56 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 56 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,24,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1344 + d1 * 56 + d2', 'd3'), memory_config: (42, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,1024,14,14,bf16]> <br> tensor<[256,1024,1,1,bf16]> <br> tensor<[1,256,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 14 + d2', 'd3'), memory_config: (14336, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1024 + d1 + d2', 'd3'), memory_config: (262144, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 1024 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,144,56,56,bf16]> <br> tensor<[144,1,3,3,bf16]> <br> tensor<[1,144,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 56 + d2', 'd3'), memory_config: (8064, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 28 + d2', 'd3'), memory_config: (126, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 144 : i32 <br> in_channels: 56 : i32 <br> input_height: 144 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,144,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 28 + d2', 'd3'), memory_config: (126, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,1024,45,80,bf16]> <br> tensor<[512,1024,1,1,bf16]> <br> tensor<[1,512,45,80,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 45 + d2', 'd3'), memory_config: (46080, 80, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1024 + d1 + d2', 'd3'), memory_config: (524288, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 45 + d2', 'd3'), memory_config: (720, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 80 : i32 <br> input_height: 1024 : i32 <br> input_width: 45 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,45,80,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 45 + d2', 'd3'), memory_config: (720, 3, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,180,320,bf16]> <br> tensor<[128,256,1,1,bf16]> <br> tensor<[1,128,180,320,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 180 + d2', 'd3'), memory_config: (46080, 320, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (32768, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 180 + d2', 'd3'), memory_config: (720, 10, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 256 : i32 <br> input_width: 180 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 320 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,180,320,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 180 + d2', 'd3'), memory_config: (720, 10, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,7,7,bf16]> <br> tensor<[2048,512,1,1,bf16]> <br> tensor<[1,2048,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (3584, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 512 + d1 + d2', 'd3'), memory_config: (1048576, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 7 + d2', 'd3'), memory_config: (448, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 512 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,2048,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 14336 + d1 * 7 + d2', 'd3'), memory_config: (448, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,32,32,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,256,32,32,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 32 + d2', 'd3'), memory_config: (4096, 32, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (98304, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 128 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,32,32,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,16,16,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1024,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (8192, 16, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (1572864, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 16 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 512 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1024,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 16 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,14,14,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,512,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 14 + d2', 'd3'), memory_config: (3584, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (131072, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 256 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,512,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 7 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,112,112,bf16]> <br> tensor<[16,32,1,1,bf16]> <br> tensor<[1,16,112,112,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 112 + d2', 'd3'), memory_config: (3584, 112, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 32 + d1 + d2', 'd3'), memory_config: (512, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1792 + d1 * 112 + d2', 'd3'), memory_config: (56, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 112 : i32 <br> input_height: 32 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,16,112,112,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1792 + d1 * 112 + d2', 'd3'), memory_config: (56, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,56,56,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,64,56,56,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 56 + d2', 'd3'), memory_config: (3584, 56, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (12288, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 56 + d2', 'd3'), memory_config: (112, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 56 : i32 <br> input_height: 64 : i32 <br> input_width: 56 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 56 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,56,56,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 56 + d2', 'd3'), memory_config: (112, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,180,320,bf16]> <br> tensor<[512,256,1,1,bf16]> <br> tensor<[1,512,90,160,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 180 + d2', 'd3'), memory_config: (46080, 320, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 256 + d1 + d2', 'd3'), memory_config: (131072, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 90 + d2', 'd3'), memory_config: (1440, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 256 : i32 <br> input_width: 180 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,512,90,160,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 90 + d2', 'd3'), memory_config: (1440, 5, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,320,7,7,bf16]> <br> tensor<[1280,320,1,1,bf16]> <br> tensor<[1,1280,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2240 + d1 * 7 + d2', 'd3'), memory_config: (2240, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 320 + d1 + d2', 'd3'), memory_config: (409600, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8960 + d1 * 7 + d2', 'd3'), memory_config: (280, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 320 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,1280,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8960 + d1 * 7 + d2', 'd3'), memory_config: (280, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,32,32,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,512,32,32,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 32 + d2', 'd3'), memory_config: (8192, 32, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (393216, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 32 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 256 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 32 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,32,32,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 32 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,192,28,28,bf16]> <br> tensor<[192,1,3,3,bf16]> <br> tensor<[1,192,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (5376, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 192 : i32 <br> in_channels: 28 : i32 <br> input_height: 192 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,192,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,32,28,28,bf16]> <br> tensor<[192,32,1,1,bf16]> <br> tensor<[1,192,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 28 + d2', 'd3'), memory_config: (896, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 32 + d1 + d2', 'd3'), memory_config: (6144, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 32 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 28 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,192,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 28 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,90,160,bf16]> <br> tensor<[256,512,1,1,bf16]> <br> tensor<[1,256,90,160,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 90 + d2', 'd3'), memory_config: (46080, 160, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 512 + d1 + d2', 'd3'), memory_config: (131072, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 90 + d2', 'd3'), memory_config: (720, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 512 : i32 <br> input_width: 90 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 160 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,256,90,160,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 90 + d2', 'd3'), memory_config: (720, 5, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,960,7,7,bf16]> <br> tensor<[960,1,3,3,bf16]> <br> tensor<[1,960,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (6720, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (2880, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (210, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 960 : i32 <br> in_channels: 7 : i32 <br> input_height: 960 : i32 <br> input_width: 7 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 7 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,960,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (210, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,128,128,bf16]> <br> tensor<[64,64,3,3,bf16]> <br> tensor<[1,64,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (8192, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (12288, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 64 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 128 + d2', 'd3'), memory_config: (256, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,384,14,14,bf16]> <br> tensor<[384,1,3,3,bf16]> <br> tensor<[1,384,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (5376, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (1152, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 384 : i32 <br> in_channels: 14 : i32 <br> input_height: 384 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,384,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 5376 + d1 * 14 + d2', 'd3'), memory_config: (168, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,256,256,bf16]> <br> tensor<[128,64,3,3,bf16]> <br> tensor<[1,128,128,128,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (16384, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (24576, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 128 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,128,128,128,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (512, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,192,14,14,bf16]> <br> tensor<[64,192,1,1,bf16]> <br> tensor<[1,64,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 2688 + d1 * 14 + d2', 'd3'), memory_config: (2688, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 + d2', 'd3'), memory_config: (12288, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 14 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 14 : i32 <br> input_height: 192 : i32 <br> input_width: 14 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 14 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,64,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 14 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,576,14,14,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,576,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (8064, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (1728, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 7 + d2', 'd3'), memory_config: (126, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 14 : i32 <br> input_height: 576 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 7 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,576,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 7 + d2', 'd3'), memory_config: (126, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,64,256,256,bf16]> <br> tensor<[32,64,3,3,bf16]> <br> tensor<[1,32,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 256 + d2', 'd3'), memory_config: (16384, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 192 + d1 * 3 + d2', 'd3'), memory_config: (6144, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 64 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,576,14,14,bf16]> <br> tensor<[576,1,3,3,bf16]> <br> tensor<[1,576,14,14,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (8064, 14, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3 + d1 * 3 + d2', 'd3'), memory_config: (1728, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (252, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 576 : i32 <br> in_channels: 14 : i32 <br> input_height: 576 : i32 <br> input_width: 14 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 14 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,576,14,14,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8064 + d1 * 14 + d2', 'd3'), memory_config: (252, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,3,256,256,bf16]> <br> tensor<[32,3,3,3,bf16]> <br> tensor<[1,32,256,256,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 256 + d2', 'd3'), memory_config: (768, 256, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 9 + d1 * 3 + d2', 'd3'), memory_config: (288, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 256 : i32 <br> input_height: 3 : i32 <br> input_width: 256 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 256 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,256,256,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 256 + d2', 'd3'), memory_config: (256, 8, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,384,64,64,bf16]> <br> tensor<[128,384,1,1,bf16]> <br> tensor<[1,128,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 24576 + d1 * 64 + d2', 'd3'), memory_config: (24576, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 + d2', 'd3'), memory_config: (49152, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 384 : i32 <br> input_width: 64 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 64 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,28,28,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,128,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (3584, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (49152, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 128 : i32 <br> input_width: 28 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 28 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 3584 + d1 * 28 + d2', 'd3'), memory_config: (112, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,144,28,28,bf16]> <br> tensor<[32,144,1,1,bf16]> <br> tensor<[1,32,28,28,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4032 + d1 * 28 + d2', 'd3'), memory_config: (4032, 28, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 144 + d1 + d2', 'd3'), memory_config: (4608, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 28 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 28 : i32 <br> input_height: 144 : i32 <br> input_width: 28 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 28 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,32,28,28,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 896 + d1 * 28 + d2', 'd3'), memory_config: (28, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,64,64,bf16]> <br> tensor<[128,256,3,3,bf16]> <br> tensor<[1,128,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (16384, 64, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (98304, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 64 : i32 <br> input_height: 256 : i32 <br> input_width: 64 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,128,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 64 + d2', 'd3'), memory_config: (256, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,128,128,bf16]> <br> tensor<[256,128,3,3,bf16]> <br> tensor<[1,256,64,64,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 128 + d2', 'd3'), memory_config: (16384, 128, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (98304, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 128 : i32 <br> input_height: 128 : i32 <br> input_width: 128 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 64 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,256,64,64,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 64 + d2', 'd3'), memory_config: (512, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,128,180,320,bf16]> <br> tensor<[128,128,3,3,bf16]> <br> tensor<[1,128,90,160,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 23040 + d1 * 180 + d2', 'd3'), memory_config: (23040, 320, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 384 + d1 * 3 + d2', 'd3'), memory_config: (49152, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11520 + d1 * 90 + d2', 'd3'), memory_config: (360, 5, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 320 : i32 <br> input_height: 128 : i32 <br> input_width: 180 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 160 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,128,90,160,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11520 + d1 * 90 + d2', 'd3'), memory_config: (360, 5, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,16,16,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,512,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (8192, 16, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (786432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 512 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,256,16,16,bf16]> <br> tensor<[512,256,3,3,bf16]> <br> tensor<[1,512,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 4096 + d1 * 16 + d2', 'd3'), memory_config: (4096, 16, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 768 + d1 * 3 + d2', 'd3'), memory_config: (393216, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 16 : i32 <br> input_height: 256 : i32 <br> input_width: 16 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 8192 + d1 * 16 + d2', 'd3'), memory_config: (256, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,960,7,7,bf16]> <br> tensor<[160,960,1,1,bf16]> <br> tensor<[1,160,7,7,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 6720 + d1 * 7 + d2', 'd3'), memory_config: (6720, 7, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 960 + d1 + d2', 'd3'), memory_config: (153600, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1120 + d1 * 7 + d2', 'd3'), memory_config: (35, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 7 : i32 <br> input_height: 960 : i32 <br> input_width: 7 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 7 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,160,7,7,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1120 + d1 * 7 + d2', 'd3'), memory_config: (35, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,32,32,bf16]> <br> tensor<[1024,512,3,3,bf16]> <br> tensor<[1,1024,16,16,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 32 + d2', 'd3'), memory_config: (16384, 32, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (1572864, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 16 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 32 : i32 <br> input_height: 512 : i32 <br> input_width: 32 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 16 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1024,16,16,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16384 + d1 * 16 + d2', 'd3'), memory_config: (512, 1, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,23,40,bf16]> <br> tensor<[512,512,3,3,bf16]> <br> tensor<[1,512,23,40,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11776 + d1 * 23 + d2', 'd3'), memory_config: (11776, 40, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1536 + d1 * 3 + d2', 'd3'), memory_config: (786432, 3, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11776 + d1 * 23 + d2', 'd3'), memory_config: (368, 2, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 40 : i32 <br> input_height: 512 : i32 <br> input_width: 23 : i32 <br> kernel_height: 3 : i32 <br> kernel_width: 3 : i32 <br> out_channels: 40 : i32 <br> padding_height: 1 : i32 <br> padding_width: 1 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,512,23,40,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 11776 + d1 * 23 + d2', 'd3'), memory_config: (368, 2, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,16,112,112,bf16]> <br> tensor<[96,16,1,1,bf16]> <br> tensor<[1,96,112,112,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 1792 + d1 * 112 + d2', 'd3'), memory_config: (1792, 112, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 16 + d1 + d2', 'd3'), memory_config: (1536, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 10752 + d1 * 112 + d2', 'd3'), memory_config: (336, 4, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 112 : i32 <br> input_height: 16 : i32 <br> input_width: 112 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 112 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 1 : i32 <br> stride_width: 1 : i32 | tensor<[1,96,112,112,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 10752 + d1 * 112 + d2', 'd3'), memory_config: (336, 4, 'tile<32x32, bf16>', 'dram') |
| ttnn.conv2d | tensor<[1,512,90,160,bf16]> <br> tensor<[1024,512,1,1,bf16]> <br> tensor<[1,1024,45,80,bf16]> <br> !tt.device<#device> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 90 + d2', 'd3'), memory_config: (46080, 160, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 512 + d1 + d2', 'd3'), memory_config: (524288, 1, 'bf16', 'system') <br> mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 45 + d2', 'd3'), memory_config: (1440, 3, 'tile<32x32, bf16>', 'dram') | batch_size: 1 : i32 <br> dilation_height: 1 : i32 <br> dilation_width: 1 : i32 <br> groups: 1 : i32 <br> in_channels: 160 : i32 <br> input_height: 512 : i32 <br> input_width: 90 : i32 <br> kernel_height: 1 : i32 <br> kernel_width: 1 : i32 <br> out_channels: 80 : i32 <br> padding_height: 0 : i32 <br> padding_width: 0 : i32 <br> stride_height: 2 : i32 <br> stride_width: 2 : i32 | tensor<[1,1024,45,80,bf16]> | mapping_from: ('d0', 'd1', 'd2', 'd3'), mapping_to: ('d0 * 46080 + d1 * 45 + d2', 'd3'), memory_config: (1440, 3, 'tile<32x32, bf16>', 'dram') |
