//! **************************************************************************
// Written by: Map P.20131013 on Mon Dec 11 14:57:42 2017
//! **************************************************************************

SCHEMATIC START;
COMP
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        LOCATE = SITE "GTXE2_CHANNEL_X0Y0" LEVEL 1;
COMP "SBRAM_DQ<65>" LOCATE = SITE "H16" LEVEL 1;
COMP "SBRAM_DQ<69>" LOCATE = SITE "H15" LEVEL 1;
COMP "TOE_D<6>" LOCATE = SITE "AE25" LEVEL 1;
COMP "TOE_D<5>" LOCATE = SITE "AE24" LEVEL 1;
COMP "TOE_D<7>" LOCATE = SITE "AG22" LEVEL 1;
COMP "TOE_D<0>" LOCATE = SITE "AA23" LEVEL 1;
COMP "TOE_D<2>" LOCATE = SITE "AF20" LEVEL 1;
COMP "TOE_D<1>" LOCATE = SITE "AF23" LEVEL 1;
COMP "TOE_D<4>" LOCATE = SITE "AC20" LEVEL 1;
COMP "FPGA_LVDS_1_P" LOCATE = SITE "AJ26" LEVEL 1;
COMP "TOE_D<3>" LOCATE = SITE "AH22" LEVEL 1;
COMP "SBRAM_DQP<13>" LOCATE = SITE "E30" LEVEL 1;
COMP "SBRAM_DQP<14>" LOCATE = SITE "C14" LEVEL 1;
COMP "SBRAM_DQP<11>" LOCATE = SITE "F11" LEVEL 1;
COMP "SBRAM_DQP<12>" LOCATE = SITE "F17" LEVEL 1;
COMP "Q0_CLK1_GTREFCLK_PAD_P_IN" LOCATE = SITE "U8" LEVEL 1;
COMP "FPGA_LVDS_1_N" LOCATE = SITE "AK26" LEVEL 1;
COMP "SBRAM_DQP<10>" LOCATE = SITE "J14" LEVEL 1;
COMP "SBRAM_DQP<15>" LOCATE = SITE "T28" LEVEL 1;
COMP "SBRAM_DQP<0>" LOCATE = SITE "K20" LEVEL 1;
COMP "FPGA_FOE_N" LOCATE = SITE "H29" LEVEL 1;
COMP "SBRAM_DQP<4>" LOCATE = SITE "H30" LEVEL 1;
COMP "SBRAM_DQP<3>" LOCATE = SITE "E19" LEVEL 1;
COMP "SBRAM_DQP<2>" LOCATE = SITE "J17" LEVEL 1;
COMP "SBRAM_DQP<1>" LOCATE = SITE "D16" LEVEL 1;
COMP "SBRAM_DQP<8>" LOCATE = SITE "G13" LEVEL 1;
COMP "SBRAM_DQP<7>" LOCATE = SITE "A28" LEVEL 1;
COMP "SBRAM_DQP<6>" LOCATE = SITE "E23" LEVEL 1;
COMP "SBRAM_DQP<5>" LOCATE = SITE "C26" LEVEL 1;
COMP "SBRAM_DQP<9>" LOCATE = SITE "A11" LEVEL 1;
COMP "SBRAM_CLK" LOCATE = SITE "T26" LEVEL 1;
COMP "SBRAM_nGW" LOCATE = SITE "P26" LEVEL 1;
COMP "FPGA_INIT_B_1" LOCATE = SITE "L30" LEVEL 1;
COMP "SBRAM_nOE" LOCATE = SITE "R26" LEVEL 1;
COMP "FPGA_RST_N" LOCATE = SITE "AD27" LEVEL 1;
COMP "FPGA_WAIT" LOCATE = SITE "J26" LEVEL 1;
COMP "SYS_CLK_100M_N" LOCATE = SITE "AC27" LEVEL 1;
COMP "SYS_CLK_100M_P" LOCATE = SITE "AB27" LEVEL 1;
COMP "FPGA_FCS" LOCATE = SITE "L20" LEVEL 1;
COMP "SBRAM_nBWA" LOCATE = SITE "A15" LEVEL 1;
COMP "SBRAM_nBWB" LOCATE = SITE "F16" LEVEL 1;
COMP "SBRAM_nBWC" LOCATE = SITE "B19" LEVEL 1;
COMP "SBRAM_nBWD" LOCATE = SITE "R24" LEVEL 1;
COMP "SBRAM_nBWE" LOCATE = SITE "U25" LEVEL 1;
COMP "FPGA_A<1>" LOCATE = SITE "P22" LEVEL 1;
COMP "FPGA_A<2>" LOCATE = SITE "N20" LEVEL 1;
COMP "FPGA_A<3>" LOCATE = SITE "P19" LEVEL 1;
COMP "FPGA_A<4>" LOCATE = SITE "N19" LEVEL 1;
COMP "FPGA_A<0>" LOCATE = SITE "P21" LEVEL 1;
COMP "FPGA_A<9>" LOCATE = SITE "N21" LEVEL 1;
COMP "FPGA_A<5>" LOCATE = SITE "N22" LEVEL 1;
COMP "FPGA_A<6>" LOCATE = SITE "M20" LEVEL 1;
COMP "FPGA_A<7>" LOCATE = SITE "M23" LEVEL 1;
COMP "FPGA_A<8>" LOCATE = SITE "M22" LEVEL 1;
COMP "SBRAM_nADV" LOCATE = SITE "T30" LEVEL 1;
COMP "SBRAM_A<13>" LOCATE = SITE "U23" LEVEL 1;
COMP "SBRAM_A<14>" LOCATE = SITE "V21" LEVEL 1;
COMP "SBRAM_A<11>" LOCATE = SITE "W24" LEVEL 1;
COMP "SBRAM_A<12>" LOCATE = SITE "U22" LEVEL 1;
COMP "SBRAM_A<10>" LOCATE = SITE "W23" LEVEL 1;
COMP "SBRAM_A<19>" LOCATE = SITE "W22" LEVEL 1;
COMP "SBRAM_A<17>" LOCATE = SITE "V24" LEVEL 1;
COMP "SBRAM_A<18>" LOCATE = SITE "W21" LEVEL 1;
COMP "SBRAM_A<15>" LOCATE = SITE "V22" LEVEL 1;
COMP "SBRAM_A<16>" LOCATE = SITE "U24" LEVEL 1;
COMP "SBRAM_A<20>" LOCATE = SITE "W19" LEVEL 1;
COMP "TOE_Q<6>" LOCATE = SITE "AH25" LEVEL 1;
COMP "TOE_Q<5>" LOCATE = SITE "AH24" LEVEL 1;
COMP "TOE_Q<7>" LOCATE = SITE "AK23" LEVEL 1;
COMP "SBRAM_A<3>" LOCATE = SITE "V27" LEVEL 1;
COMP "SBRAM_A<4>" LOCATE = SITE "V29" LEVEL 1;
COMP "SBRAM_A<1>" LOCATE = SITE "U30" LEVEL 1;
COMP "SBRAM_A<2>" LOCATE = SITE "V26" LEVEL 1;
COMP "SBRAM_A<0>" LOCATE = SITE "U29" LEVEL 1;
COMP "TOE_Q<0>" LOCATE = SITE "AK25" LEVEL 1;
COMP "SBRAM_nADSC" LOCATE = SITE "R30" LEVEL 1;
COMP "TOE_Q<2>" LOCATE = SITE "AK24" LEVEL 1;
COMP "TOE_Q<1>" LOCATE = SITE "AJ24" LEVEL 1;
COMP "TOE_Q<4>" LOCATE = SITE "AA21" LEVEL 1;
COMP "SBRAM_A<9>" LOCATE = SITE "V20" LEVEL 1;
COMP "TOE_Q<3>" LOCATE = SITE "Y23" LEVEL 1;
COMP "SBRAM_A<7>" LOCATE = SITE "W26" LEVEL 1;
COMP "SBRAM_A<8>" LOCATE = SITE "V19" LEVEL 1;
COMP "SBRAM_A<5>" LOCATE = SITE "V30" LEVEL 1;
COMP "SBRAM_A<6>" LOCATE = SITE "V25" LEVEL 1;
COMP "SBRAM_nADSP" LOCATE = SITE "R28" LEVEL 1;
COMP "FPGA_D<15>" LOCATE = SITE "J29" LEVEL 1;
COMP "FPGA_D<10>" LOCATE = SITE "N30" LEVEL 1;
COMP "FPGA_D<14>" LOCATE = SITE "J28" LEVEL 1;
COMP "SBRAM_DQ<3>" LOCATE = SITE "J18" LEVEL 1;
COMP "FPGA_D<13>" LOCATE = SITE "M29" LEVEL 1;
COMP "FPGA_CCLK_1" LOCATE = SITE "K28" LEVEL 1;
COMP "FPGA_D<1>" LOCATE = SITE "N29" LEVEL 1;
COMP "SBRAM_DQ<4>" LOCATE = SITE "G22" LEVEL 1;
COMP "FPGA_D<12>" LOCATE = SITE "K30" LEVEL 1;
COMP "FPGA_D<2>" LOCATE = SITE "M25" LEVEL 1;
COMP "SBRAM_DQ<1>" LOCATE = SITE "F21" LEVEL 1;
COMP "FPGA_D<11>" LOCATE = SITE "L27" LEVEL 1;
COMP "FPGA_D<3>" LOCATE = SITE "M30" LEVEL 1;
COMP "SBRAM_DQ<2>" LOCATE = SITE "H22" LEVEL 1;
COMP "FPGA_D<4>" LOCATE = SITE "K29" LEVEL 1;
COMP "SBRAM_DQ<0>" LOCATE = SITE "H21" LEVEL 1;
COMP "FPGA_D<0>" LOCATE = SITE "N27" LEVEL 1;
COMP "FPGA_D<9>" LOCATE = SITE "M28" LEVEL 1;
COMP "SBRAM_DQ<9>" LOCATE = SITE "G17" LEVEL 1;
COMP "SBRAM_DQ<7>" LOCATE = SITE "K19" LEVEL 1;
COMP "FPGA_D<5>" LOCATE = SITE "L26" LEVEL 1;
COMP "SBRAM_DQ<8>" LOCATE = SITE "G18" LEVEL 1;
COMP "FPGA_D<6>" LOCATE = SITE "M24" LEVEL 1;
COMP "SBRAM_DQ<5>" LOCATE = SITE "J19" LEVEL 1;
COMP "FPGA_D<7>" LOCATE = SITE "P23" LEVEL 1;
COMP "SBRAM_DQ<6>" LOCATE = SITE "F22" LEVEL 1;
COMP "FPGA_D<8>" LOCATE = SITE "M27" LEVEL 1;
COMP "SBRAM_nCE1<0>" LOCATE = SITE "C16" LEVEL 1;
COMP "SBRAM_nCE1<2>" LOCATE = SITE "B22" LEVEL 1;
COMP "SBRAM_nCE1<1>" LOCATE = SITE "G23" LEVEL 1;
COMP "SBRAM_nCE1<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "TOE_CLK_125M_N" LOCATE = SITE "AH29" LEVEL 1;
COMP "TOE_CLK_125M_P" LOCATE = SITE "AG29" LEVEL 1;
COMP "TOE_nRF<7>" LOCATE = SITE "AA22" LEVEL 1;
COMP "TOE_nRF<6>" LOCATE = SITE "AG23" LEVEL 1;
COMP "SBRAM_DQ<30>" LOCATE = SITE "E20" LEVEL 1;
COMP "TOE_nRF<5>" LOCATE = SITE "AD22" LEVEL 1;
COMP "SBRAM_DQ<34>" LOCATE = SITE "C29" LEVEL 1;
COMP "SBRAM_DQ<33>" LOCATE = SITE "C30" LEVEL 1;
COMP "TOE_nRF<0>" LOCATE = SITE "AF21" LEVEL 1;
COMP "SBRAM_DQ<32>" LOCATE = SITE "B30" LEVEL 1;
COMP "SBRAM_DQ<31>" LOCATE = SITE "C21" LEVEL 1;
COMP "SBRAM_DQ<38>" LOCATE = SITE "H26" LEVEL 1;
COMP "SBRAM_DQ<37>" LOCATE = SITE "E28" LEVEL 1;
COMP "Q0_CLK1_GTREFCLK_PAD_N_IN" LOCATE = SITE "U7" LEVEL 1;
COMP "TOE_nRF<4>" LOCATE = SITE "Y20" LEVEL 1;
COMP "SBRAM_DQ<36>" LOCATE = SITE "E29" LEVEL 1;
COMP "TOE_nRF<3>" LOCATE = SITE "AD23" LEVEL 1;
COMP "SBRAM_DQ<35>" LOCATE = SITE "D29" LEVEL 1;
COMP "TOE_nRF<2>" LOCATE = SITE "AB20" LEVEL 1;
COMP "TOE_nRF<1>" LOCATE = SITE "AE21" LEVEL 1;
COMP "SBRAM_DQ<39>" LOCATE = SITE "H27" LEVEL 1;
COMP "SBRAM_DQ<40>" LOCATE = SITE "A26" LEVEL 1;
COMP "SBRAM_DQ<44>" LOCATE = SITE "B27" LEVEL 1;
COMP "SBRAM_DQ<43>" LOCATE = SITE "A27" LEVEL 1;
COMP "SBRAM_DQ<42>" LOCATE = SITE "C27" LEVEL 1;
COMP "SBRAM_DQ<41>" LOCATE = SITE "D27" LEVEL 1;
COMP "SBRAM_DQ<48>" LOCATE = SITE "D23" LEVEL 1;
COMP "SBRAM_DQ<47>" LOCATE = SITE "B29" LEVEL 1;
COMP "SBRAM_DQ<46>" LOCATE = SITE "D28" LEVEL 1;
COMP "SBRAM_DQ<45>" LOCATE = SITE "B28" LEVEL 1;
COMP "SBRAM_DQ<49>" LOCATE = SITE "A23" LEVEL 1;
COMP "SBRAM_DQ<10>" LOCATE = SITE "H19" LEVEL 1;
COMP "SBRAM_DQ<14>" LOCATE = SITE "G20" LEVEL 1;
COMP "SBRAM_DQ<13>" LOCATE = SITE "H20" LEVEL 1;
COMP "SBRAM_DQ<12>" LOCATE = SITE "G19" LEVEL 1;
COMP "SBRAM_DQ<11>" LOCATE = SITE "F18" LEVEL 1;
COMP "SBRAM_DQ<18>" LOCATE = SITE "D17" LEVEL 1;
COMP "SBRAM_DQ<17>" LOCATE = SITE "H17" LEVEL 1;
COMP "SBRAM_DQ<16>" LOCATE = SITE "B17" LEVEL 1;
COMP "SBRAM_DQ<15>" LOCATE = SITE "F20" LEVEL 1;
COMP "SBRAM_DQ<19>" LOCATE = SITE "C17" LEVEL 1;
COMP "SBRAM_DQ<20>" LOCATE = SITE "E18" LEVEL 1;
COMP "SBRAM_DQ<24>" LOCATE = SITE "K18" LEVEL 1;
COMP "SBRAM_DQ<23>" LOCATE = SITE "L18" LEVEL 1;
COMP "SBRAM_DQ<22>" LOCATE = SITE "D19" LEVEL 1;
COMP "SBRAM_DQ<21>" LOCATE = SITE "D18" LEVEL 1;
COMP "SBRAM_DQ<28>" LOCATE = SITE "D21" LEVEL 1;
COMP "SBRAM_DQ<27>" LOCATE = SITE "D22" LEVEL 1;
COMP "SBRAM_DQ<26>" LOCATE = SITE "C22" LEVEL 1;
COMP "SBRAM_DQ<25>" LOCATE = SITE "L17" LEVEL 1;
COMP "SBRAM_DQ<29>" LOCATE = SITE "E21" LEVEL 1;
COMP "SBRAM_DQ<103>" LOCATE = SITE "B18" LEVEL 1;
COMP "SBRAM_DQ<104>" LOCATE = SITE "F30" LEVEL 1;
COMP "SBRAM_DQ<101>" LOCATE = SITE "A20" LEVEL 1;
COMP "SBRAM_DQ<102>" LOCATE = SITE "A17" LEVEL 1;
COMP "SBRAM_DQ<100>" LOCATE = SITE "A18" LEVEL 1;
COMP "SBRAM_DQ<109>" LOCATE = SITE "G27" LEVEL 1;
COMP "SBRAM_DQ<107>" LOCATE = SITE "F27" LEVEL 1;
COMP "SBRAM_DQ<108>" LOCATE = SITE "G28" LEVEL 1;
COMP "SBRAM_DQ<105>" LOCATE = SITE "G29" LEVEL 1;
COMP "SBRAM_DQ<106>" LOCATE = SITE "F28" LEVEL 1;
COMP "FPGA_FWE_N" LOCATE = SITE "J27" LEVEL 1;
COMP "FPGA_A<18>" LOCATE = SITE "K24" LEVEL 1;
COMP "FPGA_A<17>" LOCATE = SITE "J24" LEVEL 1;
COMP "FPGA_A<16>" LOCATE = SITE "K21" LEVEL 1;
COMP "FPGA_A<15>" LOCATE = SITE "J21" LEVEL 1;
COMP "FPGA_A<19>" LOCATE = SITE "J22" LEVEL 1;
COMP "FPGA_A<10>" LOCATE = SITE "M19" LEVEL 1;
COMP "FPGA_A<14>" LOCATE = SITE "L28" LEVEL 1;
COMP "FPGA_A<13>" LOCATE = SITE "K26" LEVEL 1;
COMP "FPGA_A<12>" LOCATE = SITE "K25" LEVEL 1;
COMP "FPGA_A<11>" LOCATE = SITE "L22" LEVEL 1;
COMP "SBRAM_DQ<90>" LOCATE = SITE "G12" LEVEL 1;
COMP "FPGA_A<25>" LOCATE = SITE "K23" LEVEL 1;
COMP "TOE_nRX" LOCATE = SITE "AD21" LEVEL 1;
COMP "SBRAM_DQ<94>" LOCATE = SITE "F12" LEVEL 1;
COMP "SBRAM_DQ<93>" LOCATE = SITE "E11" LEVEL 1;
COMP "SBRAM_DQ<92>" LOCATE = SITE "H11" LEVEL 1;
COMP "FPGA_A<20>" LOCATE = SITE "L21" LEVEL 1;
COMP "SBRAM_DQ<91>" LOCATE = SITE "K11" LEVEL 1;
COMP "SBRAM_DQ<98>" LOCATE = SITE "A16" LEVEL 1;
COMP "SBRAM_DQ<97>" LOCATE = SITE "A21" LEVEL 1;
COMP "SBRAM_DQ<96>" LOCATE = SITE "C20" LEVEL 1;
COMP "FPGA_A<24>" LOCATE = SITE "L23" LEVEL 1;
COMP "SBRAM_DQ<95>" LOCATE = SITE "J11" LEVEL 1;
COMP "FPGA_A<23>" LOCATE = SITE "L25" LEVEL 1;
COMP "FPGA_A<22>" LOCATE = SITE "N26" LEVEL 1;
COMP "TOE_nTX" LOCATE = SITE "AE23" LEVEL 1;
COMP "FPGA_A<21>" LOCATE = SITE "J23" LEVEL 1;
COMP "SBRAM_DQ<99>" LOCATE = SITE "B20" LEVEL 1;
COMP "SBRAM_DQ<70>" LOCATE = SITE "H14" LEVEL 1;
COMP "SBRAM_DQ<74>" LOCATE = SITE "D12" LEVEL 1;
COMP "SBRAM_DQ<73>" LOCATE = SITE "B13" LEVEL 1;
COMP "SBRAM_DQ<72>" LOCATE = SITE "A13" LEVEL 1;
COMP "SBRAM_DQ<71>" LOCATE = SITE "G14" LEVEL 1;
COMP "SBRAM_DQ<78>" LOCATE = SITE "A12" LEVEL 1;
COMP "SBRAM_DQ<77>" LOCATE = SITE "B12" LEVEL 1;
COMP "SBRAM_DQ<76>" LOCATE = SITE "C12" LEVEL 1;
COMP "SBRAM_DQ<75>" LOCATE = SITE "B14" LEVEL 1;
COMP "SBRAM_DQ<79>" LOCATE = SITE "C11" LEVEL 1;
COMP "SBRAM_DQ<80>" LOCATE = SITE "K14" LEVEL 1;
COMP "SBRAM_DQ<84>" LOCATE = SITE "L12" LEVEL 1;
COMP "SBRAM_DQ<123>" LOCATE = SITE "T25" LEVEL 1;
COMP "TOE_TC<0>" LOCATE = SITE "Y21" LEVEL 1;
COMP "SBRAM_DQ<83>" LOCATE = SITE "H12" LEVEL 1;
COMP "SBRAM_DQ<124>" LOCATE = SITE "U20" LEVEL 1;
COMP "SBRAM_DQ<82>" LOCATE = SITE "J13" LEVEL 1;
COMP "SBRAM_DQ<121>" LOCATE = SITE "U27" LEVEL 1;
COMP "SBRAM_DQ<81>" LOCATE = SITE "L15" LEVEL 1;
COMP "SBRAM_DQ<122>" LOCATE = SITE "U28" LEVEL 1;
COMP "SBRAM_DQ<88>" LOCATE = SITE "L11" LEVEL 1;
COMP "SBRAM_DQ<87>" LOCATE = SITE "K13" LEVEL 1;
COMP "SBRAM_DQ<120>" LOCATE = SITE "T27" LEVEL 1;
COMP "SBRAM_DQ<86>" LOCATE = SITE "L13" LEVEL 1;
COMP "TOE_TC<2>" LOCATE = SITE "Y24" LEVEL 1;
COMP "SBRAM_DQ<85>" LOCATE = SITE "J12" LEVEL 1;
COMP "TOE_TC<1>" LOCATE = SITE "AF25" LEVEL 1;
COMP "TOE_HS0_CLK" LOCATE = SITE "AF22" LEVEL 1;
COMP "SBRAM_DQ<89>" LOCATE = SITE "D11" LEVEL 1;
COMP "SBRAM_DQ<50>" LOCATE = SITE "B23" LEVEL 1;
COMP "SBRAM_DQ<127>" LOCATE = SITE "P27" LEVEL 1;
COMP "SBRAM_DQ<125>" LOCATE = SITE "P29" LEVEL 1;
COMP "SBRAM_DQ<126>" LOCATE = SITE "R29" LEVEL 1;
COMP "SBRAM_DQ<54>" LOCATE = SITE "A25" LEVEL 1;
COMP "SBRAM_DQ<113>" LOCATE = SITE "F13" LEVEL 1;
COMP "SBRAM_nCE2<0>" LOCATE = SITE "G30" LEVEL 1;
COMP "SBRAM_DQ<53>" LOCATE = SITE "D24" LEVEL 1;
COMP "SBRAM_DQ<114>" LOCATE = SITE "D14" LEVEL 1;
COMP "SBRAM_DQ<52>" LOCATE = SITE "B24" LEVEL 1;
COMP "SBRAM_DQ<111>" LOCATE = SITE "H24" LEVEL 1;
COMP "SBRAM_nCE2<2>" LOCATE = SITE "A22" LEVEL 1;
COMP "SBRAM_DQ<51>" LOCATE = SITE "C24" LEVEL 1;
COMP "SBRAM_DQ<112>" LOCATE = SITE "D13" LEVEL 1;
COMP "SBRAM_nCE2<1>" LOCATE = SITE "D26" LEVEL 1;
COMP "SBRAM_DQ<58>" LOCATE = SITE "G24" LEVEL 1;
COMP "SBRAM_DQ<57>" LOCATE = SITE "E24" LEVEL 1;
COMP "SBRAM_DQ<110>" LOCATE = SITE "H25" LEVEL 1;
COMP "SBRAM_nCE2<3>" LOCATE = SITE "G15" LEVEL 1;
COMP "SBRAM_DQ<56>" LOCATE = SITE "C25" LEVEL 1;
COMP "SBRAM_DQ<55>" LOCATE = SITE "B25" LEVEL 1;
COMP "FPGA_ADV_B" LOCATE = SITE "N24" LEVEL 1;
COMP "SBRAM_DQ<119>" LOCATE = SITE "E13" LEVEL 1;
COMP "SBRAM_DQ<59>" LOCATE = SITE "E26" LEVEL 1;
COMP "SBRAM_CE2<0>" LOCATE = SITE "G25" LEVEL 1;
COMP "SBRAM_DQ<60>" LOCATE = SITE "E25" LEVEL 1;
COMP "SBRAM_DQ<117>" LOCATE = SITE "E14" LEVEL 1;
COMP "SBRAM_DQ<118>" LOCATE = SITE "B15" LEVEL 1;
COMP "SBRAM_DQ<115>" LOCATE = SITE "E15" LEVEL 1;
COMP "SBRAM_DQ<116>" LOCATE = SITE "C15" LEVEL 1;
COMP "SBRAM_DQ<64>" LOCATE = SITE "J16" LEVEL 1;
COMP "SBRAM_CE2<3>" LOCATE = SITE "E16" LEVEL 1;
COMP "SBRAM_DQ<63>" LOCATE = SITE "F26" LEVEL 1;
COMP "SBRAM_CE2<2>" LOCATE = SITE "C19" LEVEL 1;
COMP "SBRAM_DQ<62>" LOCATE = SITE "F25" LEVEL 1;
COMP "SBRAM_CE2<1>" LOCATE = SITE "F23" LEVEL 1;
COMP "SBRAM_DQ<61>" LOCATE = SITE "A30" LEVEL 1;
COMP "SBRAM_DQ<68>" LOCATE = SITE "K15" LEVEL 1;
COMP "SBRAM_DQ<67>" LOCATE = SITE "K16" LEVEL 1;
COMP "SBRAM_DQ<66>" LOCATE = SITE "L16" LEVEL 1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CPLLLOCKDETCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME DRPCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<36>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLLOCKDETCLK;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKARDCLKL;
PIN
        u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
TIMEGRP u1_clk_ctrl_pll_100m_inst_clkout0 = BEL
        "u1_clk_ctrl/pll_100m_inst/clkout1_buf" BEL
        "u1_CAMERA_SIM/timing_lightdiag2" BEL "u1_CAMERA_SIM/timing_stardiag2"
        BEL "u1_CAMERA_SIM/timing_telemetry2" BEL
        "u1_CAMERA_SIM/timing_stardiag1" BEL "u1_CAMERA_SIM/timing_telemetry1"
        BEL "u1_CAMERA_SIM/timing_lightdiag1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_Telemetry" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_Stardiag" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_lightdiag" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_0" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_15" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_14" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_13" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_12" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_11" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_10" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_9" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_8" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_7" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_6" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_5" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_4" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_3" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_2" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_1" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_0" BEL
        "u1_CAMERA_SIM/u1_sync_detect/sync_delay_2" BEL
        "u1_CAMERA_SIM/u1_sync_detect/sync_delay_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_wr" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/fifo_wr" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/r_flash_done2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/r_flash_done1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/rst_rfifo" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_wr_r" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/wr_req" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/fifo_wr_r" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_13" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_12" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/rd_en" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/done" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/busy" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt1_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_10"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_9"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_8"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_7"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_6"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_5"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_4"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_3"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_2"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_in_valid"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/fifo_rd_en_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_req_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_req"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/fifo_rd_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_gw_n_out"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wr_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_dly1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_31"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_30"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_29"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_28"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_27"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_26"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_25"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_24"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_23"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_22"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_21"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_20"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_19"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_18"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_17"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_16"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_15"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_14"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_13"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_12"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_11"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_10"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_9"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_8"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_7"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_6"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_5"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_4"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_3"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_2"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_dly"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_req_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_req"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/data_rd_in_valid"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_adsp_n_out"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_out"
        BEL "u1_gtwizard_v2_7_exdes/gt_usrclk_source/bufg_inst" PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<36>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_10"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_9"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_8"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_7"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_6"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_5"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_4"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_3"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_2"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_prev"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/txresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rxresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_s3"
        BEL "u1_CAMERA_SIM/u1_sync_detect/flag" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_500us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_100us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_1us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXDFELFHOLD"
        BEL "u1_CAMERA_SIM/u1_sram_controller/sram_wr_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_lightdiag_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_startsend_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_en" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/GTTXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/TXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/pll_reset_asserted"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/CPLL_RESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_reset"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/check_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/GTRXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_done"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlocked" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_reclocked"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_adapt"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_ris_edge"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.ram_rd_en_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL "SBRAM_CLK" PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>";
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<3> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME CLKIN2;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<6> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR0;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<7> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR1;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<8> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR2;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<9> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR3;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<10> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR4;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<11> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR5;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<12> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DADDR6;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<13> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DCLK;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<14> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DEN;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<15> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI0;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<16> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI1;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<17> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI10;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<18> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI11;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<19> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI12;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<20> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI13;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<21> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI14;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<22> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI15;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<23> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI2;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<24> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI3;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<25> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI4;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<26> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI5;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<27> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI6;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<28> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI7;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<29> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI8;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<30> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DI9;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<31> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME DWE;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<32> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME PSCLK;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<33> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME PSEN;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<34> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME PSINCDEC;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<35> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME PWRDWN;
PIN u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<36> = BEL
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst" PINNAME RST;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<8> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A16;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<9> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A17;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<10> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A18;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<11> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A19;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<13> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A20;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<14> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A21;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<15> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A22;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<16> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A23;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<17> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME A24;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<30> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME ALUMODE0;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<31> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME ALUMODE1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<32> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME ALUMODE2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<33> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME ALUMODE3;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<34> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B0;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<35> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<37> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B11;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<38> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B12;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<39> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B13;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<40> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B14;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<43> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B17;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<44> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<45> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B3;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<46> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B4;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<48> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B6;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<50> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME B8;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<100> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CARRYIN;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<101> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CARRYINSEL0;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<102> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CARRYINSEL1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<103> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CARRYINSEL2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<104> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEA1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<105> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEA2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<106> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEAD;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<107> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEALUMODE;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<108> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEB1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<109> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEB2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<110> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEC;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<111> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CECARRYIN;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<112> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CECTRL;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<113> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CED;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<114> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEINMODE;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<115> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEM;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<116> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CEP;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<117> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME CLK;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<118> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D0;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<119> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<120> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D10;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<121> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D11;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<122> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D12;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<123> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D13;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<124> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D14;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<125> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D15;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<126> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D16;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<127> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D17;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<128> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D18;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<129> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D19;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<130> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D2;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<131> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D20;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<132> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D21;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<133> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D22;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<134> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D23;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<135> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D24;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<136> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D3;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<137> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D4;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<138> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D5;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<139> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D6;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<140> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D7;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<141> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D8;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<142> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME D9;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<143> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME INMODE0;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<144> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME INMODE1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<146> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME INMODE3;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<147> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME INMODE4;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<149> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME OPMODE1;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<151> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME OPMODE3;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<152> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME OPMODE4;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<153> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME OPMODE5;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<154> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME OPMODE6;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<187> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTA;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<188> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTALLCARRYIN;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<189> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTALUMODE;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<190> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTB;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<191> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTC;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<192> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTCTRL;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<193> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTD;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<194> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTINMODE;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<195> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTM;
PIN u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<196> = BEL
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078" PINNAME RSTP;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXUSRCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXUSRCLK2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXUSRCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXUSRCLK2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CFGRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CLKRSVD0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CLKRSVD1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CLKRSVD2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CLKRSVD3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CPLLPD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CPLLREFCLKSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME CPLLREFCLKSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME EYESCANMODE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME EYESCANRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME EYESCANTRIGGER;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRESETSEL;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD10;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD11;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD12;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD13;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD14;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD15;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD8;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTRSVD9;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN10;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN11;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN12;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN13;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN14;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN15;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN20;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN21;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN22;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN23;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN24;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN8;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PCSRSVDIN9;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN20;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN21;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN22;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN23;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN24;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME PMARSVDIN4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RESETOVRD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXBUFRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCDRFREQRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCDRHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCDROVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCDRRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCDRRESETRSV;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDI0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDI1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDI2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDI3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDI4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDLEVEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDLEVEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDLEVEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDMASTER;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXCHBONDSLAVE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDDIEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEAGCOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFECM1EN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFELPMRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP2HOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP2OVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP3HOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP3OVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP4HOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP4OVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP5HOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFETAP5OVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEUTHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEUTOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEVPHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEVPOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEVSEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEXYDHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDFEXYDOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDLYEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDLYOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXDLYSRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXGEARBOXSLIP;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXLPMEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXLPMHFHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXLPMHFOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXLPMLFHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXLPMLFKLOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXMONITORSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXMONITORSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXOOBRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXOSHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXOSOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXOUTCLKSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXOUTCLKSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPCSRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPD0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPD1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPHALIGN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPHALIGNEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPHDLYPD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPHDLYRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPHOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPRBSCNTRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPRBSSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPRBSSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXPRBSSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXQPIEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXRATE0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXRATE1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXRATE2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXSLIDE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXSYSCLKSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME RXSYSCLKSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME SETERRSTATUS;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TX8B10BBYPASS7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXBUFDIFFCTRL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXBUFDIFFCTRL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPMODE7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARDISPVAL7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCHARISK7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCOMINIT;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCOMSAS;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXCOMWAKE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA16;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA17;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA18;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA19;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA20;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA21;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA22;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA23;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA24;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA25;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA26;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA27;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA28;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA29;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA30;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA31;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA32;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA33;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA34;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA35;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA36;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA37;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA38;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA39;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA40;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA41;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA42;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA43;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA44;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA45;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA46;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA47;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA48;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA49;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA50;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA51;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA52;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA53;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA54;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA55;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA56;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA57;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA58;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA59;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA60;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA61;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA62;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDATA63;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDEEMPH;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDETECTRX;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDIFFCTRL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDIFFCTRL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDIFFCTRL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDIFFPD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDLYEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDLYHOLD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDLYOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDLYSRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXDLYUPDOWN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXELECIDLE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXHEADER0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXHEADER1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXHEADER2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXINHIBIT;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMAINCURSOR6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMARGIN0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMARGIN1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXMARGIN2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXOUTCLKSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXOUTCLKSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPCSRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPD0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPD1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPDELECIDLEMODE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHALIGN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHALIGNEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHDLYPD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHDLYRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHDLYTSTCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHINIT;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPHOVRDEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPISOPD;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPMARESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOLARITY;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSOR0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSOR1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSOR2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSOR3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSOR4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPOSTCURSORINV;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRBSFORCEERR;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRBSSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRBSSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRBSSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSOR0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSOR1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSOR2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSOR3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSOR4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXPRECURSORINV;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXQPIBIASEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXQPISTRONGPDOWN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXQPIWEAKPUP;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXRATE0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXRATE1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXRATE2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSEQUENCE6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSTARTSEQ;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSWING;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSYSCLKSEL0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME TXSYSCLKSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<0>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<1>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<2>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<3>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<4>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<5>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<6>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<7>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPADDR7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<8>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPCLK;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<9>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<10>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<11>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI10;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<12>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI11;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<13>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI12;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<14>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI13;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<15>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI14;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<16>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI15;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<17>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<18>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<19>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<20>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<21>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<22>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<23>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI8;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<24>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPDI9;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<25>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPEN;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<26>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME DRPWE;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<28>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<29>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<30>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<31>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD3;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<32>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD4;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<33>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD5;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<34>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD6;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<35>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME PMARSVD7;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<40>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLOUTRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<43>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLREFCLKSEL1;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<44>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLREFCLKSEL2;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<45>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRESET;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<46>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD10;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<47>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD11;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<48>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD110;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<49>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD111;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<50>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD112;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<51>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD113;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<52>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD114;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<53>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD115;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<54>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD12;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<55>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD13;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<56>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD14;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<57>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD15;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<58>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD16;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<59>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD17;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<60>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD18;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<61>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME QPLLRSVD19;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKU;
PIN
        u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>
        = BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram"
        PINNAME CLKBWRCLKL;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<65>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKU;
PIN
        u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<64>
        = BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36"
        PINNAME CLKBWRCLKL;
TIMEGRP D_CLK = PIN "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<3>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<6>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<7>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<8>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<9>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<10>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<11>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<12>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<13>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<14>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<15>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<16>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<17>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<18>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<19>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<20>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<21>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<22>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<23>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<24>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<25>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<26>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<27>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<28>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<29>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<30>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<31>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<32>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<33>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<34>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<35>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<36>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<3>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<6>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<7>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<8>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<9>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<10>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<11>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<12>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<13>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<14>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<15>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<16>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<17>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<18>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<19>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<20>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<21>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<22>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<23>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<24>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<25>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<26>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<27>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<28>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<29>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<30>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<31>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<32>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<33>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<34>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<35>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<36>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<3>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<6>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<7>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<8>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<9>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<10>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<11>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<12>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<13>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<14>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<15>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<16>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<17>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<18>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<19>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<20>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<21>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<22>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<23>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<24>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<25>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<26>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<27>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<28>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<29>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<30>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<31>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<32>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<33>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<34>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<35>" PIN
        "u1_clk_ctrl/pll_100m_inst/mmcm_adv_inst_pins<36>" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_31" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_30" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_29" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_28" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_27" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_26" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_25" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_24" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_23" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_22" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_21" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_20" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_19" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_18" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_17" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_16" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_15" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_14" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_13" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_12" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_11" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_10" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_9" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_8" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/check_sum/data_out_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_31" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_30" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_29" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_28" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_27" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_26" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_25" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_24" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_23" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_22" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_21" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_20" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_19" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_18" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_17" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_16" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_15" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_14" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_13" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_12" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_11" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_10" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_9" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_8" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/tx_toe/check_sum/data_out_0" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_15" BEL "u1_CAMERA_SIM/TX_DATA_OUT_14" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_13" BEL "u1_CAMERA_SIM/TX_DATA_OUT_12" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_11" BEL "u1_CAMERA_SIM/TX_DATA_OUT_10" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_9" BEL "u1_CAMERA_SIM/TX_DATA_OUT_8" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_7" BEL "u1_CAMERA_SIM/TX_DATA_OUT_6" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_5" BEL "u1_CAMERA_SIM/TX_DATA_OUT_4" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_3" BEL "u1_CAMERA_SIM/TX_DATA_OUT_2" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_1" BEL "u1_CAMERA_SIM/TX_DATA_OUT_0" BEL
        "u1_CAMERA_SIM/TXCTRL_OUT_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_16" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d2_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d2_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/CMD_ShutDown" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/CMD_Cfg_Done" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_start" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_0" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[7].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[6].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[5].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[4].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[3].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[2].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[1].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/DataInCopy[0].DataInCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/nRxInInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/ClockOutInst" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_0" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<8>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<9>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<10>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<11>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<13>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<14>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<15>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<16>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<17>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<30>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<31>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<32>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<33>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<34>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<35>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<37>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<38>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<39>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<40>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<43>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<44>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<45>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<46>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<48>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<50>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<100>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<101>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<102>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<103>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<104>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<105>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<106>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<107>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<108>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<109>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<110>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<111>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<112>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<113>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<114>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<115>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<116>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<117>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<118>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<119>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<120>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<121>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<122>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<123>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<124>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<125>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<126>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<127>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<128>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<129>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<130>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<131>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<132>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<133>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<134>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<135>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<136>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<137>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<138>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<139>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<140>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<141>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<142>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<143>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<144>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<146>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<147>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<149>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<151>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<152>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<153>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<154>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<187>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<188>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<189>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<190>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<191>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<192>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<193>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<194>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<195>" PIN
        "u1_CAMERA_SIM/u1_TIMING/Mmult_n0078_pins<196>" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_15" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_14" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_13" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_12" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_11" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_10" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_9" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_8" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_7" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_6" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_5" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_4" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_3" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_2" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_1" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_31" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_30" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_29" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_28" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_27" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_26" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_25" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_24" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_23" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fifo_rden" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/data_valid1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rden" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_31" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_30" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_29" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_28" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_27" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_26" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_25" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_24" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_23" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkpck_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkpck_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/picture_choose_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/picture_choose_0" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_8" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_7" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_6" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_5" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_4" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_3" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_2" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/erase_cnt_1" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_8" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_7" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_6" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_5" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_4" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_3" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_2" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/write_cnt_1" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_24" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_23" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_22" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_21" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_20" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_19" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_18" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_17" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_16" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_15" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_14" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_13" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_12" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_11" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_10" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_control/r_write_addr_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_8" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_7" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_6" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_5" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_4" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_3" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_2" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_length_cnt_1" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_24" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_23" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_22" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_21" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_20" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_19" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_18" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_17" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_16" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_15" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_14" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_13" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_12" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_11" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_10" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_8" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_7" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_6" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_5" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_4" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_3" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_2" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_1" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/prog/r_addr_0" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_16" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_15" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_14" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_13" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_12" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_11" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_10" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_9" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_8" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_7" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_6" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_5" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_4" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_3" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_2" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_1" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/rd_done" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/rd_valid" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_13" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_12" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_10"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_9"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_8"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_7"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_6"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_5"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_4"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_3"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_2"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_0"
        BEL "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TXCTRL_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_CMD_TX_d1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_tx_type_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_tx_type_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/fsm_current_state_FSM_FFd2"
        BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/fsm_current_state_FSM_FFd3"
        BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/fsm_current_state_FSM_FFd4"
        BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/fsm_current_state_FSM_FFd7"
        BEL "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_12" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_11" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_10" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_9" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_8" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/cnt_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_type_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_type_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_type_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_pic_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_15" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_14" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_13" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_12" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_11" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_10" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_9" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_8" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_row_0" BEL
        "u1_gtwizard_v2_7_exdes/gt_usrclk_source/ibufds_instQ0_CLK1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<61>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<63>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<66>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<67>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<68>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<69>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<70>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<71>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<72>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<73>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<74>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<75>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<76>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<77>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<78>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<79>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<89>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<90>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<91>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<92>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<93>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<94>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<95>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<96>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<97>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<98>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<99>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<100>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<101>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<102>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<103>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<104>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<105>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<106>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<107>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<108>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<109>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<110>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<111>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<112>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<113>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<114>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<115>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<116>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<117>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<118>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<119>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<122>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<124>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<129>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<130>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<131>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<132>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<133>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<138>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<139>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<140>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<141>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<142>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<143>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<144>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<145>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<146>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<147>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<148>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<168>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<170>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<171>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<174>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<175>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<176>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<177>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<178>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<179>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<180>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<181>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<182>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<183>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<184>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<185>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<186>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<187>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<189>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<190>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<194>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<195>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<196>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<199>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<200>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<201>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<202>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<203>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<204>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<206>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<207>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<210>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<211>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<212>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<213>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<215>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<217>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<218>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<219>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<220>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<221>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<222>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<223>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<224>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<227>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<228>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<229>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<230>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<231>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<232>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<233>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<234>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<236>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<237>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<238>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<242>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<263>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<264>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<265>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<266>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<267>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<268>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<269>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<270>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<272>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<273>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<277>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<278>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<279>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<280>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<281>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<282>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<283>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<284>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<285>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<286>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<287>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<288>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<289>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<290>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<291>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<292>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<294>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<295>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<296>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<297>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<298>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<299>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<300>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<301>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<302>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<303>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<312>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<313>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<314>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<315>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<317>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<318>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<319>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<320>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<321>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<322>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<323>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<324>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<325>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<326>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<328>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<329>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<330>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<331>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<332>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<333>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<334>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<335>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<336>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<337>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<339>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<340>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<341>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<342>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<343>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<344>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<345>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<346>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<347>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<348>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<350>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<351>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<352>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<353>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<354>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<355>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<356>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<357>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<358>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<359>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<361>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<362>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<363>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<364>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<368>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<369>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<370>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<371>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<372>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<374>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<376>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<377>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<378>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<379>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<380>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<381>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<382>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<383>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<384>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<385>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<386>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<387>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<388>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<389>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<390>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<391>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<392>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<393>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<394>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<395>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<397>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<399>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<400>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<401>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<402>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<403>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<404>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<405>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<406>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<407>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<408>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<409>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<410>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<411>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<412>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<413>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<414>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<415>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<416>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<417>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<418>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<419>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<420>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<421>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<422>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<423>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<424>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<425>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<426>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<427>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<428>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<429>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<430>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<431>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<432>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<433>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<434>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<435>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<437>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<438>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<439>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<440>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<441>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<442>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<443>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<444>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<445>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<446>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<447>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<36>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<0>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<1>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<2>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<3>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<4>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<5>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<7>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<8>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<9>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<10>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<11>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<12>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<13>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<14>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<15>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<16>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<17>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<18>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<19>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<20>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<21>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<22>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<24>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<25>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<26>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<28>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<29>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<30>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<31>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<32>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<33>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<34>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<35>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<40>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<43>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<44>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<45>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<46>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<47>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<48>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<49>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<50>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<51>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<52>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<53>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<54>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<55>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<56>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<57>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<58>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<59>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<60>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<61>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_10"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_9"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_8"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_7"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_6"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_5"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_4"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_3"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_2"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_prev"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/txresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rxresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_s3"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r3_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r3_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_28" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_27" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_26" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_25" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_24" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_23" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_21" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_20" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_19" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_18" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_17" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_16" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/RXENPCOMMADET_OUT" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/begin_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r2_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r2_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/track_data_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/start_of_packet_detected_r"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/reset_on_error_in_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_0" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_500us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_100us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_1us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXDFELFHOLD"
        BEL "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_data_valid" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_control_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rd_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rd_req" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/data_valid" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_rd" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/read_done" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/start_read" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/telemetry_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/transmit_done" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/lightdiag_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/stardiag_en" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/check_init" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rx_full_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/rst_fifo" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/wr_en" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/write_en" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/check_en" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/GTTXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/TXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/pll_reset_asserted"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/CPLL_RESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_reset"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/check_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/GTRXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/reset_time_out"
        BEL "u1_CAMERA_SIM/u1_CMD_PROC_TX/CMD_Done" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r3" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_done"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd1"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_detected_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/data_error_detected_r" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlocked" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_reclocked"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_adapt"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/sel" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_ris_edge"
        BEL "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/r_cnt_en" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_24" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_23" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_22" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_21" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_20" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_19" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_18" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_17" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_16" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_15" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_14" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_13" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/a_12" BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_intf/cmd/sread/oe_n" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/ChanOutCopy[2].ChanOutCopyInst" BEL
        "u1_CAMERA_SIM/u1_GigExPhyFIFO/ChanOutCopy[1].ChanOutCopyInst" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_10" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_9" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_8" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_7" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_6" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_5" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_4" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_3" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_2" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_1" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_0" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_12" BEL
        "u1_CAMERA_SIM/u1_toe_app/rx_toe/rx_ctrl/row_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_131" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_151" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_141" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_121" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_111" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_101" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_91" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_81" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_71" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_61" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_51" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_41" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_31" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_21" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_112" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_01" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_track_data_r3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/track_data_r3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_9" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[255].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[254].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[253].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[252].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[251].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[250].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[249].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[248].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[247].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[246].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[245].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[244].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[243].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[242].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[241].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[240].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[239].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[238].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[237].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[236].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[235].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[234].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[233].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[232].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[231].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[230].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[229].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[228].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[227].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[226].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[225].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[224].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[223].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[222].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[221].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[220].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[219].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[218].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[217].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[216].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[215].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[214].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[213].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[212].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[211].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[210].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[209].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[208].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[207].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[206].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[205].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[204].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[203].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[202].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[201].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[200].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[199].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[198].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[197].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[196].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[195].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[194].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[193].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[192].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[191].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[190].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[189].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[188].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[187].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[186].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[185].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[184].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[183].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[182].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[181].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[180].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[179].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[178].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[177].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[176].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[175].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[174].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[173].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[172].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[171].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[170].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[169].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[168].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[167].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[166].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[165].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[159].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ3.G_TW[145].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[255].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[254].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[253].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[252].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[251].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[250].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[249].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[248].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[247].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[246].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[245].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[244].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[243].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[242].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[241].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[240].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[239].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[238].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[237].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[236].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[235].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[234].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[233].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[232].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[231].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[230].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[229].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[228].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[227].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[226].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[225].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[224].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[223].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[222].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[221].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[220].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[219].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[218].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[217].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[216].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[215].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[214].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[213].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[212].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[211].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[210].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[209].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[208].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[207].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[206].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[205].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[204].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[203].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[202].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[201].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[200].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[199].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[198].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[197].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[196].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[195].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[194].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[193].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[192].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[191].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[190].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[189].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[188].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[187].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[186].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[185].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[184].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[183].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[182].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[181].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[180].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[179].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[178].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[177].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[176].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[175].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[174].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[173].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[172].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[171].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[170].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[169].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[168].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[167].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[166].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[165].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[164].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[163].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[162].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[161].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[160].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[159].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[158].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[157].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[156].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[155].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[154].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[153].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[152].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[151].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[143].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[103].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[90].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[89].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[88].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[87].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[86].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[85].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[84].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[83].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[82].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[81].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[80].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[24].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[23].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[11].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[10].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[9].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[8].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[7].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[6].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[5].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[4].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[3].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[2].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ2.G_TW[1].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[255].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[254].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[253].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[252].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[251].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[250].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[249].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[248].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[247].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[246].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[245].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[244].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[243].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[242].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[241].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[240].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[239].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[238].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[237].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[236].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[235].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[234].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[233].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[232].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[231].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[230].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[229].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[228].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[227].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[226].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[225].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[224].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[223].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[222].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[221].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[220].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[219].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[218].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[217].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[216].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[215].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[214].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[213].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[212].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[211].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[210].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[209].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[208].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[207].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[206].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[205].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[204].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[203].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[202].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[201].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[200].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[199].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[198].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[197].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[196].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[195].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[194].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[193].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[192].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[191].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[190].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[189].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[188].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[187].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[186].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[185].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[184].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[183].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[182].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[181].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[180].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[179].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[178].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[177].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[176].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[175].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[174].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[173].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[172].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[171].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[170].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[169].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[168].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[167].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[166].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[165].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[164].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[163].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[162].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[161].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[160].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[159].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[158].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[157].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[156].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[155].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[154].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[153].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[152].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[151].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[150].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[149].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[148].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[147].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[146].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[145].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[144].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[143].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[142].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[141].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[140].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[139].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[138].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[137].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[136].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[135].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[134].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[133].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[132].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[131].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[130].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[129].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[128].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[127].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[126].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[125].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[124].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[123].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[122].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[121].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[120].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[61].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[60].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[48].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[47].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[46].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[45].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[44].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[43].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[42].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[41].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[40].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[39].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[38].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ1.G_TW[0].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[255].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[254].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[253].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[252].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[250].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[249].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[248].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[247].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[246].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[245].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[207].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[206].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[205].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[204].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[203].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[202].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[201].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[194].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[130].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[129].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[45].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[44].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[40].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[39].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u1_CAMERA_SIM/ila1/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_CAMERA_SIM/vio/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[96].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[97].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[98].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[99].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[100].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[101].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[102].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[103].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[104].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[105].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[106].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[107].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[108].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[109].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[110].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[111].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[112].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[113].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[114].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[115].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[116].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[117].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[118].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[119].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[120].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[121].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[122].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[123].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[124].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[125].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[126].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.shared_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[31].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[28].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[27].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[26].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[25].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[24].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[23].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[22].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[21].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[19].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[18].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[17].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[16].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[15].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[14].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[13].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[12].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[11].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[10].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[9].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[8].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[7].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[6].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[5].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[4].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[3].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[2].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[1].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[163].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[162].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[160].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[163].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[162].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[160].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/U_CS_GAND_SRL_V7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[163].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[162].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[161].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[160].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[159].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[158].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[157].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[156].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[155].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[154].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[153].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[152].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[151].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[150].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[149].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[148].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[147].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[146].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[145].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[144].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[143].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[142].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[141].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[140].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[139].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[138].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[137].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[136].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[135].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[134].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[133].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[132].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[131].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[130].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[129].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[128].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[127].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[126].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[125].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[124].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[123].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[122].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[121].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[120].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[119].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[118].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[117].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[116].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[115].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[114].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[113].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[112].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[111].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[110].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[109].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[108].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[107].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[106].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[105].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[104].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[103].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[102].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[101].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[100].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[99].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[98].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[97].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[96].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[95].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[94].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[93].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[92].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[91].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[90].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[89].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[88].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[87].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[86].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[85].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[84].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[83].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[82].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[81].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[80].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[79].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[78].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[77].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[76].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[75].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[74].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[73].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[72].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[71].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[70].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[69].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[68].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[67].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[66].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[65].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[64].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[63].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[62].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[61].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[60].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[59].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[58].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[57].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[56].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[55].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[54].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[53].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[52].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[51].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[50].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[49].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[48].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[47].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[46].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[45].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[44].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[43].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[42].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[41].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[40].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[39].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[38].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[37].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[36].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[35].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[34].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[33].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[32].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[31].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[30].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[29].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[28].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[27].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[26].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[25].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[24].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[23].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[22].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[21].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[20].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[19].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[18].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[17].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[16].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[15].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[14].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[13].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[12].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[11].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[10].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[160].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[161].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[162].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[163].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[160].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[161].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[162].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[163].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        BEL "FPGA_A<26>" BEL "FPGA_A<25>" BEL "SBRAM_nCE2<3>" BEL
        "SBRAM_nCE2<2>" BEL "SBRAM_nCE2<1>" BEL "SBRAM_nCE2<0>" PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<64>";
TIMEGRP gt0_txusrclk_i = BEL "u1_CAMERA_SIM/TX_DATA_OUT_15" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_14" BEL "u1_CAMERA_SIM/TX_DATA_OUT_13" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_12" BEL "u1_CAMERA_SIM/TX_DATA_OUT_11" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_10" BEL "u1_CAMERA_SIM/TX_DATA_OUT_9" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_8" BEL "u1_CAMERA_SIM/TX_DATA_OUT_7" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_6" BEL "u1_CAMERA_SIM/TX_DATA_OUT_5" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_4" BEL "u1_CAMERA_SIM/TX_DATA_OUT_3" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_2" BEL "u1_CAMERA_SIM/TX_DATA_OUT_1" BEL
        "u1_CAMERA_SIM/TX_DATA_OUT_0" BEL "u1_CAMERA_SIM/TXCTRL_OUT_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_16" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_sum_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_rx_count_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_p_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_p_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_ChechSum_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_SendFreq_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_StarImageSend_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/Reg_OpCode_1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d3_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end_d1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d2_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d2_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d2_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/CMD_ShutDown" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/CMD_Cfg_Done" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_end" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_frm_start" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RXCTRL_d1_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_8" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_6" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_5" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_RX_DATA_d1_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_31" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_30" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_29" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_28" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_27" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_26" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_25" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_24" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_23" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_sum/data_out_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count1_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/count_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata1_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rdata_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fsm_current_state_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/sram_raddr_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_addr_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/fifo_rden" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_data_h_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/data_valid1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rden" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/row_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_31" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_30" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_29" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_28" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_27" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_26" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_25" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_24" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_23" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_22" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_21" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_20" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_19" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_18" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_17" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_16" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_15" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_14" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_13" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkbl_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_12" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_11" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_10" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_8" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_7" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_6" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_5" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_4" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_2" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/count_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/fsm_current_state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkpck_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/pkpck_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/picture_choose_1" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/picture_choose_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/tx_state_FSM_FFd4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_15" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_14" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_13" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_12" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_11" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_10" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_9" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_7" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_4" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_2" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TX_DATA_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/TXCTRL_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_CMD_TX_d1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_tx_type_1" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/r_tx_type_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r" PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<240>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<241>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<449>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<450>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/wait_bypass_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/wait_bypass_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_count_r_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/read_counter_i_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/register_chan_seq[0].rx_chanbond_reg_0"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r3_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r3_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r3_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_28" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_27" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_26" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_25" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_24" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_23" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_21" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_20" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_19" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_18" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_17" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_ram_r_16" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/RXENPCOMMADET_OUT" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/begin_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r2_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r2_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/track_data_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r2_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/start_of_packet_detected_r"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/reset_on_error_in_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rxctrl_r_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_0" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_data_valid" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_RX/r_check_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/tx_control_0" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rd_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/rd_req" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/check_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/data_valid" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/starparam_ram_rd" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_data_read/read_done" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/start_read" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/telemetry_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/transmit_done" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/lightdiag_en" BEL
        "u1_CAMERA_SIM/u1_data_tx/u1_tx_ctrl/stardiag_en" BEL
        "u1_CAMERA_SIM/u1_CMD_PROC_TX/CMD_Done" BEL
        "u1_gtwizard_v2_7_exdes/gt0_rxresetdone_r3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/error_detected_r" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/data_error_detected_r" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass"
        BEL "u1_gtwizard_v2_7_exdes/gt0_frame_check/sel" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_131" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_151" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_141" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_121" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_111" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_101" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_9" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_91" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_81" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_71" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_61" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_51" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_41" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_31" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_21" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_112" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_rx_data_r_track_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_01" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/Mshreg_track_data_r3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/track_data_r3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/system_reset_r_shift3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_0" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_10" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_11" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_12" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_13" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_14" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_15" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_1" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_2" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_3" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_4" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_5" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_6" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_7" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_8" BEL
        "u1_gtwizard_v2_7_exdes/gt0_frame_check/rx_data_r_track_9" BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.rx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_UPDATE_OUT[127].UPDATE_CELL/GEN_CLK.USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT[63].SYNC_OUT_CELL/USER_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.tx_data_vio_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_OUTREG.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TRIGQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[163].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[162].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[160].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9/SRL16E"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[163].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[162].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[161].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[160].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[159].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[158].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[156].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[155].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[154].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[153].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[152].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[151].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[150].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[148].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[147].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[146].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[145].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[144].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[143].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[142].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[141].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[140].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[139].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[138].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[137].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[136].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[135].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[134].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[133].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[132].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[131].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[130].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[128].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[127].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[126].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[125].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[124].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[122].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[121].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[120].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[119].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[118].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[117].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[116].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[114].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[113].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[112].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[111].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[110].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[108].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[106].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[105].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[104].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[102].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[101].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[100].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[99].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[98].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[97].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[96].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[95].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[94].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[92].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[91].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[90].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[88].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[85].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[84].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[83].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[82].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[81].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[80].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/U_CS_GAND_SRL_V7/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[20].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_STATE0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_STATE1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_CR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL3"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[7].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[6].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[5].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[4].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[3].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[2].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[1].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/G_RST[0].U_RST"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[2].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_TRIG0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_INTCAP_F.U_CAPWE0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_SCNT_CMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_HCMP_Q"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[4].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_ECR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_FULL"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_ARM"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_OREG.I_YES_OREG.U_OREG"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[163].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[162].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[161].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[160].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[159].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[158].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[157].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[156].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[155].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[154].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[153].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[152].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[151].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[150].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[149].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[148].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[147].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[146].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[145].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[144].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[143].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[142].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[141].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[140].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[139].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[138].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[137].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[136].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[135].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[134].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[133].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[132].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[131].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[130].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[129].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[128].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[127].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[126].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[125].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[124].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[123].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[122].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[121].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[120].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[119].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[118].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[117].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[116].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[115].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[114].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[113].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[112].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[111].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[110].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[109].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[108].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[107].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[106].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[105].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[104].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[103].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[102].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[101].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[100].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[99].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[98].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[97].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[96].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[95].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[94].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[93].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[92].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[91].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[90].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[89].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[88].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[87].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[86].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[85].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[84].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[83].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[82].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[81].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[80].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[79].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[78].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[77].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[76].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[75].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[74].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[73].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[72].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[71].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[70].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[69].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[68].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[67].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[66].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[65].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[64].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[63].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[62].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[61].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[60].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[59].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[58].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[57].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[56].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[55].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[54].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[53].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[52].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[51].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[50].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[49].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[48].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[47].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[46].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[45].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[44].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[43].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[42].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[41].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[40].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[39].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[38].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[37].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[36].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[35].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[34].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[33].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[32].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[31].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[30].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[29].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[28].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[27].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[26].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[25].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[24].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[23].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[22].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[21].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[20].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[19].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[18].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[17].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[16].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[15].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[14].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[13].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[12].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[11].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[10].U_TQ"
        BEL "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[9].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[8].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[7].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[6].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[5].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[4].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[3].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[2].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[1].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_TQ0.G_TW[0].U_TQ" BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[1].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[2].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[3].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[4].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[5].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[6].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[7].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[8].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[9].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[10].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[11].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[12].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[13].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[14].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[15].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[16].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[17].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[18].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[19].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[20].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[21].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[22].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[23].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[24].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[25].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[26].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[27].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[28].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[29].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[30].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[31].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[32].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[33].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[34].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[35].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[36].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[37].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[38].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[39].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[40].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[41].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[42].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[43].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[44].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[45].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[46].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[47].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[48].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[49].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[50].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[51].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[52].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[53].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[54].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[55].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[56].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[57].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[58].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[59].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[60].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[61].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[62].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[63].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[64].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[65].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[66].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[67].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[68].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[69].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[70].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[71].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[72].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[73].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[74].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[75].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[76].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[77].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[78].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[79].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[80].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[81].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[82].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[83].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[84].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[85].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[86].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[87].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[88].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[89].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[90].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[91].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[92].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[93].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[94].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[95].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[96].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[97].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[98].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[99].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[100].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[101].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[102].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[103].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[104].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[105].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[106].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[107].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[108].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[109].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[110].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[111].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[112].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[113].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[114].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[115].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[116].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[117].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[118].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[119].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[120].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[121].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[122].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[123].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[124].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[125].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[126].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[127].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[128].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[129].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[130].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[131].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[132].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[133].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[134].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[135].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[136].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[137].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[138].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[139].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[140].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[141].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[142].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[143].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[144].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[145].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[146].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[147].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[148].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[149].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[150].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[151].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[152].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[153].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[154].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[155].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[156].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[157].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[158].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[159].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[160].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[161].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[162].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY2[163].I_IN_RANGE.U_GAND_DLY2"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[1].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[2].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[4].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[8].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[9].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[10].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[12].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[13].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[15].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[16].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[17].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[18].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[19].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[20].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[21].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[23].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[24].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[25].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[26].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[27].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[29].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[30].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[31].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[32].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[36].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[37].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[39].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[40].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[41].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[42].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[43].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[44].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[45].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[46].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[47].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[48].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[49].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[50].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[51].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[52].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[53].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[54].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[55].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[56].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[57].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[58].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[59].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[60].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[61].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[62].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[63].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[64].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[65].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[66].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[67].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[68].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[69].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[70].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[71].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[72].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[73].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[74].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[75].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[76].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[77].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[78].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[79].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[80].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[81].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[82].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[83].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[84].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[85].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[86].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[87].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[88].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[89].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[90].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[91].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[92].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[93].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[94].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[95].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[96].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[97].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[98].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[99].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[100].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[101].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[102].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[103].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[104].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[105].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[106].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[107].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[108].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[109].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[110].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[111].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[112].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[113].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[114].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[115].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[116].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[117].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[118].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[119].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[120].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[121].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[122].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[123].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[124].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[125].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[126].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[127].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[128].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[129].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[130].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[131].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[132].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[133].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[134].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[135].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[136].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[137].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[138].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[139].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[140].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[141].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[142].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[143].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[144].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[145].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[146].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[147].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[148].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[149].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[150].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[151].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[152].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[153].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[154].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[155].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[156].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[157].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[158].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[159].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[160].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[161].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[162].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V7.U_CS_GANDX_SRL_V7/G_GAND_DLY1[163].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_STAT/U_RISING"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_POR"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36_pins<64>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<65>"
        PIN
        "u1_gtwizard_v2_7_exdes/chipscope.ila_i/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V7.U_CS_BRAM_CASCADE_V7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36_pins<64>";
TIMEGRP clk_bufg_100m = BEL "u1_CAMERA_SIM/timing_lightdiag2" BEL
        "u1_CAMERA_SIM/timing_stardiag2" BEL "u1_CAMERA_SIM/timing_telemetry2"
        BEL "u1_CAMERA_SIM/timing_stardiag1" BEL
        "u1_CAMERA_SIM/timing_telemetry1" BEL
        "u1_CAMERA_SIM/timing_lightdiag1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_cnt_startsend_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_cnt_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_Telemetry" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_Stardiag" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_31" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_30" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_29" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_28" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_27" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_26" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_25" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_24" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_23" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_22" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_21" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_20" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_19" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_18" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_17" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_16" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_StarImageSend_0" BEL
        "u1_CAMERA_SIM/u1_TIMING/Timing_lightdiag" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_15" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_14" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_13" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_12" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_11" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_10" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_9" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_8" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_7" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_6" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_5" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_4" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_3" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_2" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_1" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_Reg_SendFreq_0" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_15" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_14" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_13" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_12" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_11" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_10" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_9" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_8" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_7" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_6" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_5" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_4" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_3" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_2" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_1" BEL
        "u1_CAMERA_SIM/u1_sync_detect/cnt_0" BEL
        "u1_CAMERA_SIM/u1_sync_detect/sync_delay_2" BEL
        "u1_CAMERA_SIM/u1_sync_detect/sync_delay_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_addr_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/state_FSM_FFd9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_wr" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/fifo_wr" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/r_flash_done2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/r_flash_done1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/rst_rfifo" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/ram_wr_r" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/wr_req" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/fifo_wr_r" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_13" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_12" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_11" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_10" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_9" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_8" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_7" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_6" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_5" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_4" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_3" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_2" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_1" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/row_0" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/rd_en" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/done" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/busy" BEL
        "u1_CAMERA_SIM/u1_data_move/fsm_inst/cnt1_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/cnt_0_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_10"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_9"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_8"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_7"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_6"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_5"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_4"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_3"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_2"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/r_sram_raddr_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_ce1_n_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_in_valid"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/data_wr_data_in_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/fifo_rd_en_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_req_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_addr_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_req"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/fifo_rd_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram_wr_gw_n_out"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_10" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_9" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_8" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_7" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_6" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_5" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_4" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_3" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_2" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_1" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/cnt_0_0" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/rd_sram_raddr_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wr_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_dly1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_31"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_30"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_29"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_28"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_27"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_26"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_25"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_24"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_23"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_22"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_21"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_20"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_19"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_18"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_17"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_16"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_15"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_14"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_13"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_12"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_11"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_10"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_9"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_8"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_7"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_6"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_5"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_4"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_3"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_2"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_1"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/fifo_wdata_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_ce1_n_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_dly"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en" BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_req_dly"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_addr_out_0"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_req"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/data_rd_in_valid"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_adsp_n_out"
        BEL "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_rd_ctrl/sram_rd_en_out"
        BEL "u1_gtwizard_v2_7_exdes/gt_usrclk_source/bufg_inst" PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<36>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_10"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_9"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_8"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_7"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_6"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_5"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_4"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_3"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_2"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_prev"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/txresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rxresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_s3"
        BEL "u1_CAMERA_SIM/u1_sync_detect/flag" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_500us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_100us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_1us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXDFELFHOLD"
        BEL "u1_CAMERA_SIM/u1_sram_controller/sram_wr_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_lightdiag_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_startsend_en" BEL
        "u1_CAMERA_SIM/u1_TIMING/r_send_en" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/GTTXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/TXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/pll_reset_asserted"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/CPLL_RESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_reset"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/check_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/GTRXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_done"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlocked" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_reclocked"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_adapt"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_ris_edge"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram3_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram2_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram1_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_31"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_30"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_29"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_28"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_27"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_26"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_25"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_24"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_23"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_22"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_21"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_20"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_19"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_18"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_17"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_16"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_15"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_14"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_13"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_12"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_11"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_10"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_9"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_8"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_7"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_6"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_5"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_4"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_3"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_2"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_1"
        BEL
        "u1_CAMERA_SIM/u1_sram_controller/i_m_sram_wr_ctrl/sram0_wr_data_out_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.ram_rd_en_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_0"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_1"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_11"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_10"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_9"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_8"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_7"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_6"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_5"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_4"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_3"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_2"
        BEL
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL "SBRAM_CLK" PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/starparam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_data_move/fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<63>"
        PIN
        "u1_CAMERA_SIM/u1_data_tx/U1_fifo_4096_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<62>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<65>"
        PIN
        "u1_CAMERA_SIM/u1_flash_control/flash_fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgc.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram_pins<64>";
TIMEGRP drpclk_in_i = PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<6>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<23>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<36>"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_10"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_9"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_8"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_7"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_6"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_5"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_4"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_3"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_2"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlock_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_prev"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/txresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_wait_bypass_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_counter_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_31"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_30"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_29"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_28"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_27"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_26"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_25"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_24"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_23"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_22"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_21"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_20"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_19"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_18"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_17"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_16"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_15"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_14"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_13"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_12"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_11"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_10"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_9"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_8"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_7"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_6"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_5"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_1"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_0"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd4"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd2"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/sync_cplllock/data_sync_reg"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rxresetdone_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_s3"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_500us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_100us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_1us"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_2ms"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXDFELFHOLD"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/GTTXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/TXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/pll_reset_asserted"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/CPLL_RESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/adapt_count_reset"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/run_phase_alignment_int"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/check_tlock_max"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/GTRXRESET"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/RXUSERRDY"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/reset_time_out"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/init_wait_done"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/rx_state_FSM_FFd1"
        BEL "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/rx_cdrlocked" BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/mmcm_lock_reclocked"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_rxresetfsm_i/time_out_adapt"
        BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gt0_txresetfsm_i/cplllock_ris_edge"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.common_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY1_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/DLY2_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_RFDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_GEN_DELAY[1].U_FD"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[0].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[1].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[2].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_OUT_ADDR.SYNC_OUT_ADDR/COUNT/G[3].U_FDRE"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[63].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[62].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[61].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[60].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[59].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[58].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[57].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[56].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[55].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[54].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[53].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[52].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[51].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[50].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[49].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[48].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[47].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[46].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[45].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[44].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[43].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[42].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[41].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[40].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[39].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[38].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[37].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[36].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[35].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[34].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[33].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_f_edge/I_H2L.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/U_DOUT1"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/sync_r_edge/I_L2H.U_DOUT"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_F"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/U_SYNC_R"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_SYNC_IN[32].SYNC_IN_CELL/USER_CLK_REG"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT0"
        BEL
        "u1_gtwizard_v2_7_exdes/chipscope.channel_drp_i/U0/I_VIO/GEN_TRANS.U_ARM/U_DOUT1";
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<62>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i"
        PINNAME GTREFCLK0;
PIN
        u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<27>
        = BEL
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i"
        PINNAME GTREFCLK0;
TIMEGRP q0_clk1_refclk_i = PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gt0_gtwizard_v2_7_i/gtxe2_i_pins<62>"
        PIN
        "u1_gtwizard_v2_7_exdes/gtwizard_v2_7_init_i/gtwizard_v2_7_i/gtxe2_common_0_i_pins<27>";
TS_q0_clk1_refclk_i = PERIOD TIMEGRP "q0_clk1_refclk_i" 5 ns HIGH 50%;
TS_drpclk_in_i = PERIOD TIMEGRP "drpclk_in_i" 10 ns HIGH 50%;
TS_gt0_txusrclk_i = PERIOD TIMEGRP "gt0_txusrclk_i" 20 ns HIGH 50%;
TS_clk_bufg_100m = PERIOD TIMEGRP "clk_bufg_100m" 10 ns HIGH 50%;
SCHEMATIC END;

