library ieee;
use ieee.std_logic_1164.all;
use work.ALU_unit.all;

entity main is
port( a,b 	: 	in std_logic_vector(7 downto 0);
		a0,a1,b0,b1,c0,c1,d0,d1,e0,e1,f0,f1,g0,g1	: out std_logic;
		cout : out std_logic);
end main;

architecture add of main is
signal s : std_logic_vector(7 downto 0);
signal c : std_logic_vector(1 downto 0);
signal sub : std_logic:='0';
signal clast : std_logic;
begin
	stage0: BCD_adder port map ('0',a(0),b(0),a(1),b(1),a(2),b(2),a(3),b(3),s(0),s(1),s(2),s(3),c(0));
	stage1: BCD_adder port map (c(0),a(4),b(4),a(5),b(5),a(6),b(6),a(7),b(7),s(4),s(5),s(6),s(7),c(1));
	stage8: hex port map(s(0),s(1),s(2),s(3),s(4),s(5),s(6),s(7),a0,a1,b0,b1,c0,c1,d0,d1,e0,e1,f0,f1,g0,g1);
	cout <=c(1);
	end add;