;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-130
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SPL @630, 202
	SUB @6, 2
	ADD 271, 60
	SUB @121, 303
	ADD 271, 60
	SUB @121, 303
	CMP 20, @13
	CMP 20, @13
	SPL 0, <330
	SPL 0, <330
	SPL @21, 6
	SPL @21, 6
	SLT -0, 3
	SUB 12, @18
	SLT -0, 3
	SUB 12, @18
	ADD 270, 60
	SPL -212, #10
	JMZ 1, @70
	SUB <21, 6
	SUB @127, @106
	DJN @270, @1
	JMZ 1, @70
	ADD 0, 10
	CMP @121, 103
	ADD <-30, 9
	SPL -63, 20
	DJN -1, -2
	SUB 141, 103
	SUB #630, 402
	SLT -1, @-2
	SPL 1, <2
	SUB 270, 61
	ADD 270, 61
	DJN -1, @-20
	ADD 270, 61
	DJN -1, -2
	SUB 0, 10
	SUB @127, @106
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB 270, 61
