
*** Running vivado
    with args -log dff_vio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dff_vio.tcl


****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source dff_vio.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.895 ; gain = 0.023 ; free physical = 4558 ; free virtual = 11630
Command: synth_design -top dff_vio -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 224054
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2015.797 ; gain = 376.801 ; free physical = 3654 ; free virtual = 10726
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dff_vio' [/home/kanish/Vivado/dff_vio/dff_vio.srcs/sources_1/new/dff_vio.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [/home/kanish/Vivado/dff_vio/dff_vio.runs/synth_1/.Xil/Vivado-224017-kanish-G3-3500/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (0#1) [/home/kanish/Vivado/dff_vio/dff_vio.runs/synth_1/.Xil/Vivado-224017-kanish-G3-3500/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dff_vio' (0#1) [/home/kanish/Vivado/dff_vio/dff_vio.srcs/sources_1/new/dff_vio.v:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_inst'. This will prevent further optimization [/home/kanish/Vivado/dff_vio/dff_vio.srcs/sources_1/new/dff_vio.v:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.766 ; gain = 441.770 ; free physical = 3576 ; free virtual = 10647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2098.578 ; gain = 459.582 ; free physical = 3573 ; free virtual = 10644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2098.578 ; gain = 459.582 ; free physical = 3573 ; free virtual = 10644
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.578 ; gain = 0.000 ; free physical = 3573 ; free virtual = 10644
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kanish/Vivado/dff_vio/dff_vio.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Finished Parsing XDC File [/home/kanish/Vivado/dff_vio/dff_vio.gen/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_inst'
Parsing XDC File [/home/kanish/Vivado/dff_vio/dff_vio.srcs/constrs_1/new/dff_vio_constraints.xdc]
Finished Parsing XDC File [/home/kanish/Vivado/dff_vio/dff_vio.srcs/constrs_1/new/dff_vio_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kanish/Vivado/dff_vio/dff_vio.srcs/constrs_1/new/dff_vio_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dff_vio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dff_vio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.516 ; gain = 0.000 ; free physical = 3563 ; free virtual = 10634
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.516 ; gain = 0.000 ; free physical = 3563 ; free virtual = 10634
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3538 ; free virtual = 10609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3537 ; free virtual = 10608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for vio_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3537 ; free virtual = 10608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3535 ; free virtual = 10607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3519 ; free virtual = 10610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3513 ; free virtual = 10596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3513 ; free virtual = 10596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3513 ; free virtual = 10596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |vio  |     1|
|2     |BUFG |     1|
|3     |FDRE |     1|
|4     |IBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2171.516 ; gain = 459.582 ; free physical = 3515 ; free virtual = 10594
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2171.516 ; gain = 532.520 ; free physical = 3515 ; free virtual = 10594
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.516 ; gain = 0.000 ; free physical = 3515 ; free virtual = 10594
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2171.516 ; gain = 0.000 ; free physical = 3801 ; free virtual = 10879
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a7077648
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2171.516 ; gain = 826.621 ; free physical = 3800 ; free virtual = 10878
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1741.425; main = 1421.330; forked = 374.755
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3143.211; main = 2139.504; forked = 1003.707
INFO: [Common 17-1381] The checkpoint '/home/kanish/Vivado/dff_vio/dff_vio.runs/synth_1/dff_vio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dff_vio_utilization_synth.rpt -pb dff_vio_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 10 19:49:14 2023...
