
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Assignment_2/HLS_labs/lab4/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx/Assignment_2/HLS_labs/lab4/fir.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.2/data/ip'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/system_fir_0_0.dcp' for cell 'system_i/fir_left'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_1/system_fir_0_1.dcp' for cell 'system_i/fir_right'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/system_xlconcat_0_0.dcp' for cell 'system_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_zybo_audio_ctrl_0_0/system_zybo_audio_ctrl_0_0.dcp' for cell 'system_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 2.442840 which will be rounded to 2.443 to ensure it is an integer multiple of 1 picosecond [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
Finished Parsing XDC File [D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.srcs/constrs_1/imports/lab4/zybo_audio_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 551.641 ; gain = 292.586
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 564.289 ; gain = 12.648
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 155af27ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 80 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 76be1961

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.516 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 45 cells and removed 76 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 5748d187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 179 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 5748d187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 5748d187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1007.906 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 5748d187

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1007.906 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d534b513

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1007.906 ; gain = 0.000
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1007.906 ; gain = 456.266
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1007.906 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5e280ef6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1007.906 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1007.906 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d81219fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1007.906 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dddb2c27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dddb2c27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.273 ; gain = 4.367
Phase 1 Placer Initialization | Checksum: 1dddb2c27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d53cdee0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d53cdee0

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6738513

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b4083715

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b4083715

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 15bd6e9d5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: c587456a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 12d5ca544

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 12d5ca544

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.273 ; gain = 4.367
Phase 3 Detail Placement | Checksum: 12d5ca544

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.273 ; gain = 4.367

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fbec86a8

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fbec86a8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.582. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 213e357e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832
Phase 4.1 Post Commit Optimization | Checksum: 213e357e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 213e357e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 213e357e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18b1226ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18b1226ee

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832
Ending Placer Task | Checksum: da855df1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.738 ; gain = 21.832
53 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.738 ; gain = 21.832
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.331 . Memory (MB): peak = 1030.047 ; gain = 0.309
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1037.570 ; gain = 3.453
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 1037.570 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1037.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 98b18582 ConstDB: 0 ShapeSum: 41d3d86f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 18a20d4a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.234 ; gain = 81.859

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18a20d4a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.234 ; gain = 81.859

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18a20d4a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.234 ; gain = 81.859

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18a20d4a5

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.234 ; gain = 81.859
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 162c99ad6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1123.145 ; gain = 84.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.526  | TNS=0.000  | WHS=-0.144 | THS=-30.196|

Phase 2 Router Initialization | Checksum: 14acff0b2

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10eb41105

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 190
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.964  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6981d02

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.964  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 91d22b79

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582
Phase 4 Rip-up And Reroute | Checksum: 91d22b79

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 91d22b79

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 91d22b79

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582
Phase 5 Delay and Skew Optimization | Checksum: 91d22b79

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 38726470

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.079  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: fad1de35

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582
Phase 6 Post Hold Fix | Checksum: fad1de35

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.9596 %
  Global Horizontal Routing Utilization  = 1.19715 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1fab7f40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1fab7f40

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b1478a30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.957 ; gain = 97.582

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.079  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b1478a30

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.957 ; gain = 97.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1135.957 ; gain = 97.582

Routing Is Done.
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1135.957 ; gain = 98.387
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1135.957 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_left/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p input system_i/fir_left/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 input system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_right/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p input system_i/fir_right/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 input system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 output system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 output system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/fir_left/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p multiplier stage system_i/fir_left/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 multiplier stage system_i/fir_left/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/fir_right/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p multiplier stage system_i/fir_right/inst/fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 multiplier stage system_i/fir_right/inst/fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 10 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Xilinx/Assignment_2/HLS_labs/lab4/audio/audio.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Sep 27 10:13:09 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
84 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1510.527 ; gain = 348.355
INFO: [Common 17-206] Exiting Vivado at Thu Sep 27 10:13:09 2018...
