// Seed: 907890239
module module_0 (
    output tri  id_0,
    input  tri1 id_1
);
  assign id_0 = id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input tri id_2,
    output tri id_3,
    output wor id_4,
    output supply0 id_5,
    output wand id_6,
    output supply0 id_7,
    output wor id_8,
    output supply1 id_9,
    output supply0 id_10,
    inout logic id_11,
    output supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    output wand id_15,
    input wire id_16,
    input supply1 id_17,
    input tri1 id_18,
    output supply1 id_19,
    output tri id_20,
    output uwire id_21,
    output wor id_22,
    output wire id_23,
    input wand id_24,
    output wand id_25,
    input tri0 id_26,
    output tri0 id_27,
    input wor id_28,
    output tri id_29,
    output wand id_30,
    input tri1 id_31,
    output wor id_32,
    input wand id_33
);
  always @(posedge id_9#(
      .id_1 (1'b0),
      .id_11(1),
      .id_18(1)
  )++
  )
  begin : LABEL_0
    id_11 <= id_24 & -1 == ~id_17;
  end
  logic [1 : 1] id_35;
  id_36 :
  assert property (@(posedge 1) 1)
  else $clog2(96);
  ;
  wire [1 : ""] id_37;
  module_0 modCall_1 (
      id_8,
      id_28
  );
endmodule
