--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10224 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.862ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_4 (SLICE_X56Y50.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.575ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO29  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X59Y47.A6      net (fanout=1)        0.443   RAM_data_out<29>
    SLICE_X59Y47.A       Tilo                  0.043   U5/disp_data<19>
                                                       U4/Mmux_Cpu_data4bus221
    SLICE_X58Y49.C6      net (fanout=5)        0.309   cpu_data_in<29>
    SLICE_X58Y49.CMUX    Tilo                  0.239   U6/SM1/HTS1/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_321
                                                       U5/MUX1_DispData/Mmux_o_2_f7_20
    SLICE_X59Y50.A3      net (fanout=12)       0.478   disp_num<29>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS0/en
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X56Y49.B5      net (fanout=2)        0.253   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X56Y49.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X56Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X56Y49.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y50.B5      net (fanout=1)        0.351   U6/XLXN_390<4>
    SLICE_X56Y50.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y50.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y50.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.575ns (2.263ns logic, 2.312ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.541ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO28  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X58Y48.A6      net (fanout=1)        0.541   RAM_data_out<28>
    SLICE_X58Y48.A       Tilo                  0.043   U6/M2/buffer<2>
                                                       U4/Mmux_Cpu_data4bus211
    SLICE_X57Y48.C6      net (fanout=7)        0.197   cpu_data_in<28>
    SLICE_X57Y48.CMUX    Tilo                  0.244   U6/M2/buffer<3>
                                                       U5/MUX1_DispData/Mmux_o_320
                                                       U5/MUX1_DispData/Mmux_o_2_f7_19
    SLICE_X59Y50.A5      net (fanout=13)       0.453   disp_num<28>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS0/en
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X56Y49.B5      net (fanout=2)        0.253   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X56Y49.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X56Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X56Y49.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y50.B5      net (fanout=1)        0.351   U6/XLXN_390<4>
    SLICE_X56Y50.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y50.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y50.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (2.268ns logic, 2.273ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.539ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO31  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y48.C6      net (fanout=1)        0.448   RAM_data_out<31>
    SLICE_X60Y48.C       Tilo                  0.043   N916
                                                       U4/Mmux_Cpu_data4bus251
    SLICE_X61Y49.C6      net (fanout=6)        0.192   cpu_data_in<31>
    SLICE_X61Y49.CMUX    Tilo                  0.244   RAM_data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_324
                                                       U5/MUX1_DispData/Mmux_o_2_f7_23
    SLICE_X59Y50.A4      net (fanout=13)       0.549   disp_num<31>
    SLICE_X59Y50.A       Tilo                  0.043   U6/SM1/HTS0/en
                                                       U6/SM1/HTS0/MSEG/XLXI_6
    SLICE_X56Y49.B5      net (fanout=2)        0.253   U6/SM1/HTS0/MSEG/XLXN_26
    SLICE_X56Y49.B       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_29
    SLICE_X56Y49.A4      net (fanout=1)        0.239   U6/SM1/HTS0/MSEG/XLXN_211
    SLICE_X56Y49.A       Tilo                  0.043   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U6/SM1/HTS0/MSEG/XLXI_50
    SLICE_X56Y50.B5      net (fanout=1)        0.351   U6/XLXN_390<4>
    SLICE_X56Y50.B       Tilo                  0.043   U6/M2/buffer<4>
                                                       U6/M2/mux10811
    SLICE_X56Y50.A4      net (fanout=1)        0.239   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<4>
    SLICE_X56Y50.CLK     Tas                   0.009   U6/M2/buffer<4>
                                                       U6/M2/buffer_4_rstpot
                                                       U6/M2/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      4.539ns (2.268ns logic, 2.271ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X59Y51.A4), 86 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y44.C6      net (fanout=1)        0.444   RAM_data_out<26>
    SLICE_X57Y44.C       Tilo                  0.043   N980
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X56Y49.C6      net (fanout=7)        0.615   cpu_data_in<26>
    SLICE_X56Y49.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X59Y49.C6      net (fanout=13)       0.215   disp_num<26>
    SLICE_X59Y49.C       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y50.D6      net (fanout=2)        0.400   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y50.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y50.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y50.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X59Y51.B6      net (fanout=1)        0.184   U6/XLXN_390<12>
    SLICE_X59Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X59Y51.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (2.268ns logic, 2.254ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.455ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y44.C6      net (fanout=1)        0.444   RAM_data_out<26>
    SLICE_X57Y44.C       Tilo                  0.043   N980
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X56Y49.C6      net (fanout=7)        0.615   cpu_data_in<26>
    SLICE_X56Y49.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X58Y50.D4      net (fanout=13)       0.591   disp_num<26>
    SLICE_X58Y50.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y50.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y50.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X59Y51.B6      net (fanout=1)        0.184   U6/XLXN_390<12>
    SLICE_X59Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X59Y51.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.455ns (2.225ns logic, 2.230ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.426ns (Levels of Logic = 7)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO24  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X61Y48.A5      net (fanout=1)        0.504   RAM_data_out<24>
    SLICE_X61Y48.A       Tilo                  0.043   N1049
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X60Y49.C5      net (fanout=9)        0.271   cpu_data_in<24>
    SLICE_X60Y49.CMUX    Tilo                  0.244   U6/M2/buffer<1>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X59Y49.C3      net (fanout=13)       0.403   disp_num<24>
    SLICE_X59Y49.C       Tilo                  0.043   U10/counter0_Lock<19>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X58Y50.D6      net (fanout=2)        0.400   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X58Y50.D       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X58Y50.C5      net (fanout=1)        0.164   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X58Y50.C       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X59Y51.B6      net (fanout=1)        0.184   U6/XLXN_390<12>
    SLICE_X59Y51.B       Tilo                  0.043   U6/M2/buffer<15>
                                                       U6/M2/mux6711
    SLICE_X59Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X59Y51.CLK     Tas                   0.009   U6/M2/buffer<15>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.426ns (2.268ns logic, 2.158ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_13 (SLICE_X58Y51.A4), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.498ns (Levels of Logic = 6)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y44.C6      net (fanout=1)        0.444   RAM_data_out<26>
    SLICE_X57Y44.C       Tilo                  0.043   N980
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X56Y49.C6      net (fanout=7)        0.615   cpu_data_in<26>
    SLICE_X56Y49.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X61Y50.A5      net (fanout=13)       0.498   disp_num<26>
    SLICE_X61Y50.A       Tilo                  0.043   U6/XLXN_390<9>
                                                       U6/SM1/HTS1/MSEG/XLXI_20
    SLICE_X58Y50.A5      net (fanout=2)        0.257   U6/SM1/HTS1/MSEG/XLXN_74
    SLICE_X58Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X58Y51.B5      net (fanout=1)        0.245   U6/XLXN_390<13>
    SLICE_X58Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X58Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X58Y51.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.498ns (2.195ns logic, 2.303ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 5)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO26  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X57Y44.C6      net (fanout=1)        0.444   RAM_data_out<26>
    SLICE_X57Y44.C       Tilo                  0.043   N980
                                                       U4/Mmux_Cpu_data4bus191
    SLICE_X56Y49.C6      net (fanout=7)        0.615   cpu_data_in<26>
    SLICE_X56Y49.CMUX    Tilo                  0.244   U6/SM1/HTS0/MSEG/XLXN_211
                                                       U5/MUX1_DispData/Mmux_o_318
                                                       U5/MUX1_DispData/Mmux_o_2_f7_17
    SLICE_X58Y50.A3      net (fanout=13)       0.784   disp_num<26>
    SLICE_X58Y50.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_49
    SLICE_X58Y51.B5      net (fanout=1)        0.245   U6/XLXN_390<13>
    SLICE_X58Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X58Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X58Y51.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (2.152ns logic, 2.332ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 4)
  Clock Path Skew:      -0.321ns (0.986 - 1.307)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y8.DOADO20  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X62Y41.C6      net (fanout=1)        0.376   RAM_data_out<20>
    SLICE_X62Y41.C       Tilo                  0.043   N895
                                                       U4/Mmux_Cpu_data4bus131
    SLICE_X62Y46.C6      net (fanout=6)        0.540   cpu_data_in<20>
    SLICE_X62Y46.CMUX    Tilo                  0.239   U6/SM1/HTS2/MSEG/XLXN_28
                                                       U5/MUX1_DispData/Mmux_o_312
                                                       U5/MUX1_DispData/Mmux_o_2_f7_11
    SLICE_X58Y51.B2      net (fanout=13)       0.990   disp_num<20>
    SLICE_X58Y51.B       Tilo                  0.043   U6/M2/buffer<14>
                                                       U6/M2/mux6811
    SLICE_X58Y51.A4      net (fanout=1)        0.244   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<13>
    SLICE_X58Y51.CLK     Tas                  -0.021   U6/M2/buffer<14>
                                                       U6/M2/buffer_13_rstpot
                                                       U6/M2/buffer_13
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (2.104ns logic, 2.150ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_3 (SLICE_X57Y48.A4), 38 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_4 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_4 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AQ      Tcko                  0.100   U6/M2/buffer<4>
                                                       U6/M2/buffer_4
    SLICE_X57Y48.B5      net (fanout=2)        0.173   U6/M2/buffer<4>
    SLICE_X57Y48.B       Tilo                  0.028   U6/M2/buffer<3>
                                                       U6/M2/mux9711
    SLICE_X57Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<3>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.096ns logic, 0.286ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_0 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.230ns (0.745 - 0.515)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_0 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y53.AQ      Tcko                  0.118   SW_ok<2>
                                                       U9/SW_OK_0
    SLICE_X57Y48.B4      net (fanout=66)       0.613   SW_ok<0>
    SLICE_X57Y48.B       Tilo                  0.028   U6/M2/buffer<3>
                                                       U6/M2/mux9711
    SLICE_X57Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<3>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.114ns logic, 0.726ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (0.745 - 0.491)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y56.CQ      Tcko                  0.118   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X57Y48.B2      net (fanout=74)       0.690   U6/M2/state_FSM_FFd2
    SLICE_X57Y48.B       Tilo                  0.028   U6/M2/buffer<3>
                                                       U6/M2/mux9711
    SLICE_X57Y48.A4      net (fanout=1)        0.113   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<3>
    SLICE_X57Y48.CLK     Tah         (-Th)     0.032   U6/M2/buffer<3>
                                                       U6/M2/buffer_3_rstpot
                                                       U6/M2/buffer_3
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.114ns logic, 0.803ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/state_FSM_FFd1 (SLICE_X38Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/shift_count_5 (FF)
  Destination:          U6/M2/state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.154ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.079 - 0.064)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/shift_count_5 to U6/M2/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.CQ      Tcko                  0.100   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_5
    SLICE_X38Y56.A6      net (fanout=4)        0.113   U6/M2/shift_count<5>
    SLICE_X38Y56.CLK     Tah         (-Th)     0.059   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1-In11
                                                       U6/M2/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.154ns (0.041ns logic, 0.113ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_51 (SLICE_X65Y36.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_51 (FF)
  Destination:          U6/M2/buffer_51 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.166ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_51 to U6/M2/buffer_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y36.AQ      Tcko                  0.100   U6/M2/buffer<52>
                                                       U6/M2/buffer_51
    SLICE_X65Y36.A6      net (fanout=2)        0.098   U6/M2/buffer<51>
    SLICE_X65Y36.CLK     Tah         (-Th)     0.032   U6/M2/buffer<52>
                                                       U6/M2/buffer_51_rstpot
                                                       U6/M2/buffer_51
    -------------------------------------------------  ---------------------------
    Total                                      0.166ns (0.068ns logic, 0.098ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y8.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y8.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y8.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.623|    4.931|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10224 paths, 0 nets, and 2183 connections

Design statistics:
   Minimum period:   9.862ns{1}   (Maximum frequency: 101.399MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 08 11:20:54 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5119 MB



