---
layout: default
title: ç‰¹åˆ¥ç·¨ ç¬¬3ç«  FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•
---

---

# ğŸ§ ã€€ç‰¹åˆ¥ç·¨ ç¬¬3ç« ã€€: FSMÃ—PIDÃ—LLMã«ã‚ˆã‚‹çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã®SoCå®Ÿè£…æ‰‹æ³•  
**Special Chapter 3 : SoC Implementation of Integrated Control System with FSMÃ—PIDÃ—LLM**

æœ¬ç« ã§ã¯ã€**AITL-Hæ§‹æƒ³ï¼ˆFSMãƒ»PIDãƒ»LLMã«ã‚ˆã‚‹ä¸‰å±¤åˆ¶å¾¡ï¼‰**ã‚’ãƒ™ãƒ¼ã‚¹ã«ã€  
ãã®çµ±åˆåˆ¶å¾¡ã‚·ã‚¹ãƒ†ãƒ ã‚’**SoCã¨ã—ã¦è¨­è¨ˆãƒ»å®Ÿè£…**ã™ã‚‹æ‰‹æ³•ã‚’è§£èª¬ã—ã¾ã™ã€‚  
This chapter explains how to design and implement the **AITL-H three-layer control system (FSM, PID, LLM)** as a **System-on-Chip (SoC)**.

---

## ğŸ¯ ç›®çš„ã¨æ¦‚è¦ï½œPurpose and Overview

| æ§‹æˆè¦ç´ ï½œLayer | æ©Ÿèƒ½ï½œFunction | å®Ÿè£…å¯¾è±¡ï½œTarget Implementation |
|-------------|-------------------|------------------------------|
| **FSM**     | çŠ¶æ…‹é·ç§»ã«ã‚ˆã‚‹æœ¬èƒ½çš„åˆ¶å¾¡<br>Instinctive control via state transitions | Verilog RTLï¼ˆ`fsm_engine.v`ï¼‰ |
| **PID**     | å®‰å®šåŒ–ãƒ»ç‰©ç†åˆ¶å¾¡<br>Stabilization and physical control | Verilogã¾ãŸã¯Mixed-Signalï¼ˆ`pid_controller.v`ï¼‰ |
| **LLM**     | çŸ¥çš„åˆ¤æ–­ãƒ»å¤–éƒ¨å¿œç­”<br>Intelligent decision making and external interaction | RISC-Vã‚½ãƒ•ãƒˆé€£æºï¼ˆ`llm_interface.c`ï¼‰ |

ä¸‰å±¤æ§‹é€ ã‚’SoCä¸Šã«å®Ÿè£…ã—ã€**è²¬å‹™åˆ†é›¢ãƒ»æ¥ç¶šæˆ¦ç•¥ãƒ»ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰è¨­è¨ˆ**ã‚’ä½“ç³»çš„ã«å­¦ã³ã¾ã™ã€‚  
You will learn the **responsibility separation, connection strategy, and hybrid design** methodology for integrating this architecture into an SoC.

---

### ğŸ“š ç« æ§‹æˆï½œChapter Structure

| ğŸš© | ğŸ“– æ—¥æœ¬èªã‚¿ã‚¤ãƒˆãƒ«ï½œJapanese Title | ğŸ“˜ è‹±èªã‚¿ã‚¤ãƒˆãƒ«ï½œEnglish Title |
|----|-------------------------------|------------------------------|
| **3.1** | [AITL-Hã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£ã¨å±¤åˆ†é›¢è¨­è¨ˆ](docs/3_1_aitl_architecture.md) | [AITL-H Architecture and Layered Design](docs/3_1_aitl_architecture.md) |
| **3.2** | [FSMè¨­è¨ˆã¨RTLãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«æ§‹æˆ](docs/3_2_fsm_design.md) | [FSM Design and RTL Module Structure](docs/3_2_fsm_design.md) |
| **3.3** | [PIDåˆ¶å¾¡ã®ASICå®Ÿè£…ï¼ˆãƒ‡ã‚¸ã‚¿ãƒ«ï¼ã‚¢ãƒŠãƒ­ã‚°ï¼‰](docs/3_3_pid_design.md) | [PID Controller Implementation (Digital/Analog)](docs/3_3_pid_design.md) |
| **3.4** | [LLMã¨ã®æ¥ç¶šè¨­è¨ˆï¼ˆRISC-Vãƒ»I/Oé€£æºï¼‰](docs/3_4_llm_interface.md) | [LLM Interface Design (RISC-V / I/O Integration)](docs/3_4_llm_interface.md) |
| **3.5** | [SoCçµ±åˆã¨ãƒã‚¹æ§‹é€ ãƒ»é€šä¿¡è¨­è¨ˆ](docs/3_5_soc_integration.md) | [SoC Integration and Communication Design](docs/3_5_soc_integration.md) |
| **3.6** | [ã‚±ãƒ¼ã‚¹ã‚¹ã‚¿ãƒ‡ã‚£ï¼šä¸‰å±¤åˆ¶å¾¡ã«ã‚ˆã‚‹PoCå®Ÿè£…ä¾‹](docs/3_6_case_study.md) | [Case Study: PoC with Three-Layer Control](docs/3_6_case_study.md) |

---

## ğŸ›  å®Ÿè£…ãƒ‡ã‚£ãƒ¬ã‚¯ãƒˆãƒªæ§‹æˆï¼ˆä¾‹ï¼‰ï½œExample Directory Structure

```plaintext
f_chapter3_socsystem/
â”œâ”€â”€ README.md                      â† ç« å…¨ä½“ã®æ¦‚è¦ / Chapter Overview
â”œâ”€â”€ toc.md                         â† ç« å†…ç›®æ¬¡ / Table of Contents
â”œâ”€â”€ docs/                          â† å„ç¯€ã®è§£èª¬ / Section Documents
â”‚   â”œâ”€â”€ 3_1_aitl_architecture.md
â”‚   â”œâ”€â”€ 3_2_fsm_design.md
â”‚   â”œâ”€â”€ 3_3_pid_design.md
â”‚   â”œâ”€â”€ 3_4_llm_interface.md
â”‚   â”œâ”€â”€ 3_5_soc_integration.md
â”‚   â””â”€â”€ 3_6_case_study.md
â”œâ”€â”€ verilog/                       â† RTLã‚³ãƒ¼ãƒ‰ / RTL Code
â”‚   â”œâ”€â”€ fsm_engine.v
â”‚   â”œâ”€â”€ pid_controller.v
â”‚   â””â”€â”€ soc_top.v
â”œâ”€â”€ sw_riscv/                      â† LLMåˆ¶å¾¡ã‚½ãƒ•ãƒˆ / LLM Software
â”‚   â””â”€â”€ llm_interface.c
â”œâ”€â”€ testbench/                     â† ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / Testbench
â”‚   â””â”€â”€ test_soc_top.v
â””â”€â”€ images/                        â† æ§‹æˆå›³ãªã© / Diagrams
    â””â”€â”€ aitl_three_layer_architecture.png
```

---

## ğŸ”— å‚ç…§ãƒªãƒ³ã‚¯ï½œReference Links

| é …ç›®ï½œItem | ãƒªãƒ³ã‚¯ï½œLink |
|------|------|
| **AITL-Hç†è«–**<br>AITL-H Theory | [theory/](https://github.com/Samizo-AITL/AITL-H/tree/main/theory) |
| **PoCè¨­è¨ˆãƒãƒ‹ãƒ¥ã‚¢ãƒ«**<br>PoC Design Guide | [docs/](https://github.com/Samizo-AITL/AITL-H/tree/main/docs) |
| **FSMã‚¨ãƒ³ã‚¸ãƒ³å®Ÿè£…ä¾‹**<br>FSM Engine Example | [`fsm_engine.py`](https://github.com/Samizo-AITL/AITL-H/blob/main/implementary/fsm_engine/fsm_engine.py) |
| **LLMé€£æºã‚½ãƒ•ãƒˆä¾‹**<br>LLM Interface Example | [`llm_interface.py`](https://github.com/Samizo-AITL/AITL-H/blob/main/implementary/llm_interface.py) |

> ğŸ’¡ **æ³¨è¨˜ï½œNote**ï¼šæœ¬ç« ã¯ **Edusemiç‰¹åˆ¥ç·¨** ã¨ã—ã¦ã€AITL-Hå®Ÿè£…ã¨ã®é€£æºã‚’å‰æã¨ã—ã¦ã„ã¾ã™ã€‚  
> This chapter is a **special edition** of Edusemi, assuming integration with the AITL-H implementation.

---

## ğŸ“ å­¦ç¿’ç›®æ¨™ï½œLearning Objectives

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------|------|
| **ä¸‰å±¤åˆ¶å¾¡ã®è²¬å‹™åˆ†é›¢ã¨å†åˆ©ç”¨è¨­è¨ˆ**<br>Layered responsibility and reusable design | å„å±¤ã®å½¹å‰²ã‚’æ˜ç¢ºåŒ–ã—ã€ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é–“ã®ç‹¬ç«‹æ€§ã‚’é«˜ã‚ã‚‹<br>Clarify each layer's role and enhance module independence |
| **FSMãƒ¢ãƒ‡ãƒ«ã‹ã‚‰VerilogåŒ–ã¸ã®æ‰‹é †**<br>FSM Modeling to Verilog Flow | çŠ¶æ…‹é·ç§»å›³ â†’ ã‚¹ãƒ†ãƒ¼ãƒˆãƒã‚·ãƒ³ â†’ Verilogæ§‹é€ åŒ–<br>State transition â†’ FSM diagram â†’ Verilog implementation |
| **PIDåˆ¶å¾¡å™¨ã®SoCçµ±åˆè¨­è¨ˆ**<br>SoC Integration of PID Controller | ãƒ‡ã‚¸ã‚¿ãƒ«/ã‚¢ãƒŠãƒ­ã‚°é¸æŠã¨ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆ<br>Digital/Analog choice and interface integration |
| **LLMã¨ã®ã‚½ãƒ•ãƒˆé€£æºè¨­è¨ˆ**<br>Software Integration with LLM | RISC-Vãƒ™ãƒ¼ã‚¹ã§ã®ãƒ‡ãƒ¼ã‚¿å—æ¸¡ãƒ»I/Oåˆ¶å¾¡<br>Data exchange and I/O via RISC-V |
| **çµ±åˆåˆ¶å¾¡SoCã®è¨­è¨ˆãƒ‘ã‚¿ãƒ¼ãƒ³ç†è§£**<br>Understanding SoC Design Patterns | ä¸‰å±¤é€£æºæ™‚ã®è¨­è¨ˆãƒ†ãƒ³ãƒ—ãƒ¬ãƒ¼ãƒˆç¿’å¾—<br>Mastering templates for integrated layered control |

---

## ğŸ‘¤ è‘—è€…ãƒ»ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œAuthor & License

| é …ç›®ï½œItem | å†…å®¹ï½œDetails |
|------------|----------------------------|
| **è‘—è€…ï½œAuthor** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **GitHub** | [Samizo-AITL](https://github.com/Samizo-AITL) |
| **Email** | [shin3t72@gmail.com](mailto:shin3t72@gmail.com) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ï½œLicense** | MIT Licenseï¼ˆå†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼‰<br>Redistribution and modification allowed |

---

## ğŸ”™ æˆ»ã‚‹ï½œBack to Top
**ğŸ  [Edusemi-v4x ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹ï½œBack to Edusemi-v4x Top](../README.md)**
