<?xml version="1.0" encoding="UTF-8"?><module id="USB" HW_revision="" XML_version="1" description="USB2.0 OTG Controller">
     <register id="REVID1" acronym="REVID1" page="2" offset="0x0000" width="16" description="Revision Identification Register 1">
<bitfield id="REVLSB" width="16" begin="15" end="0" resetval="2048" description="Lower-significant bits of the revision." range="" rwaccess="R"/>
</register>
     <register id="REVID2" acronym="REVID2" page="2" offset="0x0001" width="16" description="Revision Identification Register 2">
<bitfield id="REVMSB" width="16" begin="15" end="0" resetval="20129" description="Most-significant bits of the revision." range="" rwaccess="R"/>
</register>
     <register id="CTRLR" acronym="CTRLR" page="2" offset="0x0004" width="16" description="Control Register">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RNDIS" width="1" begin="4" end="4" resetval="0" description="Global RNDIS mode enable for all endpoints." range="" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description="Global RNDIS mode is disabled."/>
<bitenum id="ENABLED" value="1" token="ENABLED" description="Global RNDIS mode is enabled."/>
</bitfield>
<bitfield id="UINT" width="1" begin="3" end="3" resetval="0" description="USB non-PDR interrupt handler enable." range="" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description="PDR interrupt handler is enabled."/>
<bitenum id="ENABLED" value="1" token="ENABLED" description="PDR interrupt handler is disabled."/>
</bitfield>
<bitfield id="_RESV_4" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLKFACK" width="1" begin="1" end="1" resetval="0" description="Clock stop fast ACK enable." range="" rwaccess="RW">
<bitenum id="DISABLED" value="0" token="DISABLED" description="Clock stop fast ACK is disabled."/>
<bitenum id="ENABLED" value="1" token="ENABLED" description="Clock stop fast ACK is enabled."/>
</bitfield>
<bitfield id="RESET" width="1" begin="0" end="0" resetval="0" description="Soft reset." range="" rwaccess="RW">
<bitenum id="NONE" value="0" token="NONE" description="No effect."/>
<bitenum id="START" value="1" token="START" description="Writing a 1 starts a module reset."/>
</bitfield>
</register>
     <register id="STATR" acronym="STATR" page="2" offset="0x0008" width="16" description="Status Register">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DRVVBUS" width="1" begin="0" end="0" resetval="0" description="Current DRVVBUS value" range="" rwaccess="R">
<bitenum id="LOGIC0" value="0" token="LOGIC0" description="DRVVBUS value is logic 0."/>
<bitenum id="LOGIC1" value="1" token="LOGIC1" description="DRVVBUS value is logic 1."/>
</bitfield>
</register>
     <register id="EMUR" acronym="EMUR" page="2" offset="0x000C" width="16" description="Emulation Register">
<bitfield id="_RESV_1" width="13" begin="15" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RTSEL" width="1" begin="2" end="2" resetval="0" description="Real-time Enable" range="" rwaccess="RW">
<bitenum id="ENABLE" value="0" token="ENABLE" description="Enable"/>
<bitenum id="NOEFFECT" value="1" token="NOEFFECT" description="No effect"/>
</bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="1" description="Soft Stop Enable" range="" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description="No effect"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Soft stop enable"/>
</bitfield>
<bitfield id="FREERUN" width="1" begin="0" end="0" resetval="1" description="Free Run Enable" range="" rwaccess="RW">
<bitenum id="NOEFFECT" value="0" token="NOEFFECT" description="No effect"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Free run enable"/>
</bitfield>
</register>
     <register id="MODE1" acronym="MODE1" page="2" offset="0x0010" width="16" description="Mode Register 1">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX4MODE" width="2" begin="13" end="12" resetval="0" description="Transmit endpoint 4 mode control." range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Transmit endpoint 4"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Transmit endpoint 4"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Transmit endpoint 4"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Transmit endpoint 4"/>
</bitfield>
<bitfield id="_RESV_3" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX3MODE" width="2" begin="9" end="8" resetval="0" description="Transmit endpoint 3 mode control." range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Transmit endpoint 3"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Transmit endpoint 3"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Transmit endpoint 3"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Transmit endpoint 3"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX2MODE" width="2" begin="5" end="4" resetval="0" description="Transmit endpoint 2 mode control." range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Transmit endpoint 2"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Transmit endpoint 2"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Transmit endpoint 2"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Transmit endpoint 2"/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX1MODE" width="2" begin="1" end="0" resetval="0" description="Transmit endpoint 1 mode control." range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Transmit endpoint 1"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Transmit endpoint 1"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Transmit endpoint 1"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Transmit endpoint 1"/>
</bitfield>
</register>
     <register id="MODE2" acronym="MODE2" page="2" offset="0x0011" width="16" description="Mode Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX4MODE" width="2" begin="13" end="12" resetval="0" description="Receive endpoint 4 mode control" range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Receive endpoint 4"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Receive endpoint 4"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Receive endpoint 4"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Receive endpoint 4"/>
</bitfield>
<bitfield id="_RESV_3" width="2" begin="11" end="10" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX3MODE" width="2" begin="9" end="8" resetval="0" description="Receive endpoint 3 mode control" range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Receive endpoint 3"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Receive endpoint 3"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Receive endpoint 3"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Receive endpoint 3"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="7" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX2MODE" width="2" begin="5" end="4" resetval="0" description="Receive endpoint 2 mode control" range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Receive endpoint 2"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Receive endpoint 2"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Receive endpoint 2"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Receive endpoint 2"/>
</bitfield>
<bitfield id="_RESV_7" width="2" begin="3" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX1MODE" width="2" begin="1" end="0" resetval="0" description="Receive endpoint 1 mode control" range="" rwaccess="RW">
<bitenum id="TRANS" value="0" token="TRANS" description="Transparent mode on Receive endpoint 1"/>
<bitenum id="RNDIS" value="1" token="RNDIS" description="RNDIS mode on Receive endpoint 1"/>
<bitenum id="CDC" value="2" token="CDC" description="CDC mode on Receive endpoint 1"/>
<bitenum id="GENRNDIS" value="3" token="GENRNDIS" description="Generic RNDIS mode on Receive endpoint 1"/>
</bitfield>
</register>
     <register id="AUTOREQ" acronym="AUTOREQ" page="2" offset="0x0014" width="16" description="Auto Request Register">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX4_AUTOREQ" width="2" begin="7" end="6" resetval="0" description="Receive endpoint 4 auto request enable" range="" rwaccess="RW">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="No auto request."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Auto request on all but EOP"/>
<bitenum id="RSV" value="2" token="RSV" description="Reserved"/>
<bitenum id="AUTOALWYS" value="3" token="AUTOALWYS" description="Auto request always"/>
</bitfield>
<bitfield id="RX3_AUTOREQ" width="2" begin="5" end="4" resetval="0" description="Receive endpoint 3 auto request enable" range="" rwaccess="RW">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="No auto request."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Auto request on all but EOP"/>
<bitenum id="RSV" value="2" token="RSV" description="Reserved"/>
<bitenum id="AUTOALWYS" value="3" token="AUTOALWYS" description="Auto request always"/>
</bitfield>
<bitfield id="RX2_AUTOREQ" width="2" begin="3" end="2" resetval="0" description="Receive endpoint 2 auto request enable" range="" rwaccess="RW">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="No auto request."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Auto request on all but EOP"/>
<bitenum id="RSV" value="2" token="RSV" description="Reserved"/>
<bitenum id="AUTOALWYS" value="3" token="AUTOALWYS" description="Auto request always"/>
</bitfield>
<bitfield id="RX1_AUTOREQ" width="2" begin="1" end="0" resetval="0" description="Receive endpoint 1 auto request enable" range="" rwaccess="RW">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="No auto request."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Auto request on all but EOP"/>
<bitenum id="RSV" value="2" token="RSV" description="Reserved"/>
<bitenum id="AUTOALWYS" value="3" token="AUTOALWYS" description="Auto request always"/>
</bitfield>
</register>
     <register id="SPRFIXTIME1" acronym="SPRFIXTIME1" page="2" offset="0x0018" width="16" description="SRP Fix Time Register 1">
<bitfield id="SRPFIXTIME" width="16" begin="15" end="0" resetval="56960" description="SRP fix maximum time in 60 MHz cycles. Default is 700 ms (280 DE80h). Least-significant bits." range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="SPRFIXTIME2" acronym="SPRFIXTIME2" page="2" offset="0x0019" width="16" description="SRP Fix Time Register 2">
<bitfield id="SRPFIXTIME" width="16" begin="15" end="0" resetval="640" description="SRP fix maximum time in 60 MHz cycles. Default is 700 ms (280 DE80h). Most-significant bits." range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="TEARDOWN1" acronym="TEARDOWN1" page="2" offset="0x001C" width="16" description="Teardown Register 1">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_TDOWN" width="4" begin="4" end="1" resetval="0" description="RX Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'." range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="TEARDOWN2" acronym="TEARDOWN2" page="2" offset="0x001D" width="16" description="Teardown Register 2">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX_TDOWN" width="4" begin="4" end="1" resetval="0" description="TX Endpoint Teardown. Write '1' to corresponding bit to set. Read as '0'." range="" rwaccess="R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable"/>
</bitfield>
<bitfield id="_RESV_3" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="INTSRCR1" acronym="INTSRCR1" page="2" offset="0x0020" width="16" description="USB Interrupt Source Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="4" begin="12" end="9" resetval="0" description="RX endpoint interrupt sources Generated by the USB core (not the DMA)" range="0-1Fh" rwaccess="R"/>
<bitfield id="_RESV_3" width="4" begin="8" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="TX endpoint interrupt sources Generated by the USB core (not the DMA)" range="0-1Fh" rwaccess="R"/>
</register>
     <register id="INTSRCR2" acronym="INTSRCR2" page="2" offset="0x0021" width="16" description="USB Interrupt Source Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="USB interrupt sources Generated by the USB core (not the DMA)" range="0-1FFh" rwaccess="R"/>
</register>
     <register id="INTSETR1" acronym="INTSETR1" page="2" offset="0x0024" width="16" description="USB Interrupt Source Set Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="Write a 1 to set equivalent RX endpoint interrupt source Allows the USB interrupt sources to be manually triggered" range="" rwaccess="W"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="Write a 1 to set equivalent TX endpoint interrupt source Allows the USB interrupt sources to be manually triggered" range="" rwaccess="W"/>
</register>
     <register id="INTSETR2" acronym="INTSETR2" page="2" offset="0x0025" width="16" description="USB Interrupt Source Set Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="Write a 1 to set equivalent USB interrupt source Allows the USB interrupt sources to be manually triggered" range="" rwaccess="W"/>
</register>
     <register id="INTCLRR1" acronym="INTCLRR1" page="2" offset="0x0028" width="16" description="USB Interrupt Source Clear Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="Write a 1 to clear equivalent RX endpoint interrupt source Allows the CPU to acknowledge an interrupt source and turn it off" range="" rwaccess="W"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="Write a 1 to clear equivalent TX endpoint interrupt source Allows the CPU to acknowledge an interrupt source and turn it off" range="" rwaccess="W"/>
</register>
     <register id="INTCLRR2" acronym="INTCLRR2" page="2" offset="0x0029" width="16" description="USB Interrupt Source Clear Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="Write a 1 to clear equivalent USB interrupt source Allows the CPU to acknowledge an interrupt source and turn it off" range="" rwaccess="W"/>
</register>
     <register id="INTMSKR1" acronym="INTMSKR1" page="2" offset="0x002C" width="16" description="USB Interrupt Mask Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="RX endpoint interrupt source masks Contains the masks of the interrupt sources generated by the USB core (not the DMA). These masks are used to enable or disable interrupt sources appearing as masked interrupts" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="TX endpoint interrupt source masks Contains the masks of the interrupt sources generated by the USB core (not the DMA). These masks are used to enable or disable interrupt sources appearing as masked interrupts" range="" rwaccess="R"/>
</register>
     <register id="INTMSKR2" acronym="INTMSKR2" page="2" offset="0x002D" width="16" description="USB Interrupt Mask Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="USB interrupt source masks Contains the masks of the interrupt sources generated by the USB core (not the DMA). These masks are used to enable or disable interrupt sources appearing as masked interrupts" range="" rwaccess="R"/>
</register>
     <register id="INTMSKSETR1" acronym="INTMSKSETR1" page="2" offset="0x0030" width="16" description="USB Interrupt Mask Set Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="Write a 1 to set equivalent RX endpoint interrupt mask Allows the USB interrupt masks to be individually enabled" range="" rwaccess="W"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="Write a 1 to set equivalent TX endpoint interrupt mask Allows the USB interrupt masks to be individually enabled" range="" rwaccess="W"/>
</register>
     <register id="INTMSKSETR2" acronym="INTMSKSETR2" page="2" offset="0x0031" width="16" description="USB Interrupt Mask Set Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="Write a 1 to set equivalent USB interrupt mask Allows the USB interrupt masks to be individually enabled" range="" rwaccess="W"/>
</register>
     <register id="INTMSKCLRR1" acronym="INTMSKCLRR1" page="2" offset="0x0034" width="16" description="USB Interrupt Mask Clear Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="Write a 1 to clear equivalent RX endpoint interrupt mask Allows the USB interrupt masks to be individually disabled" range="" rwaccess="W"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="Write a 1 to clear equivalent TX endpoint interrupt mask Allows the USB interrupt masks to be individually disabled" range="" rwaccess="W"/>
</register>
     <register id="INTMSKCLRR2" acronym="INTMSKCLRR2" page="2" offset="0x0035" width="16" description="USB Interrupt Mask Clear Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="Write a 1 to clear equivalent USB interrupt mask Allows the USB interrupt masks to be individually disabled" range="" rwaccess="W"/>
</register>
     <register id="INTMASKEDR1" acronym="INTMASKEDR1" page="2" offset="0x0038" width="16" description="USB Interrupt Source Masked Register 1">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX" width="5" begin="12" end="8" resetval="0" description="RX endpoint interrupt sources masked Contains the status of the interrupt sources generated by the USB core masked by the USB Interrupt Mask Register values" range="" rwaccess="R"/>
<bitfield id="_RESV_3" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX" width="5" begin="4" end="0" resetval="0" description="TX endpoint interrupt sources masked Contains the status of the interrupt sources generated by the USB core masked by the USB Interrupt Mask Register values" range="" rwaccess="R"/>
</register>
     <register id="INTMASKEDR2" acronym="INTMASKEDR2" page="2" offset="0x0039" width="16" description="USB Interrupt Source Masked Register 2">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="USB" width="9" begin="8" end="0" resetval="0" description="USB interrupt sources masked Contains the status of the interrupt sources generated by the USB core masked by the USB Interrupt Mask Register values" range="" rwaccess="R"/>
</register>
     <register id="EOIR" acronym="EOIR" page="2" offset="0x003C" width="16" description="USB End of Interrupt Register">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0" description="EOI Vector" range="" rwaccess="RW"/>
</register>
     <register id="INTVECTR1" acronym="INTVECTR1" page="2" offset="0x0040" width="16" description="USB Interrupt Vector Register 1">
<bitfield id="VECTOR" width="16" begin="15" end="0" resetval="0" description="Input Interrupt Vector. Least significant bits." range="" rwaccess="R"/>
</register>
     <register id="INTVECTR2" acronym="INTVECTR2" page="2" offset="0x0041" width="16" description="USB Interrupt Vector Register 2">
<bitfield id="VECTOR" width="16" begin="15" end="0" resetval="0" description="Input Interrupt Vector. Most-significant bits." range="" rwaccess="R"/>
</register>
     <register id="GREP1SZR1" acronym="GREP1SZR1" page="2" offset="0x0050" width="16" description="Generic RNDIS EP1 Size Register 1">
<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0" description="Generic RNDIS packet size. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="GREP1SZR2" acronym="GREP1SZR2" page="2" offset="0x0051" width="16" description="Generic RNDIS EP1 Size Register 2">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SIZE" width="1" begin="0" end="0" resetval="0" description="Generic RNDIS packet size. Most-significant bit." range="" rwaccess="R"/>
</register>
     <register id="GREP2SZR1" acronym="GREP2SZR1" page="2" offset="0x0054" width="16" description="Generic RNDIS EP2 Size Register 1">
<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0" description="Generic RNDIS packet size. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="GREP2SZR2" acronym="GREP2SZR2" page="2" offset="0x0055" width="16" description="Generic RNDIS EP2 Size Register 2">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SIZE" width="1" begin="0" end="0" resetval="0" description="Generic RNDIS packet size. Most-significant bit." range="" rwaccess="R"/>
</register>
     <register id="GREP3SZR1" acronym="GREP3SZR1" page="2" offset="0x0058" width="16" description="Generic RNDIS EP3 Size Register 1">
<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0" description="Generic RNDIS packet size. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="GREP3SZR2" acronym="GREP3SZR2" page="2" offset="0x0059" width="16" description="Generic RNDIS EP3 Size Register 2">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SIZE" width="1" begin="0" end="0" resetval="0" description="Generic RNDIS packet size. Most-significant bit." range="" rwaccess="R"/>
</register>
     <register id="GREP4SZR1" acronym="GREP4SZR1" page="2" offset="0x005C" width="16" description="Generic RNDIS EP4 Size Register 1">
<bitfield id="SIZE" width="16" begin="15" end="0" resetval="0" description="Generic RNDIS packet size. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="GREP4SZR2" acronym="GREP4SZR2" page="2" offset="0x005D" width="16" description="Generic RNDIS EP4 Size Register 2">
<bitfield id="_RESV_1" width="15" begin="15" end="1" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SIZE" width="1" begin="0" end="0" resetval="0" description="Generic RNDIS packet size. Most-significant bit." range="" rwaccess="R"/>
</register>
     <register id="FADDR_POWER" acronym="FADDR_POWER" page="2" offset="0x0401" width="16" description="Function Address Register and Power Management Register">
<bitfield id="ISOUPDATE" width="1" begin="15" end="15" resetval="0" description="When set, the USB controller will wait for an SOF token from the time TxPktRdy is set before sending the packet. If an IN token is received before an SOF token, then a zero length data packet will be sent Note: Only valid in Peripheral Mode. Also, this bi" range="" rwaccess="RW"/>
<bitfield id="SOFTCONN" width="1" begin="14" end="14" resetval="0" description="If Soft Connect/Disconnect feature is enabled, then the USB D+/D- lines are enabled when this bit is set and tri-stated when this bit is cleared Note: Only valid in Peripheral Mode" range="" rwaccess="RW"/>
<bitfield id="HSEN" width="1" begin="13" end="13" resetval="1" description="When set, the USB controller will negotiate for High-speed mode when the device is reset by the hub. If not set, the device will only operate in Full-speed mode" range="" rwaccess="RW"/>
<bitfield id="HSMODE" width="1" begin="12" end="12" resetval="0" description="This bit is set when the USB contoller has successfully negotiated for High-speed mode" range="" rwaccess="R"/>
<bitfield id="RESET" width="1" begin="11" end="11" resetval="0" description="This bit is set when Reset signaling is present on the bus Note: This bit is Read/Write in Host Mode but Read-Only in Peripheral Mode" range="" rwaccess="RW"/>
<bitfield id="RESUME" width="1" begin="10" end="10" resetval="0" description="Set to generate Resume signaling when the controller is in Suspend mode. The bit should be cleared after 10 ms (a maximum of 15 ms) to end Resume signaling. In Host mode, this bit is also automatically set when Resume signaling from the target is detected" range="" rwaccess="RW"/>
<bitfield id="SUSPENDM" width="1" begin="9" end="9" resetval="0" description="In Host mode, this bit should be set to enter Suspend mode.  In Peripheral mode, this bit is set on entry into Suspend mode. It is cleared when the interrupt register is read, or the RESUME bit is set" range="" rwaccess="RW"/>
<bitfield id="ENSUSPM" width="1" begin="8" end="8" resetval="0" description="Set to enable the SUSPENDM output" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="7_bit address of the peripheral part of the transaction. When used in Peripheral mode, this register should be written with the address received through a SET_ADDRESS command, which will then be used for decoding the function address in subsequent token packets. When used in Host mode, this register should be set to the value sent in a SET_ADDRESS command during device enumeration as the address for the peripheral device." range="" rwaccess="RW"/>
</register>
     <register id="INTRTX" acronym="INTRTX" page="2" offset="0x0402" width="16" description="Interrupt Register for Endpoint 0 Plus Transmit Endpoints 1 to 4">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="0" description="Tx Endpoint 4 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="0" description="Tx Endpoint 3 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="0" description="Tx Endpoint 2 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="0" description="Tx Endpoint 1 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP0" width="1" begin="0" end="0" resetval="0" description="Endpoint 0 interrupt active" range="" rwaccess="R"/>
</register>
     <register id="INTRRX" acronym="INTRRX" page="2" offset="0x0405" width="16" description="Interrupt Register for Receive Endpoints 1 to 4">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP4RX" width="1" begin="4" end="4" resetval="0" description="Rx Endpoint 4 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP3RX" width="1" begin="3" end="3" resetval="0" description="Rx Endpoint 3 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP2RX" width="1" begin="2" end="2" resetval="0" description="Rx Endpoint 2 interrupt active" range="" rwaccess="R"/>
<bitfield id="EP1RX" width="1" begin="1" end="1" resetval="0" description="Rx Endpoint 1 interrupt active" range="" rwaccess="R"/>
<bitfield id="_RESV_6" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="INTRTXE" acronym="INTRTXE" page="2" offset="0x0406" width="16" description="Interrupt Enable Register for INTRTX">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP4TX" width="1" begin="4" end="4" resetval="1" description="Tx Endpoint 4 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP3TX" width="1" begin="3" end="3" resetval="1" description="Tx Endpoint 3 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP2TX" width="1" begin="2" end="2" resetval="1" description="Tx Endpoint 2 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP1TX" width="1" begin="1" end="1" resetval="1" description="Tx Endpoint 1 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP0" width="1" begin="0" end="0" resetval="1" description="Endpoint 0 interrupt enable" range="" rwaccess="RW"/>
</register>
     <register id="INTRRXE" acronym="INTRRXE" page="2" offset="0x0409" width="16" description="Interrupt Enable Register for INTRRX">
<bitfield id="_RESV_1" width="11" begin="15" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP4RX" width="1" begin="4" end="4" resetval="1" description="Rx Endpoint 4 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP3RX" width="1" begin="3" end="3" resetval="1" description="Rx Endpoint 3 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP2RX" width="1" begin="2" end="2" resetval="1" description="Rx Endpoint 2 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="EP1RX" width="1" begin="1" end="1" resetval="1" description="Rx Endpoint 1 interrupt enable" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
     <register id="INTRUSB_INTRUSBE" acronym="INTRUSB_INTRUSBE" page="2" offset="0x040A" width="16" description="Interrupt Register for Common USB Interrupts and Interrupt Enable Register for INTRUSB">
<bitfield id="VBUSERR_E" width="1" begin="15" end="15" resetval="0" description="Vbus error interrupt  enable  " range="" rwaccess="RW"/>
<bitfield id="SESSREQ_E" width="1" begin="14" end="14" resetval="0" description="Session request interrupt enable " range="" rwaccess="RW"/>
<bitfield id="DISCON_E" width="1" begin="13" end="13" resetval="0" description="Disconnect interrupt enable" range="" rwaccess="RW"/>
<bitfield id="CONN_E" width="1" begin="12" end="12" resetval="0" description="Connect interrupt enable" range="" rwaccess="RW"/>
<bitfield id="SOF_E" width="1" begin="11" end="11" resetval="0" description="Start of frame interrupt enable" range="" rwaccess="RW"/>
<bitfield id="RESET_BABBLE_E" width="1" begin="10" end="10" resetval="1" description="Reset interrupt enable" range="" rwaccess="RW"/>
<bitfield id="RESUME_E" width="1" begin="9" end="9" resetval="1" description="Resume interrupt enable" range="" rwaccess="RW"/>
<bitfield id="SUSPEND_E" width="1" begin="8" end="8" resetval="0" description="Suspend interrupt enable" range="" rwaccess="RW"/>
<bitfield id="VBUSERR" width="1" begin="7" end="7" resetval="0" description="Set when VBus drops below the VBus Valid threshold during a session Only valid when USB controller is  A  device All active interrupts will be cleared when this register is read" range="" rwaccess="R"/>
<bitfield id="SESSREQ" width="1" begin="6" end="6" resetval="0" description="Set when Session Request signaling has been detected Only valid when USB controller is  A  device" range="" rwaccess="R"/>
<bitfield id="DISCON" width="1" begin="5" end="5" resetval="0" description="Set in Host mode when a device disconnect is detected Set in Peripheral mode when a session ends" range="" rwaccess="R"/>
<bitfield id="CONN" width="1" begin="4" end="4" resetval="0" description="Set when a device connection is detected  Only valid in Host mode" range="" rwaccess="R"/>
<bitfield id="SOF" width="1" begin="3" end="3" resetval="0" description="Set when a new frame starts" range="" rwaccess="R"/>
<bitfield id="RESET_BABBLE" width="1" begin="2" end="2" resetval="0" description="Set in Peripheral mode when Reset signaling is detected on the bus Set in Host mode when babble is detected" range="" rwaccess="R"/>
<bitfield id="RESUME" width="1" begin="1" end="1" resetval="0" description="Set when Resume signaling is detected on the bus while the USB controller is in Suspend mode" range="" rwaccess="R"/>
<bitfield id="SUSPEND" width="1" begin="0" end="0" resetval="0" description="Set when Suspend signaling is detected on the bus Only valid in Peripheral mode" range="" rwaccess="R"/>
</register>
     <register id="FRAME" acronym="FRAME" page="2" offset="0x040D" width="16" description="Frame Number Register">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FRAMENUMBER" width="11" begin="10" end="0" resetval="0" description="Last received frame number " range="" rwaccess="R"/>
</register>
     <register id="INDEX_TESTMODE" acronym="INDEX_TESTMODE" page="2" offset="0x040E" width="16" description="Index Register for Selecting the Endpoint Status and Control Registers and Register to Enable the USB 2.0 Test Modes">
<bitfield id="FORCE_HOST" width="1" begin="15" end="15" resetval="0" description="Set this bit to forcibly put the USB controller into Host mode when SESSION bit is set, regardless of whether it is connected to any peripheral. The controller remains in Host mode until the Session bit is cleared, even if a device is disconnected. And if the FORCE_HOST but remains set, it will re-enter Host mode next time the SESSION bit is set.  The operating speed is determined using the FORCE_HS and FORCE_FS bits" range="" rwaccess="RW"/>
<bitfield id="FIFO_ACCESS" width="1" begin="14" end="14" resetval="0" description="Set this bit to transfer the packet in EP0 Tx FIFO to EP0 Rx FIFO. It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="FORCE_FS" width="1" begin="13" end="13" resetval="0" description="Set this bit to force the USB controller into Full-speed mode when it receives a USB reset" range="" rwaccess="RW"/>
<bitfield id="FORCE_HS" width="1" begin="12" end="12" resetval="0" description="Set this bit to force the USB controller into High-speed mode when it receives a USB reset" range="" rwaccess="RW"/>
<bitfield id="TEST_PACKET" width="1" begin="11" end="11" resetval="0" description="Set this bit to enter the Test_Packet test mode. In this mode, the USB controller repetitively transmits on the bus a 53-byte test packet, the form of which is defined in the Universal Serial Bus Specification Revision 2.0 Note: The test packet has a fixed format and must be loaded into the Endpoint 0 FIFO before the test mode is entered" range="" rwaccess="RW"/>
<bitfield id="TEST_K" width="1" begin="10" end="10" resetval="0" description="Set this bit to enter the Test_K test mode. In this mode, the USB controller transmits a continuous K on the bus" range="" rwaccess="RW"/>
<bitfield id="TEST_J" width="1" begin="9" end="9" resetval="0" description="Set this bit to enter the Test_J test mode. In this mode, the USB controller transmits a continuous J on the bus" range="" rwaccess="RW"/>
<bitfield id="TEST_SE0_NAK" width="1" begin="8" end="8" resetval="0" description="Set this bit to enter the Test_SE0_NAK test mode. In this mode, the USB controller remains in High-speed mode but responds to any valid IN token with a NAK" range="" rwaccess="RW"/>
<bitfield id="_RESV_9" width="4" begin="7" end="4" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPSEL" width="4" begin="3" end="0" resetval="0" description="Each Tx endpoint and each Rx endpoint have their own set of control/status registers. EPSEL determines which endpoint control/status registers are accessed Before accessing an endpoint s control/status registers, the endpoint number should be written to the Index register to ensure that the correct control/status registers appear in the memory map" range="" rwaccess="RW"/>
</register>
     <register id="TXMAXP_INDX" acronym="TXMAXP_INDX" page="2" offset="0x0411" width="16" description="Maximum packet size for peripheral/host Tx endpoint (Index register set to select Endpoints 1 - 4 only)">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="The maximum payload transmitted in a single transaction The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
     <register id="PERI_CSR0_INDX" acronym="PERI_CSR0_INDX" page="2" offset="0x0412" width="16" description="Control Status register for Endpoint 0  in Peripheral mode. (Index register set to select Endpoint 0)">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FLUSHFIFO" width="1" begin="8" end="8" resetval="0" description="Set this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless TXPKTRDY/RXPKTRDY is set" range="" rwaccess="W"/>
<bitfield id="SERV_SETUPEND" width="1" begin="7" end="7" resetval="0" description="Set this bit to clear the SETUPEND bit. It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SERV_RXPKTRDY" width="1" begin="6" end="6" resetval="0" description="Set this bit to clear the RXPKTRDY bit. It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Set this bit to terminate the current transaction. The STALL handshake will be transmitted and then this bit will be cleared automatically" range="" rwaccess="W"/>
<bitfield id="SETUPEND" width="1" begin="4" end="4" resetval="0" description="This bit will be set when a control transaction ends before the DATAEND bit has been set. An interrupt will be generated and the FIFO flushed at this time. The bit is cleared by the user writing a 1 to the SERV_SETUPEND bit" range="" rwaccess="R"/>
<bitfield id="DATAEND" width="1" begin="3" end="3" resetval="0" description="Set this bit 1. When setting TXPKTRDY for the last data packet 2. When clearing RXPKTRDY after unloading the last data packet 3. When setting TXPKTRDY for a zero length data packet It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="2" end="2" resetval="0" description="This bit is set when a STALL handshake is transmitted.  This bit should be cleared by the user" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="1" end="1" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. An interrupt is generated when this bit is set. This bit is cleared by setting the SERV_RXPKTRDY bit" range="" rwaccess="R"/>
</register>
     <register id="PERI_TXCSR_INDX" acronym="PERI_TXCSR_INDX" page="2" offset="0x0412" width="16" description="Control Status register for peripheral Tx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="When this bit is set, TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually. TXPKTRDY will also be automatically set when the first of two packets in the Tx FIFO has been sent and the second packet is the maximum packet size" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers " range="" rwaccess="RW"/>
<bitfield id="MODE" width="1" begin="13" end="13" resetval="1" description="Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx Note: This bit only has any effect where the same endpoint FIFO is used for both Tx and Rx transactions" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="Set this bit to enable the DMA request for the Tx endpoint" range="" rwaccess="RW"/>
<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless TXPKTRDY is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set automatically if an IN token is received when TXPKTRDY is not set. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="This bit is set when there is at least 1 packet in the Tx FIFO. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
</register>
     <register id="RXMAXP_INDX" acronym="RXMAXP_INDX" page="2" offset="0x0415" width="16" description="Maximum packet size for peripheral/host Rx endpoint (Index register set to select Endpoints 1 - 4 only)">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="Defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single frame / microframe (High-speed transfers) The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
     <register id="PERI_RXCSR_INDX" acronym="PERI_RXCSR_INDX" page="2" offset="0x0416" width="16" description="Control Status register for peripheral Rx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="When this bit is set, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Rx FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Rx endpoint for Isochronous transfers, and clear it to enable the Rx endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="Set this bit to enable the DMA request for the Rx endpoints" range="" rwaccess="RW"/>
<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="Set this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full Note: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write a 1 to this bit to issue a STALL handshake Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The FIFO pointer is reset and the RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero." range="" rwaccess="R"/>
<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the Rx FIFO. The user should clear this bit Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero" range="" rwaccess="RW"/>
<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the Rx FIFO" range="" rwaccess="R"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. The user should clear this bit when the packet has been unloaded from the Rx FIFO. An interrupt is generated when the bit is set" range="" rwaccess="RW"/>
</register>
     <register id="COUNT0_INDX" acronym="COUNT0_INDX" page="2" offset="0x0419" width="16" description="Number of received bytes in Endpoint 0 FIFO. (Index register set to select Endpoint 0)">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP0RXCOUNT" width="7" begin="6" end="0" resetval="0" description="Indicates the number of received data bytes in the Endpoint 0 FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_CSR0 or HOST_CSR0 is set" range="" rwaccess="R"/>
</register>
     <register id="RXCOUNT_INDX" acronym="RXCOUNT_INDX" page="2" offset="0x0419" width="16" description="Number of bytes in host Rx endpoint FIFO. (Index register set to select Endpoints 1 - 4)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="Holds the number of received data bytes in the packet in the Rx FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_RXCSR or HOST_RXCSR is set" range="" rwaccess="R"/>
</register>
     <register id="CONFIGDATA_INDX" acronym="CONFIGDATA_INDX" page="2" offset="0x041E" width="16" description="Returns details of core configuration (Index register set to select Endpoint 0)">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MPRXE" width="1" begin="7" end="7" resetval="0" description="Indicates automatic amalgamation of bulk packets." range="" rwaccess="N">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="Automatic amalgamation of bulk packets is not selected."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Automatic amalgamation of bulk packets is selected."/>
</bitfield>
<bitfield id="MPTXE" width="1" begin="6" end="6" resetval="0" description="Indicates automatic splitting of bulk packets." range="" rwaccess="R">
<bitenum id="NOAUTO" value="0" token="NOAUTO" description="Automatic splitting of bulk packets is not selected."/>
<bitenum id="AUTO" value="1" token="AUTO" description="Automatic splitting of bulk packets is selected."/>
</bitfield>
<bitfield id="BIGENDIAN" width="1" begin="5" end="5" resetval="0" description="Indicates endian ordering." range="" rwaccess="R">
<bitenum id="LITTLE" value="0" token="LITTLE" description="Little-endian ordering is selected."/>
<bitenum id="BIG" value="1" token="BIG" description="Big-endian ordering is selected."/>
</bitfield>
<bitfield id="HBRXE" width="1" begin="4" end="4" resetval="0" description="Indicates high-bandwidth Rx ISO endpoint support." range="" rwaccess="R">
<bitenum id="NOHIGHBW" value="0" token="NOHIGHBW" description="High-bandwidth Rx ISO endpoint support is not selected."/>
<bitenum id="HIGHBW" value="1" token="HIGHBW" description="High-bandwidth Rx ISO endpoint support is selected."/>
</bitfield>
<bitfield id="HBTXE" width="1" begin="3" end="3" resetval="0" description="Indicates high-bandwidth Tx ISO endpoint support." range="" rwaccess="R">
<bitenum id="NOHIGHBW" value="0" token="NOHIGHBW" description="High-bandwidth Tx ISO endpoint support is not selected."/>
<bitenum id="HIGHBW" value="1" token="HIGHBW" description="High-bandwidth Tx ISO endpoint support is Selected."/>
</bitfield>
<bitfield id="DYNFIFO" width="1" begin="2" end="2" resetval="0" description="Indicates dynamic FIFO sizing." range="" rwaccess="R">
<bitenum id="NODYMFIFO" value="0" token="NODYMFIFO" description="Dynamic FIFO sizing option is not selected."/>
<bitenum id="DYMFIFO" value="1" token="DYMFIFO" description="Dynamic FIFO sizing option is selected."/>
</bitfield>
<bitfield id="SOFTCONE" width="1" begin="1" end="1" resetval="0" description="Indicates soft connect/disconnect." range="" rwaccess="R">
<bitenum id="NOSFTCON" value="0" token="NOSFTCON" description="Soft connect/disconnect option is not selected"/>
<bitenum id="SFTCON" value="1" token="SFTCON" description="Soft connect/disconnect option is selected"/>
</bitfield>
<bitfield id="UTMIDATAWIDTH" width="1" begin="0" end="0" resetval="0" description="Indicates selected UTMI data width." range="" rwaccess="R">
<bitenum id="EIGHT" value="0" token="EIGHT" description="8 bits"/>
<bitenum id="SIXTEEN" value="1" token="SIXTEEN" description="16 bits"/>
</bitfield>
</register>
     <register id="FIFO0R1" acronym="FIFO0R1" page="2" offset="0x0421" width="16" description="Transmit and Receive FIFO Register 1 for Endpoint 0">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Least-significant bits." range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="FIFO0R2" acronym="FIFO0R2" page="2" offset="0x0422" width="16" description="Transmit and Receive FIFO Register 2 for Endpoint 0">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Most-significant bits." range="0-FFFFh" rwaccess="RW"/>
</register>
     <register id="FIFO1R1" acronym="FIFO1R1" page="2" offset="0x0425" width="16" description="Transmit and Receive FIFO Register 1 for Endpoint 1">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Least-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO1R2" acronym="FIFO1R2" page="2" offset="0x0426" width="16" description="Transmit and Receive FIFO Register 2 for Endpoint 1">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Most-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO2R1" acronym="FIFO2R1" page="2" offset="0x0429" width="16" description="Transmit and Receive FIFO Register 1 for Endpoint 2">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Least-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO2R2" acronym="FIFO2R2" page="2" offset="0x042A" width="16" description="Transmit and Receive FIFO Register 2 for Endpoint 2">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Most-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO3R1" acronym="FIFO3R1" page="2" offset="0x042D" width="16" description="Transmit and Receive FIFO Register 1 for Endpoint 3">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Least-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO3R2" acronym="FIFO3R2" page="2" offset="0x042E" width="16" description="Transmit and Receive FIFO Register 2 for Endpoint 3">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Most-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO4R1" acronym="FIFO4R1" page="2" offset="0x0431" width="16" description="Transmit and Receive FIFO Register 1 for Endpoint 4">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Least-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="FIFO4R2" acronym="FIFO4R2" page="2" offset="0x0432" width="16" description="Transmit and Receive FIFO Register 2 for Endpoint 4">
<bitfield id="DATA" width="16" begin="15" end="0" resetval="0" description="Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint. Reading from these addresses unloads data from the Receive FIFO for the corresponding endpoint. Most-significant bits." range="" rwaccess="RW"/>
</register>
     <register id="DEVCTL" acronym="DEVCTL" page="2" offset="0x0461" width="16" description="OTG Device Control Register">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="BDEVICE" width="1" begin="7" end="7" resetval="1" description="This Read-only bit indicates whether the USB controller is operating as the  A  device or the  B  device 0:  A  device 1:  B  device Only valid while a session is in progress" range="" rwaccess="R">
<bitenum id="ADEVICE" value="0" token="ADEVICE" description="A device"/>
<bitenum id="BDEVICE" value="1" token="BDEVICE" description="B device"/>
</bitfield>
<bitfield id="FSDEV" width="1" begin="6" end="6" resetval="0" description="This Read-only bit is set when a full-speed or high-speed device has been detected being connected to the port  (High-speed devices are distinguished from full-speed by checking for high-speed chirps when the device is reset) Only valid in Host mode" range="" rwaccess="R"/>
<bitfield id="LSDEV" width="1" begin="5" end="5" resetval="0" description="This Read-only bit is set when a low-speed device has been detected being connected to the port Only valid in Host mode" range="" rwaccess="R"/>
<bitfield id="VBUS" width="2" begin="4" end="3" resetval="0" description="These Read-only bits encode the current VBus level as follows ----------------------------------------------------------------------------- VBus[1]   VBus[0]                   Meaning ------------------------------------------------------------------------------     0           0              Below SessionEnd     0           1              Above SessionEnd, below AValid     1           0              Above AValid, below VBusValid     1           1              Above VBusValid" range="" rwaccess="R">
<bitenum id="BELOW" value="0" token="BELOW" description="Below Session End"/>
<bitenum id="BELOWAVALID" value="1" token="BELOWAVALID" description="Above Session End, below Avalid"/>
<bitenum id="BELOWVBUSVALID" value="2" token="BELOWVBUSVALID" description="Above Avalid, below VbusValid"/>
<bitenum id="ABOVEVBUSVALID" value="3" token="ABOVEVBUSVALID" description="Above VbusValid"/>
</bitfield>
<bitfield id="HOSTMODE" width="1" begin="2" end="2" resetval="0" description="This Read-only bit is set when the USB controller is acting as a Host" range="" rwaccess="R"/>
<bitfield id="HOSTREQ" width="1" begin="1" end="1" resetval="0" description="When set, the USB controller will initiate the Host Negotiation when Suspend mode is entered. It is cleared when Host Negotiation is completed. ( B  device only)" range="" rwaccess="RW"/>
<bitfield id="SESSION" width="1" begin="0" end="0" resetval="0" description="When operating as an  A  device, this bit is set or cleared by the userto start or end a session When operating as a  B  device, this bit is set/cleared by the USB controller when a session starts/ends It is also set by the user to initiate the Session Request Protocol. When the USB controller is in Suspend mode, the bit may be cleared by the user to perform a software disconnect" range="" rwaccess="RW"/>
</register>
     <register id="TXFIFOSZ_RXFIFOSZ" acronym="TXFIFOSZ_RXFIFOSZ" page="2" offset="0x0462" width="16" description="Tx RX Endpoint FIFO Size(Index register set to select Endpoints 1 -  4 only)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RXDPB" width="1" begin="12" end="12" resetval="0" description="Double packet buffering enable" range="" rwaccess="RW">
<bitenum id="SINGLE" value="0" token="SINGLE" description="Single packet buffering is supported"/>
<bitenum id="DOUBLE" value="1" token="DOUBLE" description="Double packet buffering is enabled"/>
</bitfield>
<bitfield id="RCVSZ" width="4" begin="11" end="8" resetval="0" description="Maximum packet size to be allowed(before any splitting within the FIFO of Bulk packets prior to transmission) If m = SZ[3:0], the FIFO size is calculated as 2(m+3) for single packet buffering and 2(m+4) for dual packet buffering" range="" rwaccess="R"/>
<bitfield id="_RESV_4" width="3" begin="7" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TXDPB" width="1" begin="4" end="4" resetval="0" description="Double packet buffering enable" range="" rwaccess="RW">
<bitenum id="SINGLE" value="0" token="SINGLE" description="Single packet buffering is supported"/>
<bitenum id="DOUBLE" value="1" token="DOUBLE" description="Double packet buffering is enabled"/>
</bitfield>
<bitfield id="TXSZ" width="4" begin="3" end="0" resetval="0" description="Maximum packet size to be allowed(before any splitting within the FIFO of Bulk packets prior to transmission) If m = SZ[3:0], the FIFO size is calculated as 2(m+3) for single packet buffering and 2(m+4) for dual packet buffering" range="" rwaccess="R"/>
</register>
     <register id="TXFIFOADDR" acronym="TXFIFOADDR" page="2" offset="0x0465" width="16" description="Tx Endpoint FIFO Address(Index register set to select Endpoints 1 -  4 only)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ADDR" width="13" begin="12" end="0" resetval="0" description="Start Address of endpoint FIFO in units of 8 bytes If m = ADDR[12:0] then the start address is 8*m" range="" rwaccess="RW"/>
</register>
     <register id="RXFIFOADDR" acronym="RXFIFOADDR" page="2" offset="0x0466" width="16" description="Rx Endpoint FIFO Address(Index register set to select Endpoints 1 -  4 only)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ADDR" width="13" begin="12" end="0" resetval="0" description="Start Address of endpoint FIFO in units of 8 bytes If m = ADDR[12:0] then the start address is 8*m" range="" rwaccess="RW"/>
</register>
     <register id="HWVERS" acronym="HWVERS" page="2" offset="0x046D" width="16" description="The hardware version register (HWVERS) contains the RTL major and minor version numbers for the USB 2.0 OTG controller module. The RTL version number is REVMAJ.REVMIN.">
<bitfield id="RC" width="1" begin="15" end="15" resetval="0" description="Set to 1 if RTL is used from a Release Candidate, rather than from a full release of the core." range="" rwaccess="N"/>
<bitfield id="REVMAJ" width="5" begin="14" end="10" resetval="0" description="Major version of RTL. Range is 0-31." range="" rwaccess="R"/>
<bitfield id="REVMIN" width="10" begin="9" end="0" resetval="0" description="Minor version of RTL. Range is 0-999." range="" rwaccess="R"/>
</register>
	     <register id="TXFUNCADDR0" acronym="TXFUNCADDR0" page="2" offset="0x480" width="16" description="Address of the target function that has to be accessed through the associated Tx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="TXHUBADDR_TXHUBPORT0" acronym="TXHUBADDR_TXHUBPORT0" page="2" offset="0x481" width="16" description="Address and Port of the hub that has to be accessed through the associated Tx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="RXFUNCADDR0" acronym="RXFUNCADDR0" page="2" offset="0x484" width="16" description="Address of the target function that has to be accessed through the associated Rx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="RXHUBADDR_RXHUBPORT0" acronym="RXHUBADDR_RXHUBPORT0" page="2" offset="0x485" width="16" description="Address and Port of the hub that has to be accessed through the associated Rx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="TXFUNCADDR1" acronym="TXFUNCADDR1" page="2" offset="0x488" width="16" description="Address of the target function that has to be accessed through the associated Tx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="TXHUBADDR_TXHUBPORT1" acronym="TXHUBADDR_TXHUBPORT1" page="2" offset="0x489" width="16" description="Address and Port of the hub that has to be accessed through the associated Tx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="RXFUNCADDR1" acronym="RXFUNCADDR1" page="2" offset="0x48C" width="16" description="Address of the target function that has to be accessed through the associated Rx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="RXHUBADDR_RXHUBPORT1" acronym="RXHUBADDR_RXHUBPORT1" page="2" offset="0x48D" width="16" description="Address and Port of the hub that has to be accessed through the associated Rx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="TXFUNCADDR2" acronym="TXFUNCADDR2" page="2" offset="0x490" width="16" description="Address of the target function that has to be accessed through the associated Tx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="TXHUBADDR_TXHUBPORT2" acronym="TXHUBADDR_TXHUBPORT2" page="2" offset="0x491" width="16" description="Address and Port of the hub that has to be accessed through the associated Tx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="RXFUNCADDR2" acronym="RXFUNCADDR2" page="2" offset="0x494" width="16" description="Address of the target function that has to be accessed through the associated Rx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="RXHUBADDR_RXHUBPORT2" acronym="RXHUBADDR_RXHUBPORT2" page="2" offset="0x495" width="16" description="Address and Port of the hub that has to be accessed through the associated Rx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="TXFUNCADDR3" acronym="TXFUNCADDR3" page="2" offset="0x498" width="16" description="Address of the target function that has to be accessed through the associated Tx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="TXHUBADDR_TXHUBPORT3" acronym="TXHUBADDR_TXHUBPORT3" page="2" offset="0x499" width="16" description="Address and Port of the hub that has to be accessed through the associated Tx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="RXFUNCADDR3" acronym="RXFUNCADDR3" page="2" offset="0x49C" width="16" description="Address of the target function that has to be accessed through the associated Rx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="RXHUBADDR_RXHUBPORT3" acronym="RXHUBADDR_RXHUBPORT3" page="2" offset="0x49D" width="16" description="Address and Port of the hub that has to be accessed through the associated Rx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="TXFUNCADDR4" acronym="TXFUNCADDR4" page="2" offset="0x4A0" width="16" description="Address of the target function that has to be accessed through the associated Tx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="TXHUBADDR_TXHUBPORT4" acronym="TXHUBADDR_TXHUBPORT4" page="2" offset="0x4A1" width="16" description="Address and Port of the hub that has to be accessed through the associated Tx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
	     <register id="RXFUNCADDR4" acronym="RXFUNCADDR4" page="2" offset="0x4A4" width="16" description="Address of the target function that has to be accessed through the associated Rx Endpoint">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FUNCADDR" width="7" begin="6" end="0" resetval="0" description="Address of target function" range="" rwaccess="RW"/>
</register>
	     <register id="RXHUBADDR_RXHUBPORT4" acronym="RXHUBADDR_RXHUBPORT4" page="2" offset="0x4A5" width="16" description="Address and Port of the hub that has to be accessed through the associated Rx Endpoint. This is used only when full speed or low speed device is connected via a USB2.0 high speed hub">
<bitfield id="_RESV_1" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="HUBPORT" width="7" begin="14" end="8" resetval="0" description="Port number of the hub" range="" rwaccess="RW"/>
<bitfield id="MULT_TRANS" width="1" begin="7" end="7" resetval="0" description="Set to '1' if hub has multiple transaction translators. Set to '0' if only single transaction translator is available" range="" rwaccess="RW"/>
<bitfield id="HUBADDR" width="7" begin="6" end="0" resetval="0" description="Address of hub" range="" rwaccess="RW"/>
</register>
     <register id="PERI_CSR0" acronym="PERI_CSR0" page="2" offset="0x0502" width="16" description="Control Status register for Endpoint 0  in Peripheral mode.">
<bitfield id="_RESV_1" width="7" begin="15" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="FLUSHFIFO" width="1" begin="8" end="8" resetval="0" description="Set this bit to flush the next packet to be transmitted/read from the Endpoint 0 FIFO. The FIFO pointer is reset and the TXPKTRDY/RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless TXPKTRDY/RXPKTRDY is set" range="" rwaccess="W"/>
<bitfield id="SERV_SETUPEND" width="1" begin="7" end="7" resetval="0" description="Set this bit to clear the SETUPEND bit. It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SERV_RXPKTRDY" width="1" begin="6" end="6" resetval="0" description="Set this bit to clear the RXPKTRDY bit. It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Set this bit to terminate the current transaction. The STALL handshake will be transmitted and then this bit will be cleared automatically" range="" rwaccess="W"/>
<bitfield id="SETUPEND" width="1" begin="4" end="4" resetval="0" description="This bit will be set when a control transaction ends before the DATAEND bit has been set. An interrupt will be generated and the FIFO flushed at this time. The bit is cleared by the user writing a 1 to the SERV_SETUPEND bit" range="" rwaccess="R"/>
<bitfield id="DATAEND" width="1" begin="3" end="3" resetval="0" description="Set this bit 1. When setting TXPKTRDY for the last data packet 2. When clearing RXPKTRDY after unloading the last data packet 3. When setting TXPKTRDY for a zero length data packet It is cleared automatically" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="2" end="2" resetval="0" description="This bit is set when a STALL handshake is transmitted.  This bit should be cleared by the user" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="1" end="1" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when the data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. An interrupt is generated when this bit is set. This bit is cleared by setting the SERV_RXPKTRDY bit" range="" rwaccess="R"/>
</register>
     <register id="COUNT0" acronym="COUNT0" page="2" offset="0x0509" width="16" description="Number of received bytes in Endpoint 0 FIFO.">
<bitfield id="_RESV_1" width="9" begin="15" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EP0RXCOUNT" width="7" begin="6" end="0" resetval="0" description="Indicates the number of received data bytes in the Endpoint 0 FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_CSR0 or HOST_CSR0 is set" range="" rwaccess="R"/>
</register>
     <register id="CONFIGDATA" acronym="CONFIGDATA" page="2" offset="0x050E" width="16" description="Returns details of core configuration">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved." range="" rwaccess="N"/>
<bitfield id="MPRXE" width="1" begin="7" end="7" resetval="0" description="When set to '1', automatic amalgamation of bulk packets is selected" range="" rwaccess="N"/>
<bitfield id="MPTXE" width="1" begin="6" end="6" resetval="0" description="When set to '1', automatic splitting of bulk packets is selected" range="" rwaccess="R"/>
<bitfield id="BIGENDIAN" width="1" begin="5" end="5" resetval="0" description="When set to  1  indicates Big Endian ordering is selected" range="" rwaccess="R"/>
<bitfield id="HBRXE" width="1" begin="4" end="4" resetval="0" description="When set to  1  indicates High-bandwidth Rx ISO Endpoint Support selected" range="" rwaccess="R"/>
<bitfield id="HBTXE" width="1" begin="3" end="3" resetval="0" description="When set to  1  indicates High-bandwidth Tx ISO Endpoint Support selected" range="" rwaccess="R"/>
<bitfield id="DYNFIFO" width="1" begin="2" end="2" resetval="0" description="When set to  1  indicates Dynamic FIFO Sizing option selected" range="" rwaccess="R"/>
<bitfield id="SOFTCONE" width="1" begin="1" end="1" resetval="0" description="When set to  1  indicates Soft Connect/Disconnect option selected" range="" rwaccess="R"/>
<bitfield id="UTMIDATAWIDTH" width="1" begin="0" end="0" resetval="0" description="Indicates selected UTMI data width 0: 8 bits 1: 16 bits" range="" rwaccess="R"/>
</register>
	     <register id="TXMAXP0" acronym="TXMAXP0" page="2" offset="0x511" width="16" description="Maximum packet size for peripheral/host Tx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="The maximum payload transmitted in a single transaction The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_TXCSR0" acronym="PERI_TXCSR0" page="2" offset="0x512" width="16" description="Control Status register for peripheral Tx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="When this bit is set, TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually. TXPKTRDY will also be automatically set when the first of two packets in the Tx FIFO has been sent and the second packet is the maximum packet size" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers " range="" rwaccess="RW"/>
<bitfield id="MODE" width="1" begin="13" end="13" resetval="1" description="Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx Note: This bit only has any effect where the same endpoint FIFO is used for both Tx and Rx transactions" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="Set this bit to enable the DMA request for the Tx endpoint" range="" rwaccess="RW"/>
<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless TXPKTRDY is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set automatically if an IN token is received when TXPKTRDY is not set. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="This bit is set when there is at least 1 packet in the Tx FIFO. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
</register>
	     <register id="RXMAXP0" acronym="RXMAXP0" page="2" offset="0x515" width="16" description="Maximum packet size for peripheral/host Rx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="Defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single frame / microframe (High-speed transfers) The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_RXCSR0" acronym="PERI_RXCSR0" page="2" offset="0x516" width="16" description="Control Status register for peripheral Rx endpoint.">
<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="When this bit is set, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Rx FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Rx endpoint for Isochronous transfers, and clear it to enable the Rx endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="Set this bit to enable the DMA request for the Rx endpoints" range="" rwaccess="RW"/>
<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="Set this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full Note: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write a 1 to this bit to issue a STALL handshake Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The FIFO pointer is reset and the RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero." range="" rwaccess="R"/>
<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the Rx FIFO. The user should clear this bit Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero" range="" rwaccess="RW"/>
<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the Rx FIFO" range="" rwaccess="R"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. The user should clear this bit when the packet has been unloaded from the Rx FIFO. An interrupt is generated when the bit is set" range="" rwaccess="RW"/>
</register>
	     <register id="RXCOUNT0" acronym="RXCOUNT0" page="2" offset="0x519" width="16" description="Number of bytes in host Rx endpoint FIFO. (Index register set to select Endpoints 1 - 4)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="Holds the number of received data bytes in the packet in the Rx FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_RXCSR or HOST_RXCSR is set" range="" rwaccess="R"/>
</register>
	     <register id="TXMAXP1" acronym="TXMAXP1" page="2" offset="0x521" width="16" description="Maximum packet size for peripheral/host Tx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="The maximum payload transmitted in a single transaction The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_TXCSR1" acronym="PERI_TXCSR1" page="2" offset="0x522" width="16" description="Control Status register for peripheral Tx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="When this bit is set, TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually. TXPKTRDY will also be automatically set when the first of two packets in the Tx FIFO has been sent and the second packet is the maximum packet size" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers " range="" rwaccess="RW"/>
<bitfield id="MODE" width="1" begin="13" end="13" resetval="1" description="Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx Note: This bit only has any effect where the same endpoint FIFO is used for both Tx and Rx transactions" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="Set this bit to enable the DMA request for the Tx endpoint" range="" rwaccess="RW"/>
<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless TXPKTRDY is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set automatically if an IN token is received when TXPKTRDY is not set. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="This bit is set when there is at least 1 packet in the Tx FIFO. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
</register>
	     <register id="RXMAXP1" acronym="RXMAXP1" page="2" offset="0x525" width="16" description="Maximum packet size for peripheral/host Rx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="Defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single frame / microframe (High-speed transfers) The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_RXCSR1" acronym="PERI_RXCSR1" page="2" offset="0x526" width="16" description="Control Status register for peripheral Rx endpoint.">
<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="When this bit is set, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Rx FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Rx endpoint for Isochronous transfers, and clear it to enable the Rx endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="Set this bit to enable the DMA request for the Rx endpoints" range="" rwaccess="RW"/>
<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="Set this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full Note: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write a 1 to this bit to issue a STALL handshake Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The FIFO pointer is reset and the RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero." range="" rwaccess="R"/>
<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the Rx FIFO. The user should clear this bit Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero" range="" rwaccess="RW"/>
<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the Rx FIFO" range="" rwaccess="R"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. The user should clear this bit when the packet has been unloaded from the Rx FIFO. An interrupt is generated when the bit is set" range="" rwaccess="RW"/>
</register>
	     <register id="RXCOUNT1" acronym="RXCOUNT1" page="2" offset="0x529" width="16" description="Number of bytes in host Rx endpoint FIFO. (Index register set to select Endpoints 1 - 4)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="Holds the number of received data bytes in the packet in the Rx FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_RXCSR or HOST_RXCSR is set" range="" rwaccess="R"/>
</register>
	     <register id="TXMAXP2" acronym="TXMAXP2" page="2" offset="0x531" width="16" description="Maximum packet size for peripheral/host Tx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="The maximum payload transmitted in a single transaction The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_TXCSR2" acronym="PERI_TXCSR2" page="2" offset="0x532" width="16" description="Control Status register for peripheral Tx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="When this bit is set, TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually. TXPKTRDY will also be automatically set when the first of two packets in the Tx FIFO has been sent and the second packet is the maximum packet size" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers " range="" rwaccess="RW"/>
<bitfield id="MODE" width="1" begin="13" end="13" resetval="1" description="Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx Note: This bit only has any effect where the same endpoint FIFO is used for both Tx and Rx transactions" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="Set this bit to enable the DMA request for the Tx endpoint" range="" rwaccess="RW"/>
<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless TXPKTRDY is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set automatically if an IN token is received when TXPKTRDY is not set. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="This bit is set when there is at least 1 packet in the Tx FIFO. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
</register>
	     <register id="RXMAXP2" acronym="RXMAXP2" page="2" offset="0x535" width="16" description="Maximum packet size for peripheral/host Rx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="Defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single frame / microframe (High-speed transfers) The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_RXCSR2" acronym="PERI_RXCSR2" page="2" offset="0x536" width="16" description="Control Status register for peripheral Rx endpoint.">
<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="When this bit is set, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Rx FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Rx endpoint for Isochronous transfers, and clear it to enable the Rx endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="Set this bit to enable the DMA request for the Rx endpoints" range="" rwaccess="RW"/>
<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="Set this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full Note: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write a 1 to this bit to issue a STALL handshake Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The FIFO pointer is reset and the RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero." range="" rwaccess="R"/>
<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the Rx FIFO. The user should clear this bit Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero" range="" rwaccess="RW"/>
<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the Rx FIFO" range="" rwaccess="R"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. The user should clear this bit when the packet has been unloaded from the Rx FIFO. An interrupt is generated when the bit is set" range="" rwaccess="RW"/>
</register>
	     <register id="RXCOUNT2" acronym="RXCOUNT2" page="2" offset="0x539" width="16" description="Number of bytes in host Rx endpoint FIFO. (Index register set to select Endpoints 1 - 4)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="Holds the number of received data bytes in the packet in the Rx FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_RXCSR or HOST_RXCSR is set" range="" rwaccess="R"/>
</register>
	     <register id="TXMAXP3" acronym="TXMAXP3" page="2" offset="0x541" width="16" description="Maximum packet size for peripheral/host Tx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="The maximum payload transmitted in a single transaction The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_TXCSR3" acronym="PERI_TXCSR3" page="2" offset="0x542" width="16" description="Control Status register for peripheral Tx endpoint. (Index register set to select Endpoints 1   4)">
<bitfield id="AUTOSET" width="1" begin="15" end="15" resetval="0" description="When this bit is set, TXPKTRDY will be automatically set when data of the maximum packet size (value in TXMAXP is loaded into the Tx FIFO. If a packet of less than the maximum packet size is loaded, then TXPKTRDY will have to be set manually. TXPKTRDY will also be automatically set when the first of two packets in the Tx FIFO has been sent and the second packet is the maximum packet size" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Tx endpoint for Isochronous transfers, and clear it to enable the Tx endpoint for Bulk or Interrupt transfers " range="" rwaccess="RW"/>
<bitfield id="MODE" width="1" begin="13" end="13" resetval="1" description="Set this bit to enable the endpoint direction as Tx, and clear the bit to enable it as Rx Note: This bit only has any effect where the same endpoint FIFO is used for both Tx and Rx transactions" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="12" end="12" resetval="0" description="Set this bit to enable the DMA request for the Tx endpoint" range="" rwaccess="RW"/>
<bitfield id="FRCDATATOG" width="1" begin="11" end="11" resetval="0" description="Set this bit to force the endpoint data toggle to switch and the data packet to be cleared from the FIFO, regardless of whether an ACK was received. This can be used by Interrupt Tx endpoints that are used to communicate rate feedback for Isochronous endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="10" end="10" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_7" width="3" begin="9" end="7" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="6" end="6" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="5" end="5" resetval="0" description="This bit is set automatically when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to issue a STALL handshake to an IN token. Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="3" end="3" resetval="0" description="Write a 1 to this bit to flush the next packet to be transmitted from the endpoint Tx FIFO. The FIFO pointer is reset and the TXPKTRDY bit (below) is cleared. Note: FlushFIFO has no effect unless TXPKTRDY is set. Also note that, if the FIFO is double-buffered, FlushFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="UNDERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set automatically if an IN token is received when TXPKTRDY is not set. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="FIFONOTEMPTY" width="1" begin="1" end="1" resetval="0" description="This bit is set when there is at least 1 packet in the Tx FIFO. The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="TXPKTRDY" width="1" begin="0" end="0" resetval="0" description="Set this bit after loading a data packet into the FIFO. It is cleared automatically when a data packet has been transmitted. An interrupt is generated (if enabled) when the bit is cleared" range="" rwaccess="RW"/>
</register>
	     <register id="RXMAXP3" acronym="RXMAXP3" page="2" offset="0x545" width="16" description="Maximum packet size for peripheral/host Rx endpoint">
<bitfield id="_RESV_1" width="5" begin="15" end="11" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="MAXPAYLOAD" width="11" begin="10" end="0" resetval="0" description="Defines the maximum amount of data that can be transferred through the selected Rx endpoint in a single frame / microframe (High-speed transfers) The value set can be up to 1024 bytes but is subject to the constraints placed by the USB Specification on packet sizes for Bulk, Interrupt and Isochronous transfers in Full-speed and High-speed operations The value written to this register should match the wMaxPacketSize field of the Standard Endpoint Descriptor for the associated endpoint. A mismatch could cause unexpected results" range="" rwaccess="RW"/>
</register>
	     <register id="PERI_RXCSR3" acronym="PERI_RXCSR3" page="2" offset="0x546" width="16" description="Control Status register for peripheral Rx endpoint.">
<bitfield id="AUTOCLEAR" width="1" begin="15" end="15" resetval="0" description="When this bit is set, the RXPKTRDY bit will be automatically cleared when a packet of RXMAXP bytes has been unloaded from the Rx FIFO. When packets of less than the maximum packet size are unloaded, RXPKTRDY will have to be cleared manually" range="" rwaccess="RW"/>
<bitfield id="ISO" width="1" begin="14" end="14" resetval="0" description="Set this bit to enable the Rx endpoint for Isochronous transfers, and clear it to enable the Rx endpoint for Bulk/Interrupt transfers" range="" rwaccess="RW"/>
<bitfield id="DMAEN" width="1" begin="13" end="13" resetval="0" description="Set this bit to enable the DMA request for the Rx endpoints" range="" rwaccess="RW"/>
<bitfield id="DISNYET" width="1" begin="12" end="12" resetval="0" description="Set this bit to disable the sending of NYET handshakes. When set, all successfully received Rx packets are ACK'd including at the point at which the FIFO becomes full Note: This bit only has any effect in High-speed mode, in which mode it should be set for all Interrupt endpoints" range="" rwaccess="RW"/>
<bitfield id="DMAMODE" width="1" begin="11" end="11" resetval="0" description="This bit should always be 0" range="" rwaccess="RW"/>
<bitfield id="_RESV_6" width="3" begin="10" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="CLRDATATOG" width="1" begin="7" end="7" resetval="0" description="Write a 1 to this bit to reset the endpoint data toggle to 0" range="" rwaccess="W"/>
<bitfield id="SENTSTALL" width="1" begin="6" end="6" resetval="0" description="This bit is set when a STALL handshake is transmitted. The FIFO is flushed and the TXPKTRDY bit is cleared (see below). The user should clear this bit" range="" rwaccess="RW"/>
<bitfield id="SENDSTALL" width="1" begin="5" end="5" resetval="0" description="Write a 1 to this bit to issue a STALL handshake Clear this bit to terminate the stall condition Note: This bit has no effect where the endpoint is being used for Isochronous transfers" range="" rwaccess="RW"/>
<bitfield id="FLUSHFIFO" width="1" begin="4" end="4" resetval="0" description="Write a 1 to this bit to flush the next packet to be read from the endpoint Rx FIFO. The FIFO pointer is reset and the RXPKTRDY bit (below) is cleared Note: FLUSHFIFO has no effect unless RXPKTRDY is set. Also note that, if the FIFO is double-buffered, FLUSHFIFO may need to be set twice to completely clear the FIFO" range="" rwaccess="W"/>
<bitfield id="DATAERROR" width="1" begin="3" end="3" resetval="0" description="This bit is set when RXPKTRDY is set if the data packet has a CRC or bit-stuff error. It is cleared when RXPKTRDY is cleared Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero." range="" rwaccess="R"/>
<bitfield id="OVERRUN" width="1" begin="2" end="2" resetval="0" description="This bit is set if an OUT packet cannot be loaded into the Rx FIFO. The user should clear this bit Note: This bit is only valid when the endpoint is operating in ISO mode. In Bulk mode, it always returns zero" range="" rwaccess="RW"/>
<bitfield id="FIFOFULL" width="1" begin="1" end="1" resetval="0" description="This bit is set when no more packets can be loaded into the Rx FIFO" range="" rwaccess="R"/>
<bitfield id="RXPKTRDY" width="1" begin="0" end="0" resetval="0" description="This bit is set when a data packet has been received. The user should clear this bit when the packet has been unloaded from the Rx FIFO. An interrupt is generated when the bit is set" range="" rwaccess="RW"/>
</register>
	     <register id="RXCOUNT3" acronym="RXCOUNT3" page="2" offset="0x549" width="16" description="Number of bytes in host Rx endpoint FIFO. (Index register set to select Endpoints 1 - 4)">
<bitfield id="_RESV_1" width="3" begin="15" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="EPRXCOUNT" width="13" begin="12" end="0" resetval="0" description="Holds the number of received data bytes in the packet in the Rx FIFO The value returned changes as the contents of the FIFO change and is only valid while RXPKTRDY of PERI_RXCSR or HOST_RXCSR is set" range="" rwaccess="R"/>
</register>
     <register id="DMAREVID1" acronym="DMAREVID1" page="2" offset="0x1000" width="16" description="The CDMA revision identification register (DMAREVID) contains the revision for the module.">
<bitfield id="REV" width="16" begin="15" end="0" resetval="6400" description="Revision ID of the CPPI DMA (CDMA) module. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="DMAREVID2" acronym="DMAREVID2" page="2" offset="0x1001" width="16" description="The CDMA revision identification register (DMAREVID) contains the revision for the module.">
<bitfield id="REV" width="16" begin="15" end="0" resetval="83" description="Revision ID of the CPPI DMA (CDMA) module. Most-significant bits." range="" rwaccess="R"/>
</register>
     <register id="TDFDQ" acronym="TDFDQ" page="2" offset="0x1004" width="16" description="The CDMA teardown free descriptor queue control register (TDFDQ) is used to inform the DMA of the location in memory or descriptor array which is to be used for signaling of a teardown complete for each transmit and receive channel.">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TD_DESC_QMGR" width="2" begin="13" end="12" resetval="0" description="Controls which of the four queue managers the DMA accesses to allocate a channel teardown descriptor from the teardown descriptor queue." range="" rwaccess="RW"/>
<bitfield id="TD_DESC_QNUM" width="12" begin="11" end="0" resetval="0" description="Controls which of the 2K queues in the indicated queue manager should be read to allocate the channel teardown descriptors." range="" rwaccess="RW"/>
</register>
     <register id="DMAEMU" acronym="DMAEMU" page="2" offset="0x1008" width="16" description="The CDMA emulation controls the behavior of the DMA when the emususp input is asserted.">
<bitfield id="_RESV_1" width="14" begin="15" end="2" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW"/>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW"/>
</register>
	     <register id="TXGCR10" acronym="TXGCR10" page="2" offset="0x1800" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX_DEFAULT_QMGR" width="2" begin="13" end="12" resetval="0" description="This field controls the default queue number within the selected queue manager number that will be used to queue teardown descriptors back to the host." range="" rwaccess="W"/>
<bitfield id="TX_DEFAULT_QNUM" width="12" begin="11" end="0" resetval="0" description="This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host." range="" rwaccess="W"/>
</register>
	     <register id="TXGCR20" acronym="TXGCR20" page="2" offset="0x1801" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="TX_ENABLE" width="1" begin="15" end="15" resetval="0" description="Channel control. The TX_ENABLE field is cleared after a channel teardown is complete." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disabled channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="TX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="Setting this bit requests the channel to be torn down. The TX_TEARDOWN field remains set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="14" begin="13" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
	     <register id="RXGCR10" acronym="RXGCR10" page="2" offset="0x1808" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_DEFAULT_DESC_TYPE" width="2" begin="15" end="14" resetval="0" description="Indicates the default descriptor type to use. The actual descriptor type that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N">
<bitenum id="RSV1" value="0" token="RSV1" description="Reserved"/>
<bitenum id="HOST" value="1" token="HOST" description="Host"/>
<bitenum id="RSV2" value="2" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="3" token="RSV3" description="Reserved"/>
</bitfield>
<bitfield id="RX_DEFAULT_RQ_QMGR" width="2" begin="13" end="12" resetval="0" description="Indicates the default receive queue manager that this channel should use. The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N"/>
<bitfield id="RX_DEFAULTT_RQ_QNUM" width="12" begin="11" end="0" resetval="0" description="Indicates the default receive queue that this channel should use. The actual receive queue that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="RW"/>
</register>
	     <register id="RXGCR20" acronym="RXGCR20" page="2" offset="0x1809" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_ENABLE" width="1" begin="15" end="15" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="RX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="This field indicates whether or not an Rx teardown operation is complete. This field should be cleared when a channel is initialized. This field will be set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="5" begin="13" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_ERROR_HANDLING" width="1" begin="8" end="8" resetval="0" description="Controls the error handling mode for the channel and is only used when channel errors (i.e. descriptor or buffer starvation occur):" range="" rwaccess="RW">
<bitenum id="DROPPCKT" value="0" token="DROPPCKT" description="Starvation errors result in dropping packet and reclaiming any used descriptor or buffer resources back to the original queues/pools they were allocated to."/>
<bitenum id="RETRYPCKT" value="1" token="RETRYPCKT" description="Starvation errors result in subsequent retry of the descriptor allocation operation. In this mode, the DMA will return to the IDLE state without saving its internal operational state back to the internal state RAM and without issuing an advance operation on the FIFO interface. This results in the DMA re-initiating the FIFO block transfer at a later time with the intention that additional free buffers and/or descriptors will have been added."/>
</bitfield>
<bitfield id="RX_SOP_OFFSET" width="8" begin="7" end="0" resetval="0" description="Number of bytes that are to be skipped in the SOP buffer before beginning to write the payload." range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1A0" acronym="RXHPCR1A0" page="2" offset="0x180C" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2A0" acronym="RXHPCR2A0" page="2" offset="0x180D" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1B0" acronym="RXHPCR1B0" page="2" offset="0x1810" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2B0" acronym="RXHPCR2B0" page="2" offset="0x1811" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="TXGCR11" acronym="TXGCR11" page="2" offset="0x1820" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX_DEFAULT_QMGR" width="2" begin="13" end="12" resetval="0" description="This field controls the default queue number within the selected queue manager number that will be used to queue teardown descriptors back to the host." range="" rwaccess="W"/>
<bitfield id="TX_DEFAULT_QNUM" width="12" begin="11" end="0" resetval="0" description="This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host." range="" rwaccess="W"/>
</register>
	     <register id="TXGCR21" acronym="TXGCR21" page="2" offset="0x1821" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="TX_ENABLE" width="1" begin="15" end="15" resetval="0" description="Channel control. The TX_ENABLE field is cleared after a channel teardown is complete." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disabled channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="TX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="Setting this bit requests the channel to be torn down. The TX_TEARDOWN field remains set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="14" begin="13" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
	     <register id="RXGCR11" acronym="RXGCR11" page="2" offset="0x1828" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_DEFAULT_DESC_TYPE" width="2" begin="15" end="14" resetval="0" description="Indicates the default descriptor type to use. The actual descriptor type that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N">
<bitenum id="RSV1" value="0" token="RSV1" description="Reserved"/>
<bitenum id="HOST" value="1" token="HOST" description="Host"/>
<bitenum id="RSV2" value="2" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="3" token="RSV3" description="Reserved"/>
</bitfield>
<bitfield id="RX_DEFAULT_RQ_QMGR" width="2" begin="13" end="12" resetval="0" description="Indicates the default receive queue manager that this channel should use. The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N"/>
<bitfield id="RX_DEFAULTT_RQ_QNUM" width="12" begin="11" end="0" resetval="0" description="Indicates the default receive queue that this channel should use. The actual receive queue that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="RW"/>
</register>
	     <register id="RXGCR21" acronym="RXGCR21" page="2" offset="0x1829" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_ENABLE" width="1" begin="15" end="15" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="RX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="This field indicates whether or not an Rx teardown operation is complete. This field should be cleared when a channel is initialized. This field will be set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="5" begin="13" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_ERROR_HANDLING" width="1" begin="8" end="8" resetval="0" description="Controls the error handling mode for the channel and is only used when channel errors (i.e. descriptor or buffer starvation occur):" range="" rwaccess="RW">
<bitenum id="DROPPCKT" value="0" token="DROPPCKT" description="Starvation errors result in dropping packet and reclaiming any used descriptor or buffer resources back to the original queues/pools they were allocated to."/>
<bitenum id="RETRYPCKT" value="1" token="RETRYPCKT" description="Starvation errors result in subsequent retry of the descriptor allocation operation. In this mode, the DMA will return to the IDLE state without saving its internal operational state back to the internal state RAM and without issuing an advance operation on the FIFO interface. This results in the DMA re-initiating the FIFO block transfer at a later time with the intention that additional free buffers and/or descriptors will have been added."/>
</bitfield>
<bitfield id="RX_SOP_OFFSET" width="8" begin="7" end="0" resetval="0" description="Number of bytes that are to be skipped in the SOP buffer before beginning to write the payload." range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1A1" acronym="RXHPCR1A1" page="2" offset="0x182C" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2A1" acronym="RXHPCR2A1" page="2" offset="0x182D" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1B1" acronym="RXHPCR1B1" page="2" offset="0x1830" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2B1" acronym="RXHPCR2B1" page="2" offset="0x1831" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="TXGCR12" acronym="TXGCR12" page="2" offset="0x1840" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX_DEFAULT_QMGR" width="2" begin="13" end="12" resetval="0" description="This field controls the default queue number within the selected queue manager number that will be used to queue teardown descriptors back to the host." range="" rwaccess="W"/>
<bitfield id="TX_DEFAULT_QNUM" width="12" begin="11" end="0" resetval="0" description="This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host." range="" rwaccess="W"/>
</register>
	     <register id="TXGCR22" acronym="TXGCR22" page="2" offset="0x1841" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="TX_ENABLE" width="1" begin="15" end="15" resetval="0" description="Channel control. The TX_ENABLE field is cleared after a channel teardown is complete." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disabled channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="TX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="Setting this bit requests the channel to be torn down. The TX_TEARDOWN field remains set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="14" begin="13" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
	     <register id="RXGCR12" acronym="RXGCR12" page="2" offset="0x1848" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_DEFAULT_DESC_TYPE" width="2" begin="15" end="14" resetval="0" description="Indicates the default descriptor type to use. The actual descriptor type that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N">
<bitenum id="RSV1" value="0" token="RSV1" description="Reserved"/>
<bitenum id="HOST" value="1" token="HOST" description="Host"/>
<bitenum id="RSV2" value="2" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="3" token="RSV3" description="Reserved"/>
</bitfield>
<bitfield id="RX_DEFAULT_RQ_QMGR" width="2" begin="13" end="12" resetval="0" description="Indicates the default receive queue manager that this channel should use. The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N"/>
<bitfield id="RX_DEFAULTT_RQ_QNUM" width="12" begin="11" end="0" resetval="0" description="Indicates the default receive queue that this channel should use. The actual receive queue that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="RW"/>
</register>
	     <register id="RXGCR22" acronym="RXGCR22" page="2" offset="0x1849" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_ENABLE" width="1" begin="15" end="15" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="RX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="This field indicates whether or not an Rx teardown operation is complete. This field should be cleared when a channel is initialized. This field will be set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="5" begin="13" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_ERROR_HANDLING" width="1" begin="8" end="8" resetval="0" description="Controls the error handling mode for the channel and is only used when channel errors (i.e. descriptor or buffer starvation occur):" range="" rwaccess="RW">
<bitenum id="DROPPCKT" value="0" token="DROPPCKT" description="Starvation errors result in dropping packet and reclaiming any used descriptor or buffer resources back to the original queues/pools they were allocated to."/>
<bitenum id="RETRYPCKT" value="1" token="RETRYPCKT" description="Starvation errors result in subsequent retry of the descriptor allocation operation. In this mode, the DMA will return to the IDLE state without saving its internal operational state back to the internal state RAM and without issuing an advance operation on the FIFO interface. This results in the DMA re-initiating the FIFO block transfer at a later time with the intention that additional free buffers and/or descriptors will have been added."/>
</bitfield>
<bitfield id="RX_SOP_OFFSET" width="8" begin="7" end="0" resetval="0" description="Number of bytes that are to be skipped in the SOP buffer before beginning to write the payload." range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1A2" acronym="RXHPCR1A2" page="2" offset="0x184C" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2A2" acronym="RXHPCR2A2" page="2" offset="0x184D" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1B2" acronym="RXHPCR1B2" page="2" offset="0x1850" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2B2" acronym="RXHPCR2B2" page="2" offset="0x1851" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="TXGCR13" acronym="TXGCR13" page="2" offset="0x1860" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="TX_DEFAULT_QMGR" width="2" begin="13" end="12" resetval="0" description="This field controls the default queue number within the selected queue manager number that will be used to queue teardown descriptors back to the host." range="" rwaccess="W"/>
<bitfield id="TX_DEFAULT_QNUM" width="12" begin="11" end="0" resetval="0" description="This field controls the default queue number within the selected queue manager onto which teardown descriptors will be queued back to the host." range="" rwaccess="W"/>
</register>
	     <register id="TXGCR23" acronym="TXGCR23" page="2" offset="0x1861" width="16" description="The Tx Channel Configuration Registers are used to initialize the behavior of each of the Tx DMA channels">
<bitfield id="TX_ENABLE" width="1" begin="15" end="15" resetval="0" description="Channel control. The TX_ENABLE field is cleared after a channel teardown is complete." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disabled channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="TX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="Setting this bit requests the channel to be torn down. The TX_TEARDOWN field remains set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="14" begin="13" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
	     <register id="RXGCR13" acronym="RXGCR13" page="2" offset="0x1868" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_DEFAULT_DESC_TYPE" width="2" begin="15" end="14" resetval="0" description="Indicates the default descriptor type to use. The actual descriptor type that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N">
<bitenum id="RSV1" value="0" token="RSV1" description="Reserved"/>
<bitenum id="HOST" value="1" token="HOST" description="Host"/>
<bitenum id="RSV2" value="2" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="3" token="RSV3" description="Reserved"/>
</bitfield>
<bitfield id="RX_DEFAULT_RQ_QMGR" width="2" begin="13" end="12" resetval="0" description="Indicates the default receive queue manager that this channel should use. The actual receive queue manager index can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="N"/>
<bitfield id="RX_DEFAULTT_RQ_QNUM" width="12" begin="11" end="0" resetval="0" description="Indicates the default receive queue that this channel should use. The actual receive queue that is used for reception can be overridden by information provided in the CPPI FIFO data block." range="" rwaccess="RW"/>
</register>
	     <register id="RXGCR23" acronym="RXGCR23" page="2" offset="0x1869" width="16" description="The Rx Channel Configuration Registers are used to initialize the behavior of each of the Rx DMA channels">
<bitfield id="RX_ENABLE" width="1" begin="15" end="15" resetval="0" description="This field enables or disables the channel." range="" rwaccess="RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disables channel"/>
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enables channel"/>
</bitfield>
<bitfield id="RX_TEARDOWN" width="1" begin="14" end="14" resetval="0" description="This field indicates whether or not an Rx teardown operation is complete. This field should be cleared when a channel is initialized. This field will be set after a channel teardown is complete." range="" rwaccess="RW"/>
<bitfield id="_RESV_3" width="5" begin="13" end="9" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_ERROR_HANDLING" width="1" begin="8" end="8" resetval="0" description="Controls the error handling mode for the channel and is only used when channel errors (i.e. descriptor or buffer starvation occur):" range="" rwaccess="RW">
<bitenum id="DROPPCKT" value="0" token="DROPPCKT" description="Starvation errors result in dropping packet and reclaiming any used descriptor or buffer resources back to the original queues/pools they were allocated to."/>
<bitenum id="RETRYPCKT" value="1" token="RETRYPCKT" description="Starvation errors result in subsequent retry of the descriptor allocation operation. In this mode, the DMA will return to the IDLE state without saving its internal operational state back to the internal state RAM and without issuing an advance operation on the FIFO interface. This results in the DMA re-initiating the FIFO block transfer at a later time with the intention that additional free buffers and/or descriptors will have been added."/>
</bitfield>
<bitfield id="RX_SOP_OFFSET" width="8" begin="7" end="0" resetval="0" description="Number of bytes that are to be skipped in the SOP buffer before beginning to write the payload." range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1A3" acronym="RXHPCR1A3" page="2" offset="0x186C" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ0_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 1st Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2A3" acronym="RXHPCR2A3" page="2" offset="0x186D" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ1_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 2nd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR1B3" acronym="RXHPCR1B3" page="2" offset="0x1870" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ2_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 3rd Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
	     <register id="RXHPCR2B3" acronym="RXHPCR2B3" page="2" offset="0x1871" width="16" description="The Rx Channel Host Packet Configuration Registers are used to initialize the behavior of each of the Rx DMA channels for reception of host type packets">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QMGR" width="2" begin="13" end="12" resetval="0" description="This field specifies which Buffer Manager should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="N"/>
<bitfield id="RX_HOST_FDQ3_QNUM" width="12" begin="11" end="0" resetval="0" description="This field specifies which Free Descriptor / Buffer Pool should be used for the 4th Rx buffer in a host type packet" range="" rwaccess="RW"/>
</register>
     <register id="DMA_SCHED_CTRL1" acronym="DMA_SCHED_CTRL1" page="2" offset="0x2000" width="16" description="CDMA Scheduler Control Register 1">
<bitfield id="_RESV_1" width="8" begin="15" end="8" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="LAST_ENTRY" width="8" begin="7" end="0" resetval="0" description="Last valid entry in the scheduler table. 0 = 1 entry 1 = 2 entries  &amp; 254 = 255 entries 255 = 256 entries" range="" rwaccess="RW"/>
</register>
     <register id="DMA_SCHED_CTRL2" acronym="DMA_SCHED_CTRL2" page="2" offset="0x2001" width="16" description="CDMA Scheduler Control Register 2">
<bitfield id="ENABLE" width="1" begin="15" end="15" resetval="0" description="This is the enable bit for the scheduler." range="" rwaccess="RW">
<bitenum id="ENABLED" value="0" token="ENABLED" description="Scheduler is disabled and will no longer fetch entries from the scheduler table or pass credits to the DMA controller"/>
<bitenum id="DISABLED" value="1" token="DISABLED" description="Scheduler is enabled. This bit should only be set after the table has been initialized."/>
</bitfield>
<bitfield id="_RESV_2" width="15" begin="14" end="0" resetval="0" description="Reserved" range="" rwaccess="N"/>
</register>
	     <register id="ENTRYLSW0" acronym="ENTRYLSW0" page="2" offset="0x2800" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW0" acronym="ENTRYMSW0" page="2" offset="0x2801" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW1" acronym="ENTRYLSW1" page="2" offset="0x2804" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW1" acronym="ENTRYMSW1" page="2" offset="0x2805" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW2" acronym="ENTRYLSW2" page="2" offset="0x2808" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW2" acronym="ENTRYMSW2" page="2" offset="0x2809" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW3" acronym="ENTRYLSW3" page="2" offset="0x280C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW3" acronym="ENTRYMSW3" page="2" offset="0x280D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW4" acronym="ENTRYLSW4" page="2" offset="0x2810" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW4" acronym="ENTRYMSW4" page="2" offset="0x2811" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW5" acronym="ENTRYLSW5" page="2" offset="0x2814" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW5" acronym="ENTRYMSW5" page="2" offset="0x2815" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW6" acronym="ENTRYLSW6" page="2" offset="0x2818" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW6" acronym="ENTRYMSW6" page="2" offset="0x2819" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW7" acronym="ENTRYLSW7" page="2" offset="0x281C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW7" acronym="ENTRYMSW7" page="2" offset="0x281D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW8" acronym="ENTRYLSW8" page="2" offset="0x2820" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW8" acronym="ENTRYMSW8" page="2" offset="0x2821" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW9" acronym="ENTRYLSW9" page="2" offset="0x2824" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW9" acronym="ENTRYMSW9" page="2" offset="0x2825" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW10" acronym="ENTRYLSW10" page="2" offset="0x2828" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW10" acronym="ENTRYMSW10" page="2" offset="0x2829" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW11" acronym="ENTRYLSW11" page="2" offset="0x282C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW11" acronym="ENTRYMSW11" page="2" offset="0x282D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW12" acronym="ENTRYLSW12" page="2" offset="0x2830" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW12" acronym="ENTRYMSW12" page="2" offset="0x2831" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW13" acronym="ENTRYLSW13" page="2" offset="0x2834" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW13" acronym="ENTRYMSW13" page="2" offset="0x2835" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW14" acronym="ENTRYLSW14" page="2" offset="0x2838" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW14" acronym="ENTRYMSW14" page="2" offset="0x2839" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW15" acronym="ENTRYLSW15" page="2" offset="0x283C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW15" acronym="ENTRYMSW15" page="2" offset="0x283D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW16" acronym="ENTRYLSW16" page="2" offset="0x2840" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW16" acronym="ENTRYMSW16" page="2" offset="0x2841" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW17" acronym="ENTRYLSW17" page="2" offset="0x2844" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW17" acronym="ENTRYMSW17" page="2" offset="0x2845" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW18" acronym="ENTRYLSW18" page="2" offset="0x2848" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW18" acronym="ENTRYMSW18" page="2" offset="0x2849" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW19" acronym="ENTRYLSW19" page="2" offset="0x284C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW19" acronym="ENTRYMSW19" page="2" offset="0x284D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW20" acronym="ENTRYLSW20" page="2" offset="0x2850" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW20" acronym="ENTRYMSW20" page="2" offset="0x2851" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW21" acronym="ENTRYLSW21" page="2" offset="0x2854" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW21" acronym="ENTRYMSW21" page="2" offset="0x2855" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW22" acronym="ENTRYLSW22" page="2" offset="0x2858" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW22" acronym="ENTRYMSW22" page="2" offset="0x2859" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW23" acronym="ENTRYLSW23" page="2" offset="0x285C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW23" acronym="ENTRYMSW23" page="2" offset="0x285D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW24" acronym="ENTRYLSW24" page="2" offset="0x2860" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW24" acronym="ENTRYMSW24" page="2" offset="0x2861" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW25" acronym="ENTRYLSW25" page="2" offset="0x2864" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW25" acronym="ENTRYMSW25" page="2" offset="0x2865" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW26" acronym="ENTRYLSW26" page="2" offset="0x2868" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW26" acronym="ENTRYMSW26" page="2" offset="0x2869" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW27" acronym="ENTRYLSW27" page="2" offset="0x286C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW27" acronym="ENTRYMSW27" page="2" offset="0x286D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW28" acronym="ENTRYLSW28" page="2" offset="0x2870" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW28" acronym="ENTRYMSW28" page="2" offset="0x2871" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW29" acronym="ENTRYLSW29" page="2" offset="0x2874" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW29" acronym="ENTRYMSW29" page="2" offset="0x2875" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW30" acronym="ENTRYLSW30" page="2" offset="0x2878" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW30" acronym="ENTRYMSW30" page="2" offset="0x2879" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW31" acronym="ENTRYLSW31" page="2" offset="0x287C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW31" acronym="ENTRYMSW31" page="2" offset="0x287C" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW32" acronym="ENTRYLSW32" page="2" offset="0x2880" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW32" acronym="ENTRYMSW32" page="2" offset="0x2881" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW33" acronym="ENTRYLSW33" page="2" offset="0x2884" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW33" acronym="ENTRYMSW33" page="2" offset="0x2885" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW34" acronym="ENTRYLSW34" page="2" offset="0x2888" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW34" acronym="ENTRYMSW34" page="2" offset="0x2889" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW35" acronym="ENTRYLSW35" page="2" offset="0x288C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW35" acronym="ENTRYMSW35" page="2" offset="0x288D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW36" acronym="ENTRYLSW36" page="2" offset="0x2890" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW36" acronym="ENTRYMSW36" page="2" offset="0x2891" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW37" acronym="ENTRYLSW37" page="2" offset="0x2894" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW37" acronym="ENTRYMSW37" page="2" offset="0x2895" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW38" acronym="ENTRYLSW38" page="2" offset="0x2898" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW38" acronym="ENTRYMSW38" page="2" offset="0x2899" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW39" acronym="ENTRYLSW39" page="2" offset="0x289C" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW39" acronym="ENTRYMSW39" page="2" offset="0x289D" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW40" acronym="ENTRYLSW40" page="2" offset="0x28A0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW40" acronym="ENTRYMSW40" page="2" offset="0x28A1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW41" acronym="ENTRYLSW41" page="2" offset="0x28A4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW41" acronym="ENTRYMSW41" page="2" offset="0x28A5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW42" acronym="ENTRYLSW42" page="2" offset="0x28A8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW42" acronym="ENTRYMSW42" page="2" offset="0x28A9" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW43" acronym="ENTRYLSW43" page="2" offset="0x28AC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW43" acronym="ENTRYMSW43" page="2" offset="0x28AD" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW44" acronym="ENTRYLSW44" page="2" offset="0x28B0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW44" acronym="ENTRYMSW44" page="2" offset="0x28B1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW45" acronym="ENTRYLSW45" page="2" offset="0x28B4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW45" acronym="ENTRYMSW45" page="2" offset="0x28B5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW46" acronym="ENTRYLSW46" page="2" offset="0x28B8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW46" acronym="ENTRYMSW46" page="2" offset="0x28B9" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW47" acronym="ENTRYLSW47" page="2" offset="0x28BC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW47" acronym="ENTRYMSW47" page="2" offset="0x28BD" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW48" acronym="ENTRYLSW48" page="2" offset="0x28C0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW48" acronym="ENTRYMSW48" page="2" offset="0x28C1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW49" acronym="ENTRYLSW49" page="2" offset="0x28C4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW49" acronym="ENTRYMSW49" page="2" offset="0x28C5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW50" acronym="ENTRYLSW50" page="2" offset="0x28C8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW50" acronym="ENTRYMSW50" page="2" offset="0x28C" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW51" acronym="ENTRYLSW51" page="2" offset="0x28CC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW51" acronym="ENTRYMSW51" page="2" offset="0x28CD" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW52" acronym="ENTRYLSW52" page="2" offset="0x28D0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW52" acronym="ENTRYMSW52" page="2" offset="0x28D1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW53" acronym="ENTRYLSW53" page="2" offset="0x28D4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW53" acronym="ENTRYMSW53" page="2" offset="0x28D5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW54" acronym="ENTRYLSW54" page="2" offset="0x28D8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW54" acronym="ENTRYMSW54" page="2" offset="0x28D9" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW55" acronym="ENTRYLSW55" page="2" offset="0x28DC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW55" acronym="ENTRYMSW55" page="2" offset="0x28DD" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW56" acronym="ENTRYLSW56" page="2" offset="0x28E0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW56" acronym="ENTRYMSW56" page="2" offset="0x28E1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW57" acronym="ENTRYLSW57" page="2" offset="0x28E4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW57" acronym="ENTRYMSW57" page="2" offset="0x28E5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW58" acronym="ENTRYLSW58" page="2" offset="0x28E8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW58" acronym="ENTRYMSW58" page="2" offset="0x28E9" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW59" acronym="ENTRYLSW59" page="2" offset="0x28EC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW59" acronym="ENTRYMSW59" page="2" offset="0x28ED" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW60" acronym="ENTRYLSW60" page="2" offset="0x28F0" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW60" acronym="ENTRYMSW60" page="2" offset="0x28F1" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW61" acronym="ENTRYLSW61" page="2" offset="0x28F4" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW61" acronym="ENTRYMSW61" page="2" offset="0x28F5" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW62" acronym="ENTRYLSW62" page="2" offset="0x28F8" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW62" acronym="ENTRYMSW62" page="2" offset="0x28F9" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYLSW63" acronym="ENTRYLSW63" page="2" offset="0x28FC" width="16" description="CDMA Scheduler Table Word Register LSW">
<bitfield id="ENTRY1_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY1_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY0_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY0_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
	     <register id="ENTRYMSW63" acronym="ENTRYMSW63" page="2" offset="0x28FD" width="16" description="CDMA Scheduler Table Word Register MSW">
<bitfield id="ENTRY3_RXTX" width="1" begin="15" end="15" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_2" width="2" begin="14" end="13" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY3_CHANNEL" width="5" begin="12" end="8" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
<bitfield id="ENTRY2_RXTX" width="1" begin="7" end="7" resetval="0" description="This entry is for a transmit or a receive channel." range="" rwaccess="W">
<bitenum id="XMTCH" value="0" token="XMTCH" description="Transmit channel"/>
<bitenum id="RCVCH" value="1" token="RCVCH" description="Receive channel"/>
</bitfield>
<bitfield id="_RESV_5" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="ENTRY2_CHANNEL" width="5" begin="4" end="0" resetval="0" description="Indicates the channel number that is to be given an opportunity to transfer data. If this is a transmit entry, the DMA will be presented with a scheduling credit for that exact transmit channel. If this is a receive entry, the DMA will be presented with a scheduling credit for the receive FIFO that is associated with this channel. For receive FIFOs which carry traffic for more than one receive DMA channel, the exact channel number that is given in the receive credit will actually be the channel number which is currently on the head element of that Rx FIFO, which is not necessarily the channel number given in the scheduler table entry." range="" rwaccess="W"/>
</register>
     <register id="QMGRREVID1" acronym="QMGRREVID1" page="2" offset="0x4000" width="16" description="Queue Manager Revision Identification Register 1">
<bitfield id="REV" width="16" begin="15" end="0" resetval="4608" description="Revision ID of the queue manager. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="QMGRREVID2" acronym="QMGRREVID2" page="2" offset="0x4001" width="16" description="Queue Manager Revision Identification Register 2">
<bitfield id="REV" width="16" begin="15" end="0" resetval="82" description="Revision ID of the queue manager. Most-significant bits." range="" rwaccess="R"/>
</register>
     <register id="DIVERSION1" acronym="DIVERSION1" page="2" offset="0x4008" width="16" description="Queue Manager Queue Diversion Register 1">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="SOURCE_QNUM" width="14" begin="13" end="0" resetval="0" description="Source Queue Number" range="" rwaccess="W"/>
</register>
     <register id="DIVERSION2" acronym="DIVERSION2" page="2" offset="0x4009" width="16" description="Queue Manager Queue Diversion Register 2">
<bitfield id="HEAD_TAIL" width="1" begin="15" end="15" resetval="0" description="Indicates whether queue contents should be merged on to the head or tail of the destination queue." range="" rwaccess="W">
<bitenum id="HEAD" value="0" token="HEAD" description="Head"/>
<bitenum id="TAIL" value="1" token="TAIL" description="Tail"/>
</bitfield>
<bitfield id="_RESV_2" width="9" begin="14" end="6" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DEST_QNUM" width="6" begin="5" end="0" resetval="0" description="Destination Queue Number" range="" rwaccess="W"/>
</register>
     <register id="FDBSC0" acronym="FDBSC0" page="2" offset="0x4020" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 0">
<bitfield id="FDBQ1_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 1 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ0_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 0 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC1" acronym="FDBSC1" page="2" offset="0x4021" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 1">
<bitfield id="FDBQ3_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 3 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ2_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 2 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC2" acronym="FDBSC2" page="2" offset="0x4024" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 2">
<bitfield id="FDBQ5_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 5 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ4_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 4 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC3" acronym="FDBSC3" page="2" offset="0x4025" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 3">
<bitfield id="FDBQ7_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 7 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ6_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 6 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC4" acronym="FDBSC4" page="2" offset="0x4028" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 4">
<bitfield id="FDBQ9_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 9 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ8_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 8 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC5" acronym="FDBSC5" page="2" offset="0x4029" width="16" description="Queue Manager Free Descriptor Buffer Starvation Count Register 5">
<bitfield id="FDBQ11_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 11 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ10_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 10 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC6" acronym="FDBSC6" page="2" offset="0x402C" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 6">
<bitfield id="FDBQ13_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 13 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ12_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 12 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="FDBSC7" acronym="FDBSC7" page="2" offset="0x402D" width="16" description="Queue Manager Free Descriptor/Buffer Starvation Count Register 7">
<bitfield id="FDBQ15_STARVE_CNT" width="8" begin="15" end="8" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 15 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
<bitfield id="FDBQ14_STARVE_CNT" width="8" begin="7" end="0" resetval="0" description="This field increments each time the Free Descriptor Buffer Queue 14 is read while it is empty. This field is cleared when read." range="" rwaccess="R"/>
</register>
     <register id="LRAM0BASE1" acronym="LRAM0BASE1" page="2" offset="0x4080" width="16" description="Queue Manager Linking RAM Region 0 Base Address Register 1">
<bitfield id="REGION0_BASE" width="16" begin="15" end="0" resetval="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="LRAM0BASE2" acronym="LRAM0BASE2" page="2" offset="0x4081" width="16" description="Queue Manager Linking RAM Region 0 Base Address Register 2">
<bitfield id="REGION0_BASE" width="16" begin="15" end="0" resetval="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory. Most-significant bits." range="" rwaccess="R"/>
</register>
     <register id="LRAM0SIZE" acronym="LRAM0SIZE" page="2" offset="0x4084" width="16" description="Queue Manager Linking RAM Region 0 Size Register">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REGION0_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates the number of entries that are contained in the linking RAM region 0. A descriptor with index less than region0_size value has its linking location in region 0. A descriptor with index greater than region0_size has its linking location in region 1. The queue manager will add the index (left shifted by 2 bits) to the appropriate regionX_base_addr to get the absolute 32-bit address to the linking location for a descriptor." range="" rwaccess="RW"/>
</register>
     <register id="LRAM1BASE1" acronym="LRAM1BASE1" page="2" offset="0x4088" width="16" description="Queue Manager Linking RAM Region 1 Base Address Register 1">
<bitfield id="REGION1_BASE" width="16" begin="15" end="0" resetval="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory. Least-significant bits." range="" rwaccess="R"/>
</register>
     <register id="LRAM1BASE2" acronym="LRAM1BASE2" page="2" offset="0x4089" width="16" description="Queue Manager Linking RAM Region 1 Base Address Register 2">
<bitfield id="REGION1_BASE" width="16" begin="15" end="0" resetval="0" description="This field stores the base address for the first region of the linking RAM. This may be anywhere in 32-bit address space but would be typically located in on-chip memory. Most-significant bits." range="" rwaccess="R"/>
</register>
     <register id="PEND0" acronym="PEND0" page="2" offset="0x4090" width="16" description="Queue Manager Queue Pending Register 0">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 15-0." range="" rwaccess="R"/>
</register>
     <register id="PEND1" acronym="PEND1" page="2" offset="0x4091" width="16" description="Queue Manager Queue Pending Register 1">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 31-16." range="" rwaccess="R"/>
</register>
     <register id="PEND2" acronym="PEND2" page="2" offset="0x4094" width="16" description="Queue Manager Queue Pending Register 2">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 47-32." range="" rwaccess="R"/>
</register>
     <register id="PEND3" acronym="PEND3" page="2" offset="0x4095" width="16" description="Queue Manager Queue Pending Register 3">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 63:48." range="" rwaccess="R"/>
</register>
     <register id="PEND4" acronym="PEND4" page="2" offset="0x4098" width="16" description="Queue Manager Queue Pending Register 4">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 79-64." range="" rwaccess="R"/>
</register>
     <register id="PEND5" acronym="PEND5" page="2" offset="0x4099" width="16" description="Queue Manager Queue Pending Register 5">
<bitfield id="QPEND" width="16" begin="15" end="0" resetval="0" description="This field indicates the queue pending status for queues 95-80." range="" rwaccess="R"/>
</register>
	     <register id="QMEMRBASE10" acronym="QMEMRBASE10" page="2" offset="0x5000" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE20" acronym="QMEMRBASE20" page="2" offset="0x5001" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL10" acronym="QMEMRCTRL10" page="2" offset="0x5004" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL20" acronym="QMEMRCTRL20" page="2" offset="0x5005" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE11" acronym="QMEMRBASE11" page="2" offset="0x5010" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE21" acronym="QMEMRBASE21" page="2" offset="0x5011" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL11" acronym="QMEMRCTRL11" page="2" offset="0x5014" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL21" acronym="QMEMRCTRL21" page="2" offset="0x5015" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE12" acronym="QMEMRBASE12" page="2" offset="0x5020" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE22" acronym="QMEMRBASE22" page="2" offset="0x5021" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL12" acronym="QMEMRCTRL12" page="2" offset="0x5024" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL22" acronym="QMEMRCTRL22" page="2" offset="0x5025" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE13" acronym="QMEMRBASE13" page="2" offset="0x5030" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE23" acronym="QMEMRBASE23" page="2" offset="0x5031" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL13" acronym="QMEMRCTRL13" page="2" offset="0x5034" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL23" acronym="QMEMRCTRL23" page="2" offset="0x5035" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE14" acronym="QMEMRBASE14" page="2" offset="0x5040" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE24" acronym="QMEMRBASE24" page="2" offset="0x5041" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL14" acronym="QMEMRCTRL14" page="2" offset="0x5044" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL24" acronym="QMEMRCTRL24" page="2" offset="0x5045" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE15" acronym="QMEMRBASE15" page="2" offset="0x5050" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE25" acronym="QMEMRBASE25" page="2" offset="0x5051" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL15" acronym="QMEMRCTRL15" page="2" offset="0x5054" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL25" acronym="QMEMRCTRL25" page="2" offset="0x5055" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE16" acronym="QMEMRBASE16" page="2" offset="0x5060" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE26" acronym="QMEMRBASE26" page="2" offset="0x5061" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL16" acronym="QMEMRCTRL16" page="2" offset="0x5064" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL26" acronym="QMEMRCTRL26" page="2" offset="0x5065" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE17" acronym="QMEMRBASE17" page="2" offset="0x5070" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE27" acronym="QMEMRBASE27" page="2" offset="0x5071" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL17" acronym="QMEMRCTRL17" page="2" offset="0x5074" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL27" acronym="QMEMRCTRL27" page="2" offset="0x5075" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE18" acronym="QMEMRBASE18" page="2" offset="0x5080" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE28" acronym="QMEMRBASE28" page="2" offset="0x5081" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL18" acronym="QMEMRCTRL18" page="2" offset="0x5084" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL28" acronym="QMEMRCTRL28" page="2" offset="0x5085" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE19" acronym="QMEMRBASE19" page="2" offset="0x5090" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE29" acronym="QMEMRBASE29" page="2" offset="0x5091" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL19" acronym="QMEMRCTRL19" page="2" offset="0x5094" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL29" acronym="QMEMRCTRL29" page="2" offset="0x5095" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE110" acronym="QMEMRBASE110" page="2" offset="0x50A0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE210" acronym="QMEMRBASE210" page="2" offset="0x50A1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL110" acronym="QMEMRCTRL110" page="2" offset="0x50A4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL210" acronym="QMEMRCTRL210" page="2" offset="0x50A5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE111" acronym="QMEMRBASE111" page="2" offset="0x50B0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE211" acronym="QMEMRBASE211" page="2" offset="0x50B1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL111" acronym="QMEMRCTRL111" page="2" offset="0x50B4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL211" acronym="QMEMRCTRL211" page="2" offset="0x50B5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE112" acronym="QMEMRBASE112" page="2" offset="0x50C0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE212" acronym="QMEMRBASE212" page="2" offset="0x50C1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL112" acronym="QMEMRCTRL112" page="2" offset="0x50C4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL212" acronym="QMEMRCTRL212" page="2" offset="0x50C5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE113" acronym="QMEMRBASE113" page="2" offset="0x50D0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE213" acronym="QMEMRBASE213" page="2" offset="0x50D1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL113" acronym="QMEMRCTRL113" page="2" offset="0x50D4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL213" acronym="QMEMRCTRL213" page="2" offset="0x50D5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE114" acronym="QMEMRBASE114" page="2" offset="0x50E0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE214" acronym="QMEMRBASE214" page="2" offset="0x50E1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL114" acronym="QMEMRCTRL114" page="2" offset="0x50E4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL214" acronym="QMEMRCTRL214" page="2" offset="0x50E5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE115" acronym="QMEMRBASE115" page="2" offset="0x50F0" width="16" description="Queue Manager Memory Region R Base Address Register 1">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Least-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRBASE215" acronym="QMEMRBASE215" page="2" offset="0x50F1" width="16" description="Queue Manager Memory Region R Base Address Register 2">
<bitfield id="REG" width="16" begin="15" end="0" resetval="0" description="This field contains the base address of the memory region R. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QMEMRCTRL115" acronym="QMEMRCTRL115" page="2" offset="0x50F4" width="16" description="Queue Manager Memory Region R Control Register 1">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="DESC_SIZE" width="4" begin="11" end="8" resetval="0" description="This field indicates the size of each descriptor in this memory region. It is an encoded value that specifies descriptor size as 2^(5+desc_size) number of bytes.  The settings of desc_size from 9-15 are reserved." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
<bitenum id="SIZE8K" value="8" token="SIZE8K" description="8K"/>
<bitenum id="RSV1" value="9" token="RSV1" description="Reserved"/>
<bitenum id="RSV2" value="16" token="RSV2" description="Reserved"/>
<bitenum id="RSV3" value="17" token="RSV3" description="Reserved"/>
<bitenum id="RSV4" value="18" token="RSV4" description="Reserved"/>
<bitenum id="RSV5" value="19" token="RSV5" description="Reserved"/>
<bitenum id="RSV6" value="20" token="RSV6" description="Reserved"/>
<bitenum id="RSV7" value="21" token="RSV7" description="Reserved"/>
</bitfield>
<bitfield id="_RESV_3" width="5" begin="7" end="3" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="REG_SIZE" width="3" begin="2" end="0" resetval="0" description="This field indicates the size of the memory region (in terms of number of descriptors).  It is an encoded value that specifies region size as 2^(5+reg_size) number of descriptors." range="" rwaccess="RW">
<bitenum id="SIZE32" value="0" token="SIZE32" description="32"/>
<bitenum id="SIZE64" value="1" token="SIZE64" description="64"/>
<bitenum id="SIZE128" value="2" token="SIZE128" description="128"/>
<bitenum id="SIZE256" value="3" token="SIZE256" description="256"/>
<bitenum id="SIZE512" value="4" token="SIZE512" description="512"/>
<bitenum id="SIZE1K" value="5" token="SIZE1K" description="1K"/>
<bitenum id="SIZE2K" value="6" token="SIZE2K" description="2K"/>
<bitenum id="SIZE4K" value="7" token="SIZE4K" description="4K"/>
</bitfield>
</register>
	     <register id="QMEMRCTRL215" acronym="QMEMRCTRL215" page="2" offset="0x50F5" width="16" description="Queue Manager Memory Region R Control Register 2">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="START_INDEX" width="14" begin="13" end="0" resetval="0" description="This field indicates where in linking RAM does the descriptor linking information corresponding to memory region R starts." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D0" acronym="CTRL1D0" page="2" offset="0x600C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D0" acronym="CTRL2D0" page="2" offset="0x600D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D1" acronym="CTRL1D1" page="2" offset="0x601C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D1" acronym="CTRL2D1" page="2" offset="0x601D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D2" acronym="CTRL1D2" page="2" offset="0x602C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D2" acronym="CTRL2D2" page="2" offset="0x602D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D3" acronym="CTRL1D3" page="2" offset="0x603C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D3" acronym="CTRL2D3" page="2" offset="0x603D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D4" acronym="CTRL1D4" page="2" offset="0x604C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D4" acronym="CTRL2D4" page="2" offset="0x604D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D5" acronym="CTRL1D5" page="2" offset="0x605C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D5" acronym="CTRL2D5" page="2" offset="0x605D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D6" acronym="CTRL1D6" page="2" offset="0x606C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D6" acronym="CTRL2D6" page="2" offset="0x606D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D7" acronym="CTRL1D7" page="2" offset="0x607C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D7" acronym="CTRL2D7" page="2" offset="0x607D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D8" acronym="CTRL1D8" page="2" offset="0x608C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D8" acronym="CTRL2D8" page="2" offset="0x608D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D9" acronym="CTRL1D9" page="2" offset="0x609C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D9" acronym="CTRL2D9" page="2" offset="0x609D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D10" acronym="CTRL1D10" page="2" offset="0x60AC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D10" acronym="CTRL2D10" page="2" offset="0x60AD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D11" acronym="CTRL1D11" page="2" offset="0x60BC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D11" acronym="CTRL2D11" page="2" offset="0x60BD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D12" acronym="CTRL1D12" page="2" offset="0x60CC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D12" acronym="CTRL2D12" page="2" offset="0x60CD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D13" acronym="CTRL1D13" page="2" offset="0x60DC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D13" acronym="CTRL2D13" page="2" offset="0x60DD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D14" acronym="CTRL1D14" page="2" offset="0x60EC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D14" acronym="CTRL2D14" page="2" offset="0x60ED" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D15" acronym="CTRL1D15" page="2" offset="0x60FC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D15" acronym="CTRL2D15" page="2" offset="0x60FD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D16" acronym="CTRL1D16" page="2" offset="0x610C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D16" acronym="CTRL2D16" page="2" offset="0x610D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D17" acronym="CTRL1D17" page="2" offset="0x611C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D17" acronym="CTRL2D17" page="2" offset="0x611D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D18" acronym="CTRL1D18" page="2" offset="0x612C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D18" acronym="CTRL2D18" page="2" offset="0x612D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D19" acronym="CTRL1D19" page="2" offset="0x613C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D19" acronym="CTRL2D19" page="2" offset="0x613D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D20" acronym="CTRL1D20" page="2" offset="0x614C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D20" acronym="CTRL2D20" page="2" offset="0x614D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D21" acronym="CTRL1D21" page="2" offset="0x615C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D21" acronym="CTRL2D21" page="2" offset="0x615D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D22" acronym="CTRL1D22" page="2" offset="0x616C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D22" acronym="CTRL2D22" page="2" offset="0x616D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D23" acronym="CTRL1D23" page="2" offset="0x617C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D23" acronym="CTRL2D23" page="2" offset="0x617D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D24" acronym="CTRL1D24" page="2" offset="0x618C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D24" acronym="CTRL2D24" page="2" offset="0x618D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D25" acronym="CTRL1D25" page="2" offset="0x619C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D25" acronym="CTRL2D25" page="2" offset="0x619D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D26" acronym="CTRL1D26" page="2" offset="0x61AC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D26" acronym="CTRL2D26" page="2" offset="0x61AD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D27" acronym="CTRL1D27" page="2" offset="0x61BC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D27" acronym="CTRL2D27" page="2" offset="0x61BD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D28" acronym="CTRL1D28" page="2" offset="0x61CC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D28" acronym="CTRL2D28" page="2" offset="0x61CD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D29" acronym="CTRL1D29" page="2" offset="0x61DC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D29" acronym="CTRL2D29" page="2" offset="0x61DD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D30" acronym="CTRL1D30" page="2" offset="0x61EC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D30" acronym="CTRL2D30" page="2" offset="0x61ED" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D31" acronym="CTRL1D31" page="2" offset="0x61FC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D31" acronym="CTRL2D31" page="2" offset="0x61FD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D32" acronym="CTRL1D32" page="2" offset="0x620C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D32" acronym="CTRL2D32" page="2" offset="0x620D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D33" acronym="CTRL1D33" page="2" offset="0x621C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D33" acronym="CTRL2D33" page="2" offset="0x621D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D34" acronym="CTRL1D34" page="2" offset="0x622C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D34" acronym="CTRL2D34" page="2" offset="0x622D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D35" acronym="CTRL1D35" page="2" offset="0x623C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D35" acronym="CTRL2D35" page="2" offset="0x623D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D36" acronym="CTRL1D36" page="2" offset="0x624C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D36" acronym="CTRL2D36" page="2" offset="0x624D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D37" acronym="CTRL1D37" page="2" offset="0x625C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D37" acronym="CTRL2D37" page="2" offset="0x625D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D38" acronym="CTRL1D38" page="2" offset="0x626C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D38" acronym="CTRL2D38" page="2" offset="0x626D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D39" acronym="CTRL1D39" page="2" offset="0x627C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D39" acronym="CTRL2D39" page="2" offset="0x627D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D40" acronym="CTRL1D40" page="2" offset="0x628C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D40" acronym="CTRL2D40" page="2" offset="0x628D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D41" acronym="CTRL1D41" page="2" offset="0x629C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D41" acronym="CTRL2D41" page="2" offset="0x629D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D42" acronym="CTRL1D42" page="2" offset="0x62AC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D42" acronym="CTRL2D42" page="2" offset="0x62AD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D43" acronym="CTRL1D43" page="2" offset="0x62BC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D43" acronym="CTRL2D43" page="2" offset="0x62BD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D44" acronym="CTRL1D44" page="2" offset="0x62CC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D44" acronym="CTRL2D44" page="2" offset="0x62CD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D45" acronym="CTRL1D45" page="2" offset="0x62DC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D45" acronym="CTRL2D45" page="2" offset="0x62DD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D46" acronym="CTRL1D46" page="2" offset="0x62EC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D46" acronym="CTRL2D46" page="2" offset="0x62ED" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D47" acronym="CTRL1D47" page="2" offset="0x62FC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D47" acronym="CTRL2D47" page="2" offset="0x62FD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D48" acronym="CTRL1D48" page="2" offset="0x630C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D48" acronym="CTRL2D48" page="2" offset="0x630D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D49" acronym="CTRL1D49" page="2" offset="0x631C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D49" acronym="CTRL2D49" page="2" offset="0x631D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D50" acronym="CTRL1D50" page="2" offset="0x632C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D50" acronym="CTRL2D50" page="2" offset="0x632D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D51" acronym="CTRL1D51" page="2" offset="0x633C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D51" acronym="CTRL2D51" page="2" offset="0x633D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D52" acronym="CTRL1D52" page="2" offset="0x634C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D52" acronym="CTRL2D52" page="2" offset="0x634D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D53" acronym="CTRL1D53" page="2" offset="0x635C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D53" acronym="CTRL2D53" page="2" offset="0x635D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D54" acronym="CTRL1D54" page="2" offset="0x636C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D54" acronym="CTRL2D54" page="2" offset="0x636D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D55" acronym="CTRL1D55" page="2" offset="0x637C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D55" acronym="CTRL2D55" page="2" offset="0x637D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D56" acronym="CTRL1D56" page="2" offset="0x638C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D56" acronym="CTRL2D56" page="2" offset="0x638D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D57" acronym="CTRL1D57" page="2" offset="0x639C" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D57" acronym="CTRL2D57" page="2" offset="0x639D" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D58" acronym="CTRL1D58" page="2" offset="0x63AC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D58" acronym="CTRL2D58" page="2" offset="0x63AD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D59" acronym="CTRL1D59" page="2" offset="0x63BC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D59" acronym="CTRL2D59" page="2" offset="0x63BD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D60" acronym="CTRL1D60" page="2" offset="0x63CC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D60" acronym="CTRL2D60" page="2" offset="0x63CD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D61" acronym="CTRL1D61" page="2" offset="0x63DC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D61" acronym="CTRL2D61" page="2" offset="0x63DD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D62" acronym="CTRL1D62" page="2" offset="0x63EC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D62" acronym="CTRL2D62" page="2" offset="0x63ED" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL1D63" acronym="CTRL1D63" page="2" offset="0x63FC" width="16" description="Queue Manager Queue N Control Register 1 D">
<bitfield id="DESC_PTR" width="11" begin="15" end="5" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Least-significant bits." range="" rwaccess="RW"/>
<bitfield id="DESC_SIZE" width="5" begin="4" end="0" resetval="0" description="Descriptor Size. It is encoded in 4-byte increments with values 0 to 31 representing 24 and so on to 148 bytes.  This field will return a 0x0 when an empty queue is read." range="" rwaccess="RW"/>
</register>
	     <register id="CTRL2D63" acronym="CTRL2D63" page="2" offset="0x63FD" width="16" description="Queue Manager Queue N Control Register 2 D">
<bitfield id="DESC_PTR" width="16" begin="15" end="0" resetval="0" description="Descriptor pointer. It will be read as zero if the queue is empty.  It will indicate a 32-bit aligned address that points to a descriptor when the queue is not empty. Most-significant bits." range="" rwaccess="RW"/>
</register>
	     <register id="QSTATA0" acronym="QSTATA0" page="2" offset="0x6800" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B0" acronym="QSTAT1B0" page="2" offset="0x6804" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B0" acronym="QSTAT2B0" page="2" offset="0x6805" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C0" acronym="QSTAT1C0" page="2" offset="0x6808" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA1" acronym="QSTATA1" page="2" offset="0x6810" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B1" acronym="QSTAT1B1" page="2" offset="0x6814" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B1" acronym="QSTAT2B1" page="2" offset="0x6815" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C1" acronym="QSTAT1C1" page="2" offset="0x6818" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA2" acronym="QSTATA2" page="2" offset="0x6820" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B2" acronym="QSTAT1B2" page="2" offset="0x6824" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B2" acronym="QSTAT2B2" page="2" offset="0x6825" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C2" acronym="QSTAT1C2" page="2" offset="0x6828" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA3" acronym="QSTATA3" page="2" offset="0x6830" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B3" acronym="QSTAT1B3" page="2" offset="0x6834" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B3" acronym="QSTAT2B3" page="2" offset="0x6835" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C3" acronym="QSTAT1C3" page="2" offset="0x6838" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA4" acronym="QSTATA4" page="2" offset="0x6840" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B4" acronym="QSTAT1B4" page="2" offset="0x6844" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B4" acronym="QSTAT2B4" page="2" offset="0x6845" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C4" acronym="QSTAT1C4" page="2" offset="0x6848" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA5" acronym="QSTATA5" page="2" offset="0x6850" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B5" acronym="QSTAT1B5" page="2" offset="0x6854" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B5" acronym="QSTAT2B5" page="2" offset="0x6855" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C5" acronym="QSTAT1C5" page="2" offset="0x6858" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA6" acronym="QSTATA6" page="2" offset="0x6860" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B6" acronym="QSTAT1B6" page="2" offset="0x6864" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B6" acronym="QSTAT2B6" page="2" offset="0x6865" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C6" acronym="QSTAT1C6" page="2" offset="0x6868" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA7" acronym="QSTATA7" page="2" offset="0x6870" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B7" acronym="QSTAT1B7" page="2" offset="0x6874" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B7" acronym="QSTAT2B7" page="2" offset="0x6875" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C7" acronym="QSTAT1C7" page="2" offset="0x6878" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA8" acronym="QSTATA8" page="2" offset="0x6880" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B8" acronym="QSTAT1B8" page="2" offset="0x6884" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B8" acronym="QSTAT2B8" page="2" offset="0x6885" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C8" acronym="QSTAT1C8" page="2" offset="0x6888" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA9" acronym="QSTATA9" page="2" offset="0x6890" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B9" acronym="QSTAT1B9" page="2" offset="0x6894" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B9" acronym="QSTAT2B9" page="2" offset="0x6895" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C9" acronym="QSTAT1C9" page="2" offset="0x6898" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA10" acronym="QSTATA10" page="2" offset="0x68A0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B10" acronym="QSTAT1B10" page="2" offset="0x68A4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B10" acronym="QSTAT2B10" page="2" offset="0x68A5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C10" acronym="QSTAT1C10" page="2" offset="0x68A8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA11" acronym="QSTATA11" page="2" offset="0x68B0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B11" acronym="QSTAT1B11" page="2" offset="0x68B4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B11" acronym="QSTAT2B11" page="2" offset="0x68B5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C11" acronym="QSTAT1C11" page="2" offset="0x68B8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA12" acronym="QSTATA12" page="2" offset="0x68C0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B12" acronym="QSTAT1B12" page="2" offset="0x68C4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B12" acronym="QSTAT2B12" page="2" offset="0x68C5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C12" acronym="QSTAT1C12" page="2" offset="0x68C8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA13" acronym="QSTATA13" page="2" offset="0x68D0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B13" acronym="QSTAT1B13" page="2" offset="0x68D4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B13" acronym="QSTAT2B13" page="2" offset="0x68D5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C13" acronym="QSTAT1C13" page="2" offset="0x68D8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA14" acronym="QSTATA14" page="2" offset="0x68E0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B14" acronym="QSTAT1B14" page="2" offset="0x68E4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B14" acronym="QSTAT2B14" page="2" offset="0x68E5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C14" acronym="QSTAT1C14" page="2" offset="0x68E8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA15" acronym="QSTATA15" page="2" offset="0x68F0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B15" acronym="QSTAT1B15" page="2" offset="0x68F4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B15" acronym="QSTAT2B15" page="2" offset="0x68F5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C15" acronym="QSTAT1C15" page="2" offset="0x68F8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA16" acronym="QSTATA16" page="2" offset="0x6900" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B16" acronym="QSTAT1B16" page="2" offset="0x6904" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B16" acronym="QSTAT2B16" page="2" offset="0x6905" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C16" acronym="QSTAT1C16" page="2" offset="0x6908" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA17" acronym="QSTATA17" page="2" offset="0x6910" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B17" acronym="QSTAT1B17" page="2" offset="0x6914" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B17" acronym="QSTAT2B17" page="2" offset="0x6915" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C17" acronym="QSTAT1C17" page="2" offset="0x6918" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA18" acronym="QSTATA18" page="2" offset="0x6920" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B18" acronym="QSTAT1B18" page="2" offset="0x6924" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B18" acronym="QSTAT2B18" page="2" offset="0x6925" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C18" acronym="QSTAT1C18" page="2" offset="0x6928" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA19" acronym="QSTATA19" page="2" offset="0x6930" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B19" acronym="QSTAT1B19" page="2" offset="0x6934" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B19" acronym="QSTAT2B19" page="2" offset="0x6935" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C19" acronym="QSTAT1C19" page="2" offset="0x6938" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA20" acronym="QSTATA20" page="2" offset="0x6940" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B20" acronym="QSTAT1B20" page="2" offset="0x6944" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B20" acronym="QSTAT2B20" page="2" offset="0x6945" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C20" acronym="QSTAT1C20" page="2" offset="0x6948" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA21" acronym="QSTATA21" page="2" offset="0x6950" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B21" acronym="QSTAT1B21" page="2" offset="0x6954" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B21" acronym="QSTAT2B21" page="2" offset="0x6955" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C21" acronym="QSTAT1C21" page="2" offset="0x6958" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA22" acronym="QSTATA22" page="2" offset="0x6960" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B22" acronym="QSTAT1B22" page="2" offset="0x6964" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B22" acronym="QSTAT2B22" page="2" offset="0x6965" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C22" acronym="QSTAT1C22" page="2" offset="0x6968" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA23" acronym="QSTATA23" page="2" offset="0x6970" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B23" acronym="QSTAT1B23" page="2" offset="0x6974" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B23" acronym="QSTAT2B23" page="2" offset="0x6975" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C23" acronym="QSTAT1C23" page="2" offset="0x6978" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA24" acronym="QSTATA24" page="2" offset="0x6980" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B24" acronym="QSTAT1B24" page="2" offset="0x6984" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B24" acronym="QSTAT2B24" page="2" offset="0x6985" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C24" acronym="QSTAT1C24" page="2" offset="0x6988" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA25" acronym="QSTATA25" page="2" offset="0x6990" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B25" acronym="QSTAT1B25" page="2" offset="0x6994" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B25" acronym="QSTAT2B25" page="2" offset="0x6995" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C25" acronym="QSTAT1C25" page="2" offset="0x6998" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA26" acronym="QSTATA26" page="2" offset="0x69A0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B26" acronym="QSTAT1B26" page="2" offset="0x69A4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B26" acronym="QSTAT2B26" page="2" offset="0x69A5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C26" acronym="QSTAT1C26" page="2" offset="0x69A8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA27" acronym="QSTATA27" page="2" offset="0x69B0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B27" acronym="QSTAT1B27" page="2" offset="0x69B4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B27" acronym="QSTAT2B27" page="2" offset="0x69B5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C27" acronym="QSTAT1C27" page="2" offset="0x69B8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA28" acronym="QSTATA28" page="2" offset="0x69C0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B28" acronym="QSTAT1B28" page="2" offset="0x69C4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B28" acronym="QSTAT2B28" page="2" offset="0x69C5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C28" acronym="QSTAT1C28" page="2" offset="0x69C8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA29" acronym="QSTATA29" page="2" offset="0x69D0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B29" acronym="QSTAT1B29" page="2" offset="0x69D4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B29" acronym="QSTAT2B29" page="2" offset="0x69D5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C29" acronym="QSTAT1C29" page="2" offset="0x69D8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA30" acronym="QSTATA30" page="2" offset="0x69E0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B30" acronym="QSTAT1B30" page="2" offset="0x69E4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B30" acronym="QSTAT2B30" page="2" offset="0x69E5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C30" acronym="QSTAT1C30" page="2" offset="0x69E8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA31" acronym="QSTATA31" page="2" offset="0x69F0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B31" acronym="QSTAT1B31" page="2" offset="0x69F4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B31" acronym="QSTAT2B31" page="2" offset="0x69F5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C31" acronym="QSTAT1C31" page="2" offset="0x69F8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA32" acronym="QSTATA32" page="2" offset="0x6A00" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B32" acronym="QSTAT1B32" page="2" offset="0x6A04" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B32" acronym="QSTAT2B32" page="2" offset="0x6A05" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C32" acronym="QSTAT1C32" page="2" offset="0x6A08" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA33" acronym="QSTATA33" page="2" offset="0x6A10" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B33" acronym="QSTAT1B33" page="2" offset="0x6A14" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B33" acronym="QSTAT2B33" page="2" offset="0x6A15" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C33" acronym="QSTAT1C33" page="2" offset="0x6A18" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA34" acronym="QSTATA34" page="2" offset="0x6A20" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B34" acronym="QSTAT1B34" page="2" offset="0x6A24" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B34" acronym="QSTAT2B34" page="2" offset="0x6A25" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C34" acronym="QSTAT1C34" page="2" offset="0x6A28" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA35" acronym="QSTATA35" page="2" offset="0x6A30" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B35" acronym="QSTAT1B35" page="2" offset="0x6A34" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B35" acronym="QSTAT2B35" page="2" offset="0x6A35" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C35" acronym="QSTAT1C35" page="2" offset="0x6A38" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA36" acronym="QSTATA36" page="2" offset="0x6A40" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B36" acronym="QSTAT1B36" page="2" offset="0x6A44" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B36" acronym="QSTAT2B36" page="2" offset="0x6A45" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C36" acronym="QSTAT1C36" page="2" offset="0x6A48" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA37" acronym="QSTATA37" page="2" offset="0x6A50" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B37" acronym="QSTAT1B37" page="2" offset="0x6A54" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B37" acronym="QSTAT2B37" page="2" offset="0x6A55" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C37" acronym="QSTAT1C37" page="2" offset="0x6A58" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA38" acronym="QSTATA38" page="2" offset="0x6A60" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B38" acronym="QSTAT1B38" page="2" offset="0x6A64" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B38" acronym="QSTAT2B38" page="2" offset="0x6A65" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C38" acronym="QSTAT1C38" page="2" offset="0x6A68" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA39" acronym="QSTATA39" page="2" offset="0x6A70" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B39" acronym="QSTAT1B39" page="2" offset="0x6A74" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B39" acronym="QSTAT2B39" page="2" offset="0x6A75" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C39" acronym="QSTAT1C39" page="2" offset="0x6A78" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA40" acronym="QSTATA40" page="2" offset="0x6A80" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B40" acronym="QSTAT1B40" page="2" offset="0x6A84" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B40" acronym="QSTAT2B40" page="2" offset="0x6A85" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C40" acronym="QSTAT1C40" page="2" offset="0x6A88" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA41" acronym="QSTATA41" page="2" offset="0x6A90" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B41" acronym="QSTAT1B41" page="2" offset="0x6A94" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B41" acronym="QSTAT2B41" page="2" offset="0x6A95" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C41" acronym="QSTAT1C41" page="2" offset="0x6A98" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA42" acronym="QSTATA42" page="2" offset="0x6AA0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B42" acronym="QSTAT1B42" page="2" offset="0x6AA4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B42" acronym="QSTAT2B42" page="2" offset="0x6AA5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C42" acronym="QSTAT1C42" page="2" offset="0x6AA8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA43" acronym="QSTATA43" page="2" offset="0x6AB0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B43" acronym="QSTAT1B43" page="2" offset="0x6AB4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B43" acronym="QSTAT2B43" page="2" offset="0x6AB5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C43" acronym="QSTAT1C43" page="2" offset="0x6AB8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA44" acronym="QSTATA44" page="2" offset="0x6AC0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B44" acronym="QSTAT1B44" page="2" offset="0x6AC4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B44" acronym="QSTAT2B44" page="2" offset="0x6AC5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C44" acronym="QSTAT1C44" page="2" offset="0x6AC8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA45" acronym="QSTATA45" page="2" offset="0x6AD0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B45" acronym="QSTAT1B45" page="2" offset="0x6AD4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B45" acronym="QSTAT2B45" page="2" offset="0x6AD5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C45" acronym="QSTAT1C45" page="2" offset="0x6AD8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA46" acronym="QSTATA46" page="2" offset="0x6AE0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B46" acronym="QSTAT1B46" page="2" offset="0x6AE4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B46" acronym="QSTAT2B46" page="2" offset="0x6AE5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C46" acronym="QSTAT1C46" page="2" offset="0x6AE8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA47" acronym="QSTATA47" page="2" offset="0x6AF0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B47" acronym="QSTAT1B47" page="2" offset="0x6AF4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B47" acronym="QSTAT2B47" page="2" offset="0x6AF5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C47" acronym="QSTAT1C47" page="2" offset="0x6AF8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA48" acronym="QSTATA48" page="2" offset="0x6B00" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B48" acronym="QSTAT1B48" page="2" offset="0x6B04" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B48" acronym="QSTAT2B48" page="2" offset="0x6B05" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C48" acronym="QSTAT1C48" page="2" offset="0x6B08" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA49" acronym="QSTATA49" page="2" offset="0x6B10" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B49" acronym="QSTAT1B49" page="2" offset="0x6B14" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B49" acronym="QSTAT2B49" page="2" offset="0x6B15" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C49" acronym="QSTAT1C49" page="2" offset="0x6B18" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA50" acronym="QSTATA50" page="2" offset="0x6B20" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B50" acronym="QSTAT1B50" page="2" offset="0x6B24" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B50" acronym="QSTAT2B50" page="2" offset="0x6B25" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C50" acronym="QSTAT1C50" page="2" offset="0x6B28" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA51" acronym="QSTATA51" page="2" offset="0x6B30" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B51" acronym="QSTAT1B51" page="2" offset="0x6B34" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B51" acronym="QSTAT2B51" page="2" offset="0x6B35" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C51" acronym="QSTAT1C51" page="2" offset="0x6B38" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA52" acronym="QSTATA52" page="2" offset="0x6B40" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B52" acronym="QSTAT1B52" page="2" offset="0x6B44" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B52" acronym="QSTAT2B52" page="2" offset="0x6B45" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C52" acronym="QSTAT1C52" page="2" offset="0x6B48" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA53" acronym="QSTATA53" page="2" offset="0x6B50" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B53" acronym="QSTAT1B53" page="2" offset="0x6B54" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B53" acronym="QSTAT2B53" page="2" offset="0x6B55" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C53" acronym="QSTAT1C53" page="2" offset="0x6B58" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA54" acronym="QSTATA54" page="2" offset="0x6D60" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B54" acronym="QSTAT1B54" page="2" offset="0x6B64" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B54" acronym="QSTAT2B54" page="2" offset="0x6B65" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C54" acronym="QSTAT1C54" page="2" offset="0x6B68" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA55" acronym="QSTATA55" page="2" offset="0x6B70" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B55" acronym="QSTAT1B55" page="2" offset="0x6B74" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B55" acronym="QSTAT2B55" page="2" offset="0x6B75" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C55" acronym="QSTAT1C55" page="2" offset="0x6B78" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA56" acronym="QSTATA56" page="2" offset="0x6B80" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B56" acronym="QSTAT1B56" page="2" offset="0x6B84" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B56" acronym="QSTAT2B56" page="2" offset="0x6B85" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C56" acronym="QSTAT1C56" page="2" offset="0x6B88" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA57" acronym="QSTATA57" page="2" offset="0x6B90" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B57" acronym="QSTAT1B57" page="2" offset="0x6B94" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B57" acronym="QSTAT2B57" page="2" offset="0x6B95" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C57" acronym="QSTAT1C57" page="2" offset="0x6B98" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA58" acronym="QSTATA58" page="2" offset="0x6BA0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B58" acronym="QSTAT1B58" page="2" offset="0x6BA4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B58" acronym="QSTAT2B58" page="2" offset="0x6BA5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C58" acronym="QSTAT1C58" page="2" offset="0x6BA8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA59" acronym="QSTATA59" page="2" offset="0x6BB0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B59" acronym="QSTAT1B59" page="2" offset="0x6BB4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B59" acronym="QSTAT2B59" page="2" offset="0x6BB5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C59" acronym="QSTAT1C59" page="2" offset="0x6BB8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA60" acronym="QSTATA60" page="2" offset="0x6BC0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B60" acronym="QSTAT1B60" page="2" offset="0x6BC4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B60" acronym="QSTAT2B60" page="2" offset="0x6BC5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C60" acronym="QSTAT1C60" page="2" offset="0x6BC8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA61" acronym="QSTATA61" page="2" offset="0x6BD0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B61" acronym="QSTAT1B61" page="2" offset="0x6BD4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B61" acronym="QSTAT2B61" page="2" offset="0x6BD5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C61" acronym="QSTAT1C61" page="2" offset="0x6BD8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA62" acronym="QSTATA62" page="2" offset="0x6BE0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B62" acronym="QSTAT1B62" page="2" offset="0x6BE4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B62" acronym="QSTAT2B62" page="2" offset="0x6BE5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C62" acronym="QSTAT1C62" page="2" offset="0x6BE8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
	     <register id="QSTATA63" acronym="QSTATA63" page="2" offset="0x6BF0" width="16" description="Queue Manager Queue N Status Register A">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_ENTRY_COUNT" width="14" begin="13" end="0" resetval="0" description="This field indicates how many packets are currently queued on the queue. " range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1B63" acronym="QSTAT1B63" page="2" offset="0x6BF4" width="16" description="Queue Manager Queue N Status Register 1 B">
<bitfield id="QUEUE_BYTE_COUNT" width="16" begin="15" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Least-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT2B63" acronym="QSTAT2B63" page="2" offset="0x6BF5" width="16" description="Queue Manager Queue N Status Register 2 B">
<bitfield id="_RESV_1" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="QUEUE_BYTE_COUNT" width="12" begin="11" end="0" resetval="0" description="This field indicates how many bytes total are contained in all of the packets which are currently queued on this queue. Most-significant bits." range="" rwaccess="R"/>
</register>
	     <register id="QSTAT1C63" acronym="QSTAT1C63" page="2" offset="0x6BF8" width="16" description="Queue Manager Queue N Status Register 1 C">
<bitfield id="_RESV_1" width="2" begin="15" end="14" resetval="0" description="Reserved" range="" rwaccess="N"/>
<bitfield id="PACKET_SIZE" width="14" begin="13" end="0" resetval="0" description="This field indicates packet size and is assumed to be zero on each packet add unless the value is explicitly overwritten.  This field indicates packet size for packet pop operation." range="" rwaccess="R"/>
</register>
</module>
