/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vdel -lib LIB/LIB_AES -all
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vdel -lib LIB/LIB_BENCH -all
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vdel -lib LIB/LIB_RTL -all


/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vlib ./LIB/LIB_AES
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vmap LIB_AES ./LIB/LIB_AES
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vlib ./LIB/LIB_RTL
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vmap LIB_AES ./LIB/LIB_RTL
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vlib ./LIB/LIB_BENCH
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vmap LIB_AES ./LIB/LIB_BENCH

/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_AES ./SRC/PACKAGE/state_definition_package.vhd

/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_RTL ./SRC/RTL/Counter.vhd
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_RTL ./SRC/RTL/KeyExpansion_table.vhd
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_RTL ./SRC/RTL/Sbox.vhd

/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_BENCH ./SRC/BENCH/Counter_tb.vhd
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_BENCH ./SRC/BENCH/KeyExpansion_table_tb.vhd
/home/zakaria/intelFPGA/20.1/modelsim_ase/bin/vcom -work LIB_RTL ./SRC/BENCH/Sbox_tb.vhd

 