$date
	Sun Oct 23 09:23:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#683680
b1101 !
1"
#683682
b1101 &
b1101 %
1$
#683683
0"
#683686
b101000 &
b101000 %
#683690
b10100 &
b10100 %
#683694
b1010 &
b1010 %
#683698
b101 &
b101 %
#683702
b10000 &
b10000 %
#683706
b1000 &
b1000 %
#683710
b100 &
b100 %
#683714
b10 &
b10 %
#683718
b1 &
1#
b1 %
#683722
b0 &
b0 %
0#
0$
#1694738
b11100 &
b11100 %
1$
b11100 !
1"
#1694739
0"
#1694742
b1110 &
b1110 %
#1694746
b111 &
b111 %
#1694750
b10110 &
b10110 %
#1694754
b1011 &
b1011 %
#1694758
b100010 &
b100010 %
#1694762
b10001 &
b10001 %
#1694766
b110100 &
b110100 %
#1694770
b11010 &
b11010 %
#1694774
b1101 &
b1101 %
#1694778
b101000 &
b101000 %
#1694782
b10100 &
b10100 %
#1694786
b1010 &
b1010 %
#1694790
b101 &
b101 %
#1694794
b10000 &
b10000 %
#1694798
b1000 &
b1000 %
#1694802
b100 &
b100 %
#1694806
b10 &
b10 %
#1694810
b1 &
b1 %
1#
#1694814
b0 &
0#
b0 %
0$
#2697867
b101 !
1"
#2697870
b101 &
b101 %
1$
#2697871
0"
#2697874
b10000 &
b10000 %
#2697878
b1000 &
b1000 %
#2697882
b100 &
b100 %
#2697886
b10 &
b10 %
#2697890
b1 &
b1 %
1#
#2697894
b0 &
0#
b0 %
0$
#4500012
