// Seed: 767432055
module module_0 (
    input wire id_0,
    output supply1 id_1,
    output supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    output wire id_6,
    input wire id_7,
    input tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input wire id_11,
    output wor id_12
);
  id_14 :
  assert property (@(posedge id_8 - 1) 1 <-> id_0)
  else;
  module_0(
      id_8, id_10, id_6
  );
endmodule
