read_verilog ../top.v
proc
 sat -prove x 1 -falsify-no-timeout  middle
