
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.016035                       # Number of seconds simulated
sim_ticks                                 16034960000                       # Number of ticks simulated
final_tick                                16034960000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 428580                       # Simulator instruction rate (inst/s)
host_op_rate                                  1007149                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              171788429                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810536                       # Number of bytes of host memory used
host_seconds                                    93.34                       # Real time elapsed on the host
sim_insts                                    40004267                       # Number of instructions simulated
sim_ops                                      94008600                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            19584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            11328                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        19584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          19584                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               306                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               177                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  483                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             1221331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data              706456                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1927788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        1221331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1221331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            1221331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data             706456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1927788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          483                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        483                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   30912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    30912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 61                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 17                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 22                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                  5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 55                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                57                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    16034790000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    483                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      291                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      137                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       41                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          104                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean            272                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    182.747088                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    269.876347                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            29     27.88%     27.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           35     33.65%     61.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           16     15.38%     76.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      7.69%     84.62% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            3      2.88%     87.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      2.88%     90.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.92%     92.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.92%     94.23% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            6      5.77%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           104                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                       9945500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 19001750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     2415000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      20591.10                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 39341.10                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          1.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.02                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.02                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       369                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  76.40                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                    33198322.98                       # Average gap between requests
system.mem_ctrl.pageHitRate                     76.40                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    442680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    216315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  1927800                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               3693030                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                178080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         12150690                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          2884320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        3838689840                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3863870595                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.965403                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           16026296500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        305000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        1566000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   15992239750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7511250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        6675750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     26662250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    371280                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    178365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  1520820                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          3687840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               3226770                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                219360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         11739720                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          3281280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        3838877640                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3863103075                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.917537                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           16027188000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        426000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        1566000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   15993021750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN      8545500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        5655750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     25745000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                13003001                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13003001                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               600                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12002609                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     255                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 83                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        12002609                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           12000374                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2235                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          450                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2001654                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1605                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            11                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2001936                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           140                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         16034961                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2011213                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       40013896                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13003001                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12000629                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      14009941                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1278                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           510                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                   2001833                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   310                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           16022357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              5.868577                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.401400                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2018049     12.60%     12.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      212      0.00%     12.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      216      0.00%     12.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                      205      0.00%     12.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1000284      6.24%     18.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1000177      6.24%     25.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      156      0.00%     25.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 11000240     68.66%     93.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1002818      6.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             16022357                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.810916                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.495416                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2010220                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7799                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  14003255                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   444                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    639                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               94026227                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                    639                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2010517                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4404                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            651                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  14003366                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2780                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               94024538                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     42                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   2671                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           124026314                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             173059043                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         72034324                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           9001204                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             124009346                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16968                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             16                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1406                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2002271                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2093                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                29                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               36                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   94020972                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  74                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  94017108                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               124                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           12445                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        16915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             66                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      16022357                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         5.867870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.283702                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               17518      0.11%      0.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1166      0.01%      0.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                 877      0.01%      0.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1000535      6.24%      6.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2000575     12.49%     18.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 611      0.00%     18.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            10000543     62.42%     81.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1000286      6.24%     87.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             2000246     12.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        16022357                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                10000139    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     8      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               307      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              86012876     91.49%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    29      0.00%     91.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             6000329      6.38%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 1693      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1572      0.00%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         2000144      2.13%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            152      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               94017108                       # Type of FU issued
system.cpu.iq.rate                           5.863258                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    10000187                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.106366                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          194055541                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          84032039                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     84014913                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            20001343                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           10001456                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     10000553                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               94016309                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                10000679                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               51                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1514                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1087                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    639                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1673                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2144                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            94021046                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                73                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2002271                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 2093                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 35                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2137                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            111                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          668                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  779                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              94016043                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2001649                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1065                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2003253                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 13001409                       # Number of branches executed
system.cpu.iew.exec_stores                       1604                       # Number of stores executed
system.cpu.iew.exec_rate                     5.863191                       # Inst execution rate
system.cpu.iew.wb_sent                       94015710                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      94015466                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  77010203                       # num instructions producing a value
system.cpu.iew.wb_consumers                 101015514                       # num instructions consuming a value
system.cpu.iew.wb_rate                       5.863155                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.762360                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           12453                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               634                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     16020266                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     5.868105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.063846                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2017260     12.59%     12.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1000975      6.25%     18.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2          686      0.00%     18.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1000478      6.25%     25.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1000334      6.24%     31.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          179      0.00%     31.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1000076      6.24%     37.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           92      0.00%     37.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10000186     62.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     16020266                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             40004267                       # Number of instructions committed
system.cpu.commit.committedOps               94008600                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2001763                       # Number of memory references committed
system.cpu.commit.loads                       2000757                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   13000935                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   10000310                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  86008456                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   87                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         86006649     91.49%     91.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     91.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     91.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        6000123      6.38%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead             730      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            854      0.00%     97.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      2000027      2.13%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          152      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          94008600                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10000186                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    100041133                       # The number of ROB reads
system.cpu.rob.rob_writes                   188044235                       # The number of ROB writes
system.cpu.timesIdled                             178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           12604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    40004267                       # Number of Instructions Simulated
system.cpu.committedOps                      94008600                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.400831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.400831                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.494815                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.494815                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 72020332                       # number of integer regfile reads
system.cpu.int_regfile_writes                71012057                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   9000615                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9000381                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  62006601                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 44004086                       # number of cc regfile writes
system.cpu.misc_regfile_reads                30007348                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 6                       # number of replacements
system.cpu.dcache.tags.tagsinuse           151.879232                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2002257                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          11062.193370                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            222000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   151.879232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.148320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.148320                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.170898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4005257                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4005257                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2001342                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2001342                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          915                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            915                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2002257                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2002257                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2002257                       # number of overall hits
system.cpu.dcache.overall_hits::total         2002257                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           92                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          281                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            281                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          281                       # number of overall misses
system.cpu.dcache.overall_misses::total           281                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     19702000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19702000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10221000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10221000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     29923000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     29923000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     29923000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     29923000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2001531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2001531                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1007                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2002538                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2002538                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2002538                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2002538                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000094                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.091360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.091360                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000140                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000140                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000140                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000140                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 104243.386243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 104243.386243                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 111097.826087                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111097.826087                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106487.544484                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106487.544484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106487.544484                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106487.544484                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           99                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           99                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          100                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           91                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           91                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          181                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          181                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11291000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9954000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     21245000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21245000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     21245000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21245000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.090367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.090367                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000090                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000090                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 125455.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 125455.555556                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 109384.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109384.615385                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 117375.690608                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117375.690608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 117375.690608                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117375.690608                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               128                       # number of replacements
system.cpu.icache.tags.tagsinuse           208.831653                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2001388                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               338                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5921.266272                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   208.831653                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.815749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          210                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4004004                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4004004                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2001388                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2001388                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2001388                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2001388                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2001388                       # number of overall hits
system.cpu.icache.overall_hits::total         2001388                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     43248000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43248000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     43248000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43248000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     43248000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43248000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2001833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2001833                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2001833                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2001833                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2001833                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2001833                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000222                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000222                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000222                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000222                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000222                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000222                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 97186.516854                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97186.516854                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 97186.516854                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97186.516854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 97186.516854                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97186.516854                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          106                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          106                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          106                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          339                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          339                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          339                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          339                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     34524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34524000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     34524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34524000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     34524000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34524000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000169                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000169                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000169                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000169                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 101840.707965                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101840.707965                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 101840.707965                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101840.707965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 101840.707965                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101840.707965                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests            654                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          141                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 428                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             5                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               129                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 91                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                91                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            429                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          803                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          368                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1171                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    33408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 2                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                520                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017308                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.130541                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      511     98.27%     98.27% # Request fanout histogram
system.l2bus.snoop_fanout::1                        9      1.73%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  520                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               664000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1014000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              543000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              441.591871                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    166                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  483                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.343685                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   286.716889                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   154.874981                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.069999                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.037811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.107811                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.117920                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 5683                       # Number of tag accesses
system.l2cache.tags.data_accesses                5683                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            5                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               30                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              30                       # number of overall hits
system.l2cache.overall_hits::cpu.data               4                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data           91                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             91                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          307                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           86                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          393                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            307                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            177                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               484                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           307                       # number of overall misses
system.l2cache.overall_misses::cpu.data           177                       # number of overall misses
system.l2cache.overall_misses::total              484                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9679000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9679000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     32858000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     10928000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     43786000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     32858000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     20607000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     53465000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     32858000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     20607000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     53465000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           91                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          337                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           90                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          427                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          337                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          181                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             518                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          337                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          181                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            518                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.910979                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.955556                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.920375                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.910979                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.977901                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.934363                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.910979                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.977901                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.934363                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 106362.637363                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 106362.637363                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 107029.315961                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 127069.767442                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 111414.758270                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 107029.315961                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 116423.728814                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 110464.876033                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 107029.315961                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 116423.728814                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 110464.876033                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::cpu.data           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           91                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          307                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           86                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          393                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          307                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          177                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          484                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          307                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          177                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          484                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      7859000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      7859000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     26738000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9208000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     35946000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     26738000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     17067000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     43805000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     26738000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     17067000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     43805000                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.910979                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.955556                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.920375                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.910979                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.977901                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.934363                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.910979                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.977901                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.934363                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 86362.637363                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 86362.637363                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 87094.462541                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 107069.767442                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 91465.648855                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 87094.462541                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 96423.728814                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 90506.198347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 87094.462541                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 96423.728814                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 90506.198347                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           483                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  16034960000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                392                       # Transaction distribution
system.membus.trans_dist::ReadExReq                91                       # Transaction distribution
system.membus.trans_dist::ReadExResp               91                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           392                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   30912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               483                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     483    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 483                       # Request fanout histogram
system.membus.reqLayer2.occupancy              483000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2563000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
