#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 11 15:03:37 2024
# Process ID: 57488
# Current directory: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44940 E:\github\fpga_project\Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA\4.Vivado_Project\haze_removal.xpr
# Log file: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/vivado.log
# Journal file: E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project\vivado.jou
# Running On: y7000pr, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 42732 MB
#-----------------------------------------------------------
start_gui
open_project E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado2023.1/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/vivado' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/VIP_RGB888_YCbCr444.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/calculate_A.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/dark_channel.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/fifo_ram.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_cal.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/matrix_generate_3x3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/one_column_ram.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/search_block_min.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/sort3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/src_min.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/time_alignment.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/tx_get.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/ycbcr2rgb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/sim_cmos_tb.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/video_to_pic.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/haze_removal_tb.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado2023.1/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1500.113 ; gain = 338.617
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/VIP_RGB888_YCbCr444.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/calculate_A.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/dark_channel.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/fifo_ram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_cal.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_top.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/matrix_generate_3x3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/one_column_ram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/search_block_min.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/sort3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/src_min.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/time_alignment.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/tx_get.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/ycbcr2rgb.v] -no_script -reset -force -quiet
remove_files  {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/VIP_RGB888_YCbCr444.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/calculate_A.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/dark_channel.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/fifo_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_cal.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/haze_removal_top.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/matrix_generate_3x3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/one_column_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/search_block_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/sort3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/src_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/time_alignment.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/tx_get.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/src/ycbcr2rgb.v}
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/haze_removal_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/sim_cmos_tb.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/video_to_pic.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/haze_removal_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/sim_cmos_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/RTL/tb/video_to_pic.sv}
add_files {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/VIP_RGB888_YCbCr444.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/ycbcr2rgb.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv}
update_compile_order -fileset sim_1
set_property top haze_removal_tb [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2023.1/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/VIP_RGB888_YCbCr444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VIP_RGB888_YCbCr444
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_A
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dark_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_generate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_column_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module search_block_min
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_min
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_alignment
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_get
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/ycbcr2rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCbCr2RGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado2023.1/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../../../../6.Pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v" Line 1. Module haze_removal_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../../../../6.Pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v" Line 1. Module haze_removal_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos(PIC_PATH="../../../../....
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_removal_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../../...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1555.023 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1567.453 ; gain = 12.430
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:08 . Memory (MB): peak = 1586.758 ; gain = 2.941
close_sim
INFO: xsimkernel Simulation Memory Usage: 25448 KB (Peak: 25448 KB), Simulation CPU Usage: 30546 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Vivado2023.1/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado2023.1/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../../../../6.Pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v" Line 1. Module haze_removal_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../../../../6.Pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/src/haze_removal_cal.v" Line 1. Module haze_removal_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos(PIC_PATH="../../../../....
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_removal_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../../...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/4.Vivado_Project/haze_removal_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1586.758 ; gain = 0.000
run all
The picture is saved in ../../../../../6.Pic/outcom.bmp
$finish called at time : 8200977 ns : File "E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/1.RTL/tb/video_to_pic.sv" Line 118
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:36 . Memory (MB): peak = 1596.273 ; gain = 0.523
