##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_BlueT_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_BlueT_IntClock:R)
		5.2::Critical Path Report for (UART_BlueT_IntClock:R vs. UART_BlueT_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 13
Clock: ADC_Pot_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Pot_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Pot_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_Pot_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: CyBUS_CLK                        | Frequency: 61.77 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                            | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                            | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                     | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                        | N/A                   | Target: 24.00 MHz   | 
Clock: UART_BlueT_IntClock              | Frequency: 56.70 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_Pot:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                      | N/A                   | Target: 0.00 MHz    | 
Clock: timer_clock(fixed-function)      | N/A                   | Target: 0.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_BlueT_IntClock  41666.7          25476       N/A              N/A         N/A              N/A         N/A              N/A         
UART_BlueT_IntClock  UART_BlueT_IntClock  1.08333e+006     1065696     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase       
---------------  ------------  ---------------------  
Tx_BlueT(0)_PAD  30144         UART_BlueT_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.77 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25476p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                                iocell2         2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/main_1         macrocell6      5046   7081  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/q              macrocell6      3350  10431  25476  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  12720  25476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_BlueT_IntClock
*************************************************
Clock: UART_BlueT_IntClock
Frequency: 56.70 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BlueT:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12277
-------------------------------------   ----- 
End-of-path arrival time (ps)           12277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q            macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/main_3  macrocell5    5377   6627  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/q       macrocell5    3350   9977  1065696  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/load   count7cell    2300  12277  1065696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_BlueT_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25476p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                                iocell2         2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/main_1         macrocell6      5046   7081  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/q              macrocell6      3350  10431  25476  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  12720  25476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_BlueT_IntClock:R vs. UART_BlueT_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BlueT:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12277
-------------------------------------   ----- 
End-of-path arrival time (ps)           12277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q            macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/main_3  macrocell5    5377   6627  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/q       macrocell5    3350   9977  1065696  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/load   count7cell    2300  12277  1065696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25476p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12720
-------------------------------------   ----- 
End-of-path arrival time (ps)           12720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                                iocell2         2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/main_1         macrocell6      5046   7081  25476  RISE       1
\UART_BlueT:BUART:rx_postpoll\/q              macrocell6      3350  10431  25476  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  12720  25476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:pollcount_0\/main_2
Capture Clock  : \UART_BlueT:BUART:pollcount_0\/clock_0
Path slack     : 30169p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7987
-------------------------------------   ---- 
End-of-path arrival time (ps)           7987
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                         iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:pollcount_0\/main_2  macrocell23   5952   7987  30169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:rx_state_0\/main_9
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 30176p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7980
-------------------------------------   ---- 
End-of-path arrival time (ps)           7980
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                        iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_9  macrocell16   5945   7980  30176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:rx_state_2\/main_8
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                        iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_8  macrocell19   5832   7867  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:rx_status_3\/main_6
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7867
-------------------------------------   ---- 
End-of-path arrival time (ps)           7867
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                         iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_6  macrocell24   5832   7867  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:pollcount_1\/main_3
Capture Clock  : \UART_BlueT:BUART:pollcount_1\/clock_0
Path slack     : 31076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                         iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:pollcount_1\/main_3  macrocell22   5046   7081  31076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_BlueT(0)/fb
Path End       : \UART_BlueT:BUART:rx_last\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_last\/clock_0
Path slack     : 31076p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_BlueT_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7081
-------------------------------------   ---- 
End-of-path arrival time (ps)           7081
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_BlueT(0)/in_clock                                        iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_BlueT(0)/fb                     iocell2       2035   2035  25476  RISE       1
\UART_BlueT:BUART:rx_last\/main_0  macrocell25   5046   7081  31076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_last\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_BlueT:BUART:sRX:RxBitCounter\/clock
Path slack     : 1065696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12277
-------------------------------------   ----- 
End-of-path arrival time (ps)           12277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q            macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/main_3  macrocell5    5377   6627  1065696  RISE       1
\UART_BlueT:BUART:rx_counter_load\/q       macrocell5    3350   9977  1065696  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/load   count7cell    2300  12277  1065696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066023p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11120
-------------------------------------   ----- 
End-of-path arrival time (ps)           11120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q                      macrocell11     1250   1250  1066023  RISE       1
\UART_BlueT:BUART:counter_load_not\/main_0           macrocell2      4218   5468  1066023  RISE       1
\UART_BlueT:BUART:counter_load_not\/q                macrocell2      3350   8818  1066023  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2302  11120  1066023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069311p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8012
-------------------------------------   ---- 
End-of-path arrival time (ps)           8012
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q          macrocell20     1250   1250  1069311  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   6762   8012  1069311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BlueT:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_BlueT:BUART:sTX:TxSts\/clock
Path slack     : 1070009p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070009  RISE       1
\UART_BlueT:BUART:tx_status_0\/main_3                 macrocell3      3599   7179  1070009  RISE       1
\UART_BlueT:BUART:tx_status_0\/q                      macrocell3      3350  10529  1070009  RISE       1
\UART_BlueT:BUART:sTX:TxSts\/status_0                 statusicell1    2296  12825  1070009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9349
-------------------------------------   ---- 
End-of-path arrival time (ps)           9349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1069311  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_2   macrocell19   8099   9349  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1070474p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9349
-------------------------------------   ---- 
End-of-path arrival time (ps)           9349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1069311  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_2  macrocell24   8099   9349  1070474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BlueT:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_BlueT:BUART:sRX:RxSts\/clock
Path slack     : 1070691p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12142
-------------------------------------   ----- 
End-of-path arrival time (ps)           12142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1070691  RISE       1
\UART_BlueT:BUART:rx_status_4\/main_1                 macrocell7      2305   5885  1070691  RISE       1
\UART_BlueT:BUART:rx_status_4\/q                      macrocell7      3350   9235  1070691  RISE       1
\UART_BlueT:BUART:sRX:RxSts\/status_4                 statusicell2    2907  12142  1070691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_BlueT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6311
-------------------------------------   ---- 
End-of-path arrival time (ps)           6311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068030  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   6121   6311  1071012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071048p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q                macrocell16     1250   1250  1067881  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5026   6276  1071048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_BlueT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071599p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q                macrocell12     1250   1250  1066852  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4475   5725  1071599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q         macrocell15     1250   1250  1066708  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4337   5587  1071737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_4
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1071921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q       macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_4  macrocell19   6652   7902  1071921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_4
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1071921p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7902
-------------------------------------   ---- 
End-of-path arrival time (ps)           7902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q        macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_4  macrocell24   6652   7902  1071921  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1071923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7901
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1069311  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_2   macrocell16   6651   7901  1071923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1071923p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7901
-------------------------------------   ---- 
End-of-path arrival time (ps)           7901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q   macrocell20   1250   1250  1069311  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_2  macrocell17   6651   7901  1071923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_BlueT:BUART:tx_state_0\/main_3
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1072134p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7689
-------------------------------------   ---- 
End-of-path arrival time (ps)           7689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070009  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_3                  macrocell12     4109   7689  1072134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072393p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q               macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/main_3  macrocell21   6180   7430  1072393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_0\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_7
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1072523p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7301
-------------------------------------   ---- 
End-of-path arrival time (ps)           7301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_0\/q       macrocell23   1250   1250  1069094  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_7  macrocell24   6051   7301  1072523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_BlueT:BUART:txn\/main_3
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1072529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072529  RISE       1
\UART_BlueT:BUART:txn\/main_3                macrocell10     2924   7294  1072529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_0\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_10
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1072536p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7287
-------------------------------------   ---- 
End-of-path arrival time (ps)           7287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_0\/q       macrocell23   1250   1250  1069094  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_10  macrocell16   6037   7287  1072536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_state_3\/main_4
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1072641p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7182
-------------------------------------   ---- 
End-of-path arrival time (ps)           7182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q       macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_4  macrocell18   5932   7182  1072641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_0\/q
Path End       : \UART_BlueT:BUART:pollcount_0\/main_3
Capture Clock  : \UART_BlueT:BUART:pollcount_0\/clock_0
Path slack     : 1072690p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_0\/q       macrocell23   1250   1250  1069094  RISE       1
\UART_BlueT:BUART:pollcount_0\/main_3  macrocell23   5884   7134  1072690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7102
-------------------------------------   ---- 
End-of-path arrival time (ps)           7102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q        macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/main_0  macrocell21   5852   7102  1072721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_2\/q
Path End       : \UART_BlueT:BUART:tx_state_1\/main_3
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1072791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7032
-------------------------------------   ---- 
End-of-path arrival time (ps)           7032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_2\/q       macrocell13   1250   1250  1066870  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_3  macrocell11   5782   7032  1072791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_BlueT:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072971p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q                macrocell11     1250   1250  1066023  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3103   4353  1072971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1072986p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6838
-------------------------------------   ---- 
End-of-path arrival time (ps)           6838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q               macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/main_1  macrocell21   5588   6838  1072986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_bitclk_enable\/q
Path End       : \UART_BlueT:BUART:rx_state_3\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1072993p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_bitclk_enable\/q  macrocell20   1250   1250  1069311  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_2   macrocell18   5580   6830  1072993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BlueT:BUART:tx_state_1\/main_2
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1073514p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068030  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_2               macrocell11     6119   6309  1073514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_4
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1073615p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q       macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_4  macrocell16   4958   6208  1073615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_2\/q
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1073615p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6208
-------------------------------------   ---- 
End-of-path arrival time (ps)           6208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_2\/q         macrocell19   1250   1250  1065696  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_4  macrocell17   4958   6208  1073615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_state_3\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1073646p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6177
-------------------------------------   ---- 
End-of-path arrival time (ps)           6177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_0    macrocell18   4927   6177  1073646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BlueT:BUART:pollcount_0\/main_1
Capture Clock  : \UART_BlueT:BUART:pollcount_0\/clock_0
Path slack     : 1073858p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5966
-------------------------------------   ---- 
End-of-path arrival time (ps)           5966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073858  RISE       1
\UART_BlueT:BUART:pollcount_0\/main_1        macrocell23   4026   5966  1073858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BlueT:BUART:pollcount_0\/main_0
Capture Clock  : \UART_BlueT:BUART:pollcount_0\/clock_0
Path slack     : 1073859p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5964
-------------------------------------   ---- 
End-of-path arrival time (ps)           5964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073859  RISE       1
\UART_BlueT:BUART:pollcount_0\/main_0        macrocell23   4024   5964  1073859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BlueT:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5955
-------------------------------------   ---- 
End-of-path arrival time (ps)           5955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073858  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/main_1   macrocell20   4015   5955  1073869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BlueT:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1073871p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5952
-------------------------------------   ---- 
End-of-path arrival time (ps)           5952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073859  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/main_0   macrocell20   4012   5952  1073871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_1\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_5
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1073888p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5935
-------------------------------------   ---- 
End-of-path arrival time (ps)           5935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_1\/q       macrocell22   1250   1250  1069772  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_5  macrocell24   4685   5935  1073888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_1\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_8
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1073902p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5922
-------------------------------------   ---- 
End-of-path arrival time (ps)           5922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_1\/q      macrocell22   1250   1250  1069772  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_8  macrocell16   4672   5922  1073902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:tx_state_1\/main_1
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1074121p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q       macrocell12   1250   1250  1066852  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_1  macrocell11   4452   5702  1074121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_BlueT:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074211p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5613
-------------------------------------   ---- 
End-of-path arrival time (ps)           5613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1074211  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/main_2   macrocell20   3673   5613  1074211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_bitclk_enable\/clock_0                macrocell20         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:txn\/main_1
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1074343p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5481
-------------------------------------   ---- 
End-of-path arrival time (ps)           5481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q  macrocell11   1250   1250  1066023  RISE       1
\UART_BlueT:BUART:txn\/main_1    macrocell10   4231   5481  1074343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:tx_state_0\/main_0
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1074355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q       macrocell11   1250   1250  1066023  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_0  macrocell12   4219   5469  1074355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_BlueT:BUART:tx_bitclk\/clock_0
Path slack     : 1074355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q      macrocell11   1250   1250  1066023  RISE       1
\UART_BlueT:BUART:tx_bitclk\/main_0  macrocell14   4219   5469  1074355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_BlueT:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074355p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5468
-------------------------------------   ---- 
End-of-path arrival time (ps)           5468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q               macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/main_2  macrocell21   4218   5468  1074355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:tx_state_2\/main_0
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1074555p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5268
-------------------------------------   ---- 
End-of-path arrival time (ps)           5268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q       macrocell11   1250   1250  1066023  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_0  macrocell13   4018   5268  1074555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1074611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_0    macrocell19   3963   5213  1074611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1074611p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_0   macrocell24   3963   5213  1074611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_bitclk\/q
Path End       : \UART_BlueT:BUART:tx_state_1\/main_5
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074614  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_5  macrocell11   3959   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_0\/q
Path End       : \UART_BlueT:BUART:pollcount_1\/main_4
Capture Clock  : \UART_BlueT:BUART:pollcount_1\/clock_0
Path slack     : 1074694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_0\/q       macrocell23   1250   1250  1069094  RISE       1
\UART_BlueT:BUART:pollcount_1\/main_4  macrocell22   3880   5130  1074694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BlueT:BUART:rx_state_0\/main_6
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074735  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_6         macrocell16   3148   5088  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074735  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_6       macrocell17   3148   5088  1074735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BlueT:BUART:rx_state_0\/main_7
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1074737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074737  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_7         macrocell16   3146   5086  1074737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074737p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5086
-------------------------------------   ---- 
End-of-path arrival time (ps)           5086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074737  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_7       macrocell17   3146   5086  1074737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BlueT:BUART:rx_state_3\/main_7
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1074740p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5083
-------------------------------------   ---- 
End-of-path arrival time (ps)           5083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074737  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_7         macrocell18   3143   5083  1074740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BlueT:BUART:rx_state_2\/main_6
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1074747p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074735  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_6         macrocell19   3136   5076  1074747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BlueT:BUART:rx_state_0\/main_5
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1074763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074763  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_5         macrocell16   3120   5060  1074763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5060
-------------------------------------   ---- 
End-of-path arrival time (ps)           5060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074763  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_5       macrocell17   3120   5060  1074763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BlueT:BUART:rx_state_2\/main_5
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1074775p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074763  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_5         macrocell19   3109   5049  1074775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_BlueT:BUART:rx_state_3\/main_6
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1074881p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4942
-------------------------------------   ---- 
End-of-path arrival time (ps)           4942
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074735  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_6         macrocell18   3002   4942  1074881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1074889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q       macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_3  macrocell19   3684   4934  1074889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1074889p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q        macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_3  macrocell24   3684   4934  1074889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_BlueT:BUART:rx_state_3\/main_5
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1074891p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074763  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_5         macrocell18   2992   4932  1074891  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q       macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_3  macrocell16   3681   4931  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1074892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q         macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_3  macrocell17   3681   4931  1074892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_BlueT:BUART:rx_state_2\/main_7
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074737  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_7         macrocell19   2971   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_BlueT:BUART:pollcount_1\/main_1
Capture Clock  : \UART_BlueT:BUART:pollcount_1\/clock_0
Path slack     : 1074959p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4864
-------------------------------------   ---- 
End-of-path arrival time (ps)           4864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073858  RISE       1
\UART_BlueT:BUART:pollcount_1\/main_1        macrocell22   2924   4864  1074959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_BlueT:BUART:pollcount_1\/main_0
Capture Clock  : \UART_BlueT:BUART:pollcount_1\/clock_0
Path slack     : 1074961p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073859  RISE       1
\UART_BlueT:BUART:pollcount_1\/main_0        macrocell22   2922   4862  1074961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_0    macrocell16   3429   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075144p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4679
-------------------------------------   ---- 
End-of-path arrival time (ps)           4679
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_ctrl_mark_last\/clock_0               macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_ctrl_mark_last\/q  macrocell15   1250   1250  1066708  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_0  macrocell17   3429   4679  1075144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_3\/q
Path End       : \UART_BlueT:BUART:rx_state_3\/main_3
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_3\/q       macrocell18   1250   1250  1067392  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_3  macrocell18   3419   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:txn\/main_2
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q  macrocell12   1250   1250  1066852  RISE       1
\UART_BlueT:BUART:txn\/main_2    macrocell10   3396   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:tx_state_2\/main_1
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1075178p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4645
-------------------------------------   ---- 
End-of-path arrival time (ps)           4645
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q       macrocell12   1250   1250  1066852  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_1  macrocell13   3395   4645  1075178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_2\/q
Path End       : \UART_BlueT:BUART:tx_state_0\/main_4
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_2\/q       macrocell13   1250   1250  1066870  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_4  macrocell12   3377   4627  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_2\/q
Path End       : \UART_BlueT:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_BlueT:BUART:tx_bitclk\/clock_0
Path slack     : 1075197p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4627
-------------------------------------   ---- 
End-of-path arrival time (ps)           4627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_2\/q      macrocell13   1250   1250  1066870  RISE       1
\UART_BlueT:BUART:tx_bitclk\/main_3  macrocell14   3377   4627  1075197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_2\/q
Path End       : \UART_BlueT:BUART:txn\/main_4
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1075207p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_2\/q  macrocell13   1250   1250  1066870  RISE       1
\UART_BlueT:BUART:txn\/main_4    macrocell10   3366   4616  1075207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:pollcount_1\/q
Path End       : \UART_BlueT:BUART:pollcount_1\/main_2
Capture Clock  : \UART_BlueT:BUART:pollcount_1\/clock_0
Path slack     : 1075372p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:pollcount_1\/q       macrocell22   1250   1250  1069772  RISE       1
\UART_BlueT:BUART:pollcount_1\/main_2  macrocell22   3201   4451  1075372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:pollcount_1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_state_0\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_state_0\/clock_0
Path slack     : 1075378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q       macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_state_0\/main_1  macrocell16   3195   4445  1075378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_load_fifo\/clock_0
Path slack     : 1075378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q         macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/main_1  macrocell17   3195   4445  1075378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_state_3\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_state_3\/clock_0
Path slack     : 1075378p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q       macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_state_3\/main_1  macrocell18   3195   4445  1075378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_3\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1075382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q       macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_1  macrocell19   3191   4441  1075382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_state_0\/q
Path End       : \UART_BlueT:BUART:rx_status_3\/main_1
Capture Clock  : \UART_BlueT:BUART:rx_status_3\/clock_0
Path slack     : 1075382p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_0\/clock_0                      macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_state_0\/q        macrocell16   1250   1250  1067881  RISE       1
\UART_BlueT:BUART:rx_status_3\/main_1  macrocell24   3191   4441  1075382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:tx_state_0\/main_1
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q       macrocell12   1250   1250  1066852  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_1  macrocell12   3110   4360  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_0\/q
Path End       : \UART_BlueT:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_BlueT:BUART:tx_bitclk\/clock_0
Path slack     : 1075464p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4360
-------------------------------------   ---- 
End-of-path arrival time (ps)           4360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_0\/q      macrocell12   1250   1250  1066852  RISE       1
\UART_BlueT:BUART:tx_bitclk\/main_1  macrocell14   3110   4360  1075464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_1\/q
Path End       : \UART_BlueT:BUART:tx_state_1\/main_0
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1075481p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_1\/q       macrocell11   1250   1250  1066023  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_0  macrocell11   3092   4342  1075481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_state_2\/q
Path End       : \UART_BlueT:BUART:tx_state_2\/main_3
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1075484p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4339
-------------------------------------   ---- 
End-of-path arrival time (ps)           4339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_state_2\/q       macrocell13   1250   1250  1066870  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_3  macrocell13   3089   4339  1075484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_bitclk\/q
Path End       : \UART_BlueT:BUART:tx_state_2\/main_5
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1075509p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074614  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_5  macrocell13   3064   4314  1075509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_bitclk\/q
Path End       : \UART_BlueT:BUART:tx_state_0\/main_5
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1075519p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4305
-------------------------------------   ---- 
End-of-path arrival time (ps)           4305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_bitclk\/q        macrocell14   1250   1250  1074614  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_5  macrocell12   3055   4305  1075519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:tx_bitclk\/q
Path End       : \UART_BlueT:BUART:txn\/main_6
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1075636p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4188
-------------------------------------   ---- 
End-of-path arrival time (ps)           4188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:tx_bitclk\/q  macrocell14   1250   1250  1074614  RISE       1
\UART_BlueT:BUART:txn\/main_6   macrocell10   2938   4188  1075636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_last\/q
Path End       : \UART_BlueT:BUART:rx_state_2\/main_9
Capture Clock  : \UART_BlueT:BUART:rx_state_2\/clock_0
Path slack     : 1075643p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4181
-------------------------------------   ---- 
End-of-path arrival time (ps)           4181
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_last\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_last\/q          macrocell25   1250   1250  1075643  RISE       1
\UART_BlueT:BUART:rx_state_2\/main_9  macrocell19   2931   4181  1075643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:txn\/q
Path End       : \UART_BlueT:BUART:txn\/main_0
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1075798p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:txn\/q       macrocell10   1250   1250  1075798  RISE       1
\UART_BlueT:BUART:txn\/main_0  macrocell10   2776   4026  1075798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_load_fifo\/q
Path End       : \UART_BlueT:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_BlueT:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1075869p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4334
-------------------------------------   ---- 
End-of-path arrival time (ps)           4334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_load_fifo\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_load_fifo\/q            macrocell17     1250   1250  1072224  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   3084   4334  1075869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BlueT:BUART:tx_state_1\/main_4
Capture Clock  : \UART_BlueT:BUART:tx_state_1\/clock_0
Path slack     : 1075970p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075970  RISE       1
\UART_BlueT:BUART:tx_state_1\/main_4               macrocell11     3663   3853  1075970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_1\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BlueT:BUART:tx_state_2\/main_2
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1076329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068030  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_2               macrocell13     3304   3494  1076329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BlueT:BUART:tx_state_0\/main_2
Capture Clock  : \UART_BlueT:BUART:tx_state_0\/clock_0
Path slack     : 1076337p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068030  RISE       1
\UART_BlueT:BUART:tx_state_0\/main_2               macrocell12     3297   3487  1076337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_0\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_BlueT:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_BlueT:BUART:tx_bitclk\/clock_0
Path slack     : 1076337p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068030  RISE       1
\UART_BlueT:BUART:tx_bitclk\/main_2                macrocell14     3297   3487  1076337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_bitclk\/clock_0                       macrocell14         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BlueT:BUART:tx_state_2\/main_4
Capture Clock  : \UART_BlueT:BUART:tx_state_2\/clock_0
Path slack     : 1076835p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2988
-------------------------------------   ---- 
End-of-path arrival time (ps)           2988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075970  RISE       1
\UART_BlueT:BUART:tx_state_2\/main_4               macrocell13     2798   2988  1076835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:tx_state_2\/clock_0                      macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_BlueT:BUART:txn\/main_5
Capture Clock  : \UART_BlueT:BUART:txn\/clock_0
Path slack     : 1076841p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2983
-------------------------------------   ---- 
End-of-path arrival time (ps)           2983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075970  RISE       1
\UART_BlueT:BUART:txn\/main_5                      macrocell10     2793   2983  1076841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:txn\/clock_0                             macrocell10         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_BlueT:BUART:rx_status_3\/q
Path End       : \UART_BlueT:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_BlueT:BUART:sRX:RxSts\/clock
Path slack     : 1077934p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_BlueT_IntClock:R#1 vs. UART_BlueT_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4899
-------------------------------------   ---- 
End-of-path arrival time (ps)           4899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:rx_status_3\/clock_0                     macrocell24         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_BlueT:BUART:rx_status_3\/q       macrocell24    1250   1250  1077934  RISE       1
\UART_BlueT:BUART:sRX:RxSts\/status_3  statusicell2   3649   4899  1077934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_BlueT:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

