# uvm_ral_learnings
## Need for RAL
The RAL (Register Abstraction Layer) provides a standardized and automated way to describe, access, and verify registers and memories in a DUT â€” without hardcoding addresses, bitfields, or access types.
<div align="center">
  <image src = "https://github.com/user-attachments/assets/97cca516-148c-4496-828d-bc1e6fa391a8">  
</div> 
<p align="center">
    **Register model in design for which we going to construct RAL**
</p> 

