- en: <!--yml
  id: totrans-0
  prefs: []
  type: TYPE_NORMAL
  zh: <!--yml
- en: 'category: 未分类'
  id: totrans-1
  prefs: []
  type: TYPE_NORMAL
  zh: 'category: 未分类'
- en: 'date: 2024-05-27 15:05:51'
  id: totrans-2
  prefs: []
  type: TYPE_NORMAL
  zh: 'date: 2024-05-27 15:05:51'
- en: -->
  id: totrans-3
  prefs: []
  type: TYPE_NORMAL
  zh: -->
- en: A Peek at Intel’s Future Foundry Tech - IEEE Spectrum
  id: totrans-4
  prefs:
  - PREF_H1
  type: TYPE_NORMAL
  zh: 窥探英特尔未来的代工技术 - IEEE Spectrum
- en: 来源：[https://spectrum.ieee.org/intel-18a](https://spectrum.ieee.org/intel-18a)
  id: totrans-5
  prefs:
  - PREF_BQ
  type: TYPE_NORMAL
  zh: 来源：[https://spectrum.ieee.org/intel-18a](https://spectrum.ieee.org/intel-18a)
- en: '**In an exclusive interview** ahead of [an invite-only event today](https://www.intel.com/content/www/us/en/events/ifs-direct-connect.html)
    in San Jose, [Intel](https://spectrum.ieee.org/tag/intel) outlined new chip technologies
    it will offer its foundry customers by sharing a glimpse into its future data-center
    processors. The advances include more dense logic and a 16-fold increase in the
    connectivity within [3D-stacked](https://spectrum.ieee.org/amd-3d-stacking-intel-graphcore)
    chips, and they will be among the first top-end technologies the company has ever
    shared with chip architects from other companies.'
  id: totrans-6
  prefs: []
  type: TYPE_NORMAL
  zh: '**在今天的邀请制活动之前的独家采访**中，[英特尔](https://spectrum.ieee.org/tag/intel)通过展示其未来数据中心处理器的一瞥，概述了将提供给其代工客户的新芯片技术。
    这些进步包括更密集的逻辑和[3D堆叠](https://spectrum.ieee.org/amd-3d-stacking-intel-graphcore)芯片内的连接性增加了16倍，它们将是公司首次与其他公司的芯片架构师分享的顶级技术之一。'
- en: The new technologies will arrive at the culmination of a years-long transformation
    for Intel. The processor maker is moving from being a company that produces only
    its own chips to becoming a foundry, making chips for others and considering its
    own product teams as just another customer. The San Jose event, IFS Direct Connect,
    is meant as a sort of coming-out party for the new business model.
  id: totrans-7
  prefs: []
  type: TYPE_NORMAL
  zh: 新技术将是英特尔长达数年转型的顶峰。 这家处理器制造商正在从仅生产自己芯片的公司转变为代工厂，为其他公司制造芯片，并将自己的产品团队视为另一个客户。 圣何塞的活动，IFS
    Direct Connect，旨在成为新业务模式的一种“首秀”。
- en: Internally, Intel plans to use the combination of technologies in a server CPU
    code-named Clearwater Forest. The company considers the product, a system-on-a-chip
    with hundreds of billions of transistors, an example of what other customers of
    its foundry business will be able to achieve.
  id: totrans-8
  prefs: []
  type: TYPE_NORMAL
  zh: 在内部，英特尔计划在一个服务器CPU中使用这些技术，该CPU代号为Clearwater Forest。 公司认为这款产品是一个芯片上的系统，拥有数百亿个晶体管，这是其代工业务的其他客户将能够实现的示例。
- en: “Our objective is to get the compute to the best performance per watt we can
    achieve” from Clearwater Forest, said [Eric Fetzer,](https://www.linkedin.com/in/eric-fetzer-1856664/)
    director of data center technology and pathfinding at Intel. That means using
    the company’s most advanced fabrication technology available, [Intel 18A](https://spectrum.ieee.org/intel-says-its-manufacturing-tech-will-lead-the-world-by-2025).
  id: totrans-9
  prefs: []
  type: TYPE_NORMAL
  zh: “我们的目标是从Clearwater Forest中获得计算性能的最佳性能每瓦特，”英特尔数据中心技术与路径发现主管[Eric Fetzer](https://www.linkedin.com/in/eric-fetzer-1856664/)说。
    这意味着使用公司可用的最先进的制造技术，[Intel 18A](https://spectrum.ieee.org/intel-says-its-manufacturing-tech-will-lead-the-world-by-2025)。
- en: 3D stacking “improves the latency between compute and memory by shortening the
    hops, while at the same time enabling a larger cache” **[—Pushkar Ranade](https://www.linkedin.com/in/pranade/)**
  id: totrans-10
  prefs: []
  type: TYPE_NORMAL
  zh: 3D堆叠“通过减少跳跃改善了计算与内存之间的延迟，同时使缓存更大” **[—Pushkar Ranade](https://www.linkedin.com/in/pranade/)**
- en: “However, if we apply that technology throughout the entire system, you run
    into other potential problems,” he added. “Certain parts of the system don’t necessarily
    scale as well as others. Logic typically scales generation to generation very
    well with [Moore’s Law](https://spectrum.ieee.org/tag/moore-s-law).” But other
    features do not. SRAM, a CPU’s cache memory, has been lagging logic, for example.
    And the I/O circuits that connect a processor to the rest of a computer are even
    further behind.
  id: totrans-11
  prefs: []
  type: TYPE_NORMAL
  zh: “但是，如果我们将该技术应用于整个系统，您将遇到其他潜在问题，”他补充说。“系统的某些部分不一定与其他部分一样良好地扩展。逻辑通常按照[摩尔定律](https://spectrum.ieee.org/tag/moore-s-law)世代递增。”
    但是其他特性不是。例如，SRAM，CPU的高速缓存内存，一直落后于逻辑。而将处理器连接到计算机其余部分的I/O电路甚至落后更多。
- en: Faced with these realities, as all makers of leading-edge processors are now,
    Intel broke Clearwater Forest’s system down into its core functions, chose the
    best-fit technology to build each, and stitched them back together using a suite
    of new technical tricks. The result is a CPU architecture capable of scaling to
    as many as 300 billion transistors.
  id: totrans-12
  prefs: []
  type: TYPE_NORMAL
  zh: 面对这些现实，正如现在所有领先处理器制造商所面临的那样，英特尔将Clearwater Forest系统分解为其核心功能，选择最适合的技术来构建每个功能，并使用一套新的技术技巧将它们重新组合在一起。
    结果是一种能够扩展到多达3000亿个晶体管的CPU架构。
- en: In Clearwater Forest, billions of transistors are divided among three different
    types of silicon ICs, called dies or chiplets, interconnected and packaged together.
    The heart of the system is as many as 12 processor-core chiplets built using the
    Intel 18A process. These chiplets are 3D-stacked atop three “base dies” built
    using Intel 3, the process that makes compute cores for the [Sierra Forest CPU](https://www.intel.com/content/www/us/en/newsroom/news/intel-unveils-future-generation-xeon.html#gs.4xfdw0),
    due out this year. Housed on the base die will be the CPU’s main cache memory,
    voltage regulators, and internal network. “The stacking improves the latency between
    compute and memory by shortening the hops, while at the same time enabling a larger
    cache,” says senior principal engineer [Pushkar Ranade](https://www.linkedin.com/in/pranade/).
  id: totrans-13
  prefs: []
  type: TYPE_NORMAL
  zh: 在Clearwater Forest中，数十亿个晶体管分为三种不同类型的硅IC，称为芯片或芯片组，互连并打包在一起。 系统的核心是使用Intel 18A工艺制造的多达12个处理器核心芯片组。
    这些芯片组是3D堆叠在三个“基础芯片”上，这些基础芯片使用Intel 3制造，该工艺用于制造今年即将推出的[Sierra Forest CPU](https://www.intel.com/content/www/us/en/newsroom/news/intel-unveils-future-generation-xeon.html#gs.4xfdw0)的计算核心。基础芯片上将放置CPU的主缓存存储器、电压调节器和内部网络。“堆叠通过减少跳跃改善了计算与内存之间的延迟，同时使缓存更大，”高级首席工程师[Pushkar
    Ranade](https://www.linkedin.com/in/pranade/)说。
- en: Finally, the CPU’s I/O system will be on two dies built using Intel 7, which
    in 2025 will be trailing the company’s most advanced process by a full four generations.
    In fact, the chiplets are basically the same as those going into the [Sierra Forest
    and Granite Rapids](https://www.intel.com/content/www/us/en/newsroom/news/intel-unveils-future-generation-xeon.html#gs.4s66fg)
    CPUs, lessening the development expense.
  id: totrans-14
  prefs: []
  type: TYPE_NORMAL
  zh: 最后，CPU 的 I/O 系统将使用两个由 Intel 7 构建的芯片，到 2025 年将比公司最先进的工艺落后整整四代。事实上，芯片组基本上与投入 [Sierra
    Forest 和 Granite Rapids](https://www.intel.com/content/www/us/en/newsroom/news/intel-unveils-future-generation-xeon.html#gs.4s66fg)
    CPU 的相同，减少了开发费用。
- en: 'Here’s a look at the new technologies involved and what they offer:'
  id: totrans-15
  prefs: []
  type: TYPE_NORMAL
  zh: 这里是涉及的新技术及其提供的内容的一瞥：
- en: 3D Hybrid Bonding
  id: totrans-16
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 3D 混合键合
- en: 3D hybrid bonding links compute dies to base dies.Intel
  id: totrans-17
  prefs: []
  type: TYPE_NORMAL
  zh: 3D 混合键合将计算芯片与基础芯片相连。Intel
- en: 'Intel’s current chip-stacking interconnect technology, Foveros, links one die
    to another using a vastly scaled-down version of how dies have long been connected
    to their packages: tiny “microbumps” of solder that are briefly melted to join
    the chips. This lets today’s version of Foveros, which is used in the Meteor Lake
    CPU, make one connection roughly every 36 micrometers. Clearwater Forest will
    use new technology, [Foveros Direct](https://www.youtube.com/watch?v=fqumhx7CgzQ)
    3D, which departs from solder-based methods to bring a whopping 16-fold increase
    in the density of 3D connections.'
  id: totrans-18
  prefs: []
  type: TYPE_NORMAL
  zh: 英特尔当前的芯片层叠互联技术 Foveros，使用了一个大大缩小版本的长期以来连接芯片与封装的方法：微小的焊球。这些焊球在短暂地熔化后连接芯片。这使得今天的
    Foveros 版本（用于 Meteor Lake CPU）每 36 微米大约可以进行一次连接。Clearwater Forest 将使用新技术，[Foveros
    Direct](https://www.youtube.com/watch?v=fqumhx7CgzQ) 3D，它不再使用基于焊料的方法，而是带来了 3D
    连接密度的惊人 16 倍增加。
- en: Called “hybrid bonding,” it’s analogous to welding together the copper pads
    at the face of two chips. These pads are slightly recessed and surround by insulator.
    The insulator on one chip affixes to the other when they are pressed together.
    Then the stacked chips are heated, causing the copper to expand across the gap
    and bind together to form a permanent link. Competitor TSMC uses a version of
    hybrid bonding in certain [AMD](https://spectrum.ieee.org/tag/amd) CPUs to connect
    extra cache memory to processor-core chiplets and, in [AMD’s newest GPU](https://spectrum.ieee.org/amd-mi300),
    to link compute chiplets to the system’s base die.
  id: totrans-19
  prefs: []
  type: TYPE_NORMAL
  zh: 称为“混合键合”，它类似于将两个芯片表面的铜垫焊接在一起。这些垫片略微凹陷，并被绝缘体环绕。当它们被压在一起时，一个芯片上的绝缘体粘附到另一个芯片上。然后，堆叠的芯片被加热，导致铜扩展到间隙，并结合在一起形成永久连接。竞争对手
    TSMC 在某些 [AMD](https://spectrum.ieee.org/tag/amd) CPU 中使用混合键合的一种版本，将额外的缓存内存连接到处理器核心芯片组上，并在
    [AMD 的最新 GPU](https://spectrum.ieee.org/amd-mi300) 中连接计算芯片组到系统的基础芯片上。
- en: “The hybrid bond interconnects enable a substantial increase in density” of
    connections, says Fetzer. “That density is very important for the server market,
    particularly because the density drives a very low picojoule-per-bit communication.”
    The energy involved in data crossing from one silicon die to another can easily
    consume a big chunk of a product’s power budget if the per-bit energy cost is
    too high. Foveros Direct 3D brings that cost down below 0.05 picojoules per bit,
    which puts it on the same scale as the energy needed to move bits around *within*
    a silicon die.
  id: totrans-20
  prefs: []
  type: TYPE_NORMAL
  zh: “混合键合互联技术可以大幅增加连接密度”，Fetzer 说道。“这种密度对服务器市场非常重要，特别是因为密度驱动了非常低的每比特皮焦通信。” 如果每比特能量成本过高，数据从一个硅芯片跨越到另一个硅芯片可能会消耗大量产品的功耗预算。
    Foveros Direct 3D 将该成本降低到每比特低于 0.05 皮焦，这使其与在硅芯片内部移动位的能量需求量级相同。
- en: A lot of that energy savings comes from the data traversing less copper. Say
    you wanted to connect a 512-wire bus on one die to the same-size bus on another
    so the two dies can share a coherent set of information. On each chip, these buses
    might be as narrow as 10–20 wires per micrometer. To get that from one die to
    the other using today’s 36-micrometer-pitch microbump tech would mean scattering
    those signals across several hundred square micrometers of silicon on one side
    and then gathering them across the same area on the other. Charging up all that
    extra copper and solder “quickly becomes both a latency and a large power problem,”
    says Fetzer. Hybrid bonding, in contrast, could do the bus-to-bus connection in
    the same area that a few microbumps would occupy.
  id: totrans-21
  prefs: []
  type: TYPE_NORMAL
  zh: 很大一部分能量节省来自于数据穿越的铜减少。假设你想要连接一个 512 线总线在一个芯片上到另一个相同大小的芯片上，以便两个芯片可以共享一致的信息集。在每个芯片上，这些总线可能会窄至每微米
    10 到 20 条线。使用当今的 36 微米间距微小焊点技术来实现这一点，意味着将这些信号散布到一侧的数百平方微米的硅上，然后在另一侧的相同区域收集它们。
    Fetzer 说：“充电所有额外的铜和焊料很快就会成为延迟和大功耗问题。” 相比之下，混合键合可以在与几个微小焊点相同的区域完成总线到总线的连接。
- en: As great as those benefits might be, making the switch to hybrid bonding isn’t
    easy. To forge hybrid bonds requires linking an already-diced silicon die to one
    that’s still attached to its wafer. Aligning all the connections properly means
    the chip must be diced to much greater tolerances than is needed for microbump
    technologies. Repair and recovery, too, require different technologies. Even the
    predominant way connections fail is different, says Fetzer. With microbumps, you
    are more likely to get a short from one bit of solder connecting to a neighbor.
    But with hybrid bonding, the danger is defects that lead to open connections.
  id: totrans-22
  prefs: []
  type: TYPE_NORMAL
  zh: 尽管这些好处可能很大，但切换到混合键合并不容易。要形成混合键合需要将已经切片的硅芯片与仍然连接到其晶片上的硅芯片相连接。正确对齐所有连接意味着芯片必须切片得比微小焊点技术需要的容差大得多。修复和恢复也需要不同的技术。甚至主要连接失败的方式也不同，Fetzer
    说。用微小焊点，你更有可能因为一个焊点与相邻的一个焊点连接而产生短路。但是对于混合键合，危险是导致断开连接的缺陷。
- en: Backside power
  id: totrans-23
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 背面功率
- en: One of the main distinctions the company is bringing to chipmaking this year
    with its Intel 20A process, the one that will precede Intel 18A, is [backside
    power delivery](https://spectrum.ieee.org/next-gen-chips-will-be-powered-from-below).
    In processors today, all interconnects, whether they’re carrying power or data,
    are constructed on the “front side” of the chip, above the silicon substrate.
    Foveros and other 3D-chip-stacking tech require through-silicon vias, interconnects
    that drill down through the silicon to make connections from the other side. But
    back-side power delivery goes much further. It puts all of the power interconnects
    beneath the silicon, essentially sandwiching the layer containing the transistors
    between two sets of interconnects.
  id: totrans-24
  prefs: []
  type: TYPE_NORMAL
  zh: 今年，公司在其 Intel 20A 工艺中引入的主要区别之一是 [背面供电](https://spectrum.ieee.org/next-gen-chips-will-be-powered-from-below)。
    目前，处理器中的所有互连，无论是传输电力还是数据，都是构建在芯片的“前面”，即硅基底的上方。 Foveros 和其他 3D 芯片堆叠技术需要通过硅进行通孔连接，即通过硅钻孔进行连接。
    但是背面供电技术更进一步。 它将所有电源互连放在硅的下方，从本质上将包含晶体管的层夹在两组互连之间。
- en: PowerVia puts the silicon’s power supply network below, leaving more room for
    data-carrying interconnects above.Intel
  id: totrans-25
  prefs: []
  type: TYPE_NORMAL
  zh: PowerVia 将硅的供电网络放在下面，从而为上面的数据传输互连留出更多空间。
- en: This arrangement makes a difference because power interconnects and data interconnects
    require different features. Power interconnects need to be wide to reduce resistance,
    while data interconnects should be narrow so they can be densely packed. Intel
    is set to be the first chipmaker to introduce back-side power delivery in a commercial
    chip, later this year with the release of the [Arrow Lake CPU](https://spectrum.ieee.org/intel-20a).
    Data released last summer by Intel showed that back-side power alone delivered
    a [6 percent performance boost](https://spectrum.ieee.org/backside-power-delivery).
  id: totrans-26
  prefs: []
  type: TYPE_NORMAL
  zh: 这种排列方式有所不同，因为电力互连和数据互连需要不同的特征。 电力互连需要宽度较大以减少电阻，而数据互连应该较窄以便可以密集堆放。 Intel 将成为首家在商用芯片中引入背面供电的芯片制造商，今年晚些时候将发布
    [Arrow Lake CPU](https://spectrum.ieee.org/intel-20a)。 Intel 去年夏天发布的数据显示，仅使用背面供电就可以实现
    [6% 的性能提升](https://spectrum.ieee.org/backside-power-delivery)。
- en: The Intel 18A process technology’s back-side-power-delivery network technology
    will be fundamentally the same as what’s found in Intel 20A chips. However, it’s
    being used to greater advantage in Clearwater Forest. The upcoming CPU includes
    what’s called an “on-die voltage regulator” within the base die. Having the voltage
    regulation close to the logic it drives means the logic can run faster. The shorter
    distances let the regulator respond to changes in the demand for current more
    quickly, while consuming less power.
  id: totrans-27
  prefs: []
  type: TYPE_NORMAL
  zh: Intel 18A 工艺技术的背面供电网络技术基本与 Intel 20A 芯片中的相同。 但是，在 Clearwater Forest 中，它被更大程度地利用。
    即将推出的 CPU 在基础芯片中包括所谓的 “芯内电压调节器”。 电压调节器靠近驱动其逻辑的逻辑单元意味着逻辑单元可以运行得更快。 较短的距离使调节器能够更快地响应对电流需求的变化，同时消耗更少的功率。
- en: Because the logic dies use back-side power delivery, the resistance of the connection
    between the voltage regulator and the dies logic is that much lower. “The power
    via technology along with the Foveros stacking gives us a really efficient way
    to hook it up,” says Fetzer.
  id: totrans-28
  prefs: []
  type: TYPE_NORMAL
  zh: 因为逻辑芯片使用背面供电，电压调节器与芯片逻辑之间的连接电阻要低得多。 “Power via 技术以及 Foveros 堆叠技术给我们提供了一种非常高效的连接方式，”
    Fetzer 说。
- en: RibbonFET, the next generation
  id: totrans-29
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 下一代是 RibbonFET。
- en: 'In addition to back-side power, the chipmaker is switching to a different [transistor](https://spectrum.ieee.org/tag/transistor)
    architecture with the Intel 20A process: RibbonFET. A form of [nanosheet, or gate-all-around,
    transistor](https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law),
    RibbonFET replaces the [FinFET](https://spectrum.ieee.org/how-the-father-of-finfets-helped-save-moores-law),
    CMOS’s workhorse transistor since 2011\. With Intel 18A, Clearwater Forest’s logic
    dies will be made with a second generation of RibbonFET process. While the devices
    themselves aren’t very different from the ones that will emerge from Intel 20A,
    there’s more flexibility to the design of the devices, says Fetzer.'
  id: totrans-30
  prefs: []
  type: TYPE_NORMAL
  zh: 除了背面供电之外，芯片制造商还将在 Intel 20A 工艺中切换到不同的 [晶体管](https://spectrum.ieee.org/tag/transistor)
    架构：RibbonFET。 RibbonFET 是一种 [纳米片，或全环绕栅，晶体管](https://spectrum.ieee.org/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law)，自
    2011 年以来一直是 CMOS 的主力晶体管。 使用 Intel 18A，Clearwater Forest 的逻辑芯片将采用第二代 RibbonFET
    工艺。 尽管这些设备本身与将从 Intel 20A 推出的设备没有太大区别，但 Fetzer 表示，设计的灵活性更大。
- en: RibbonFET is Intel’s take on nanowire transistors.Intel
  id: totrans-31
  prefs: []
  type: TYPE_NORMAL
  zh: RibbonFET 是英特尔对纳米线晶体管的看法。
- en: “There’s a broader array of devices to support various foundry applications
    beyond just what was needed to enable a high-performance CPU,” which was what
    the Intel 20A process was designed for, he says.
  id: totrans-32
  prefs: []
  type: TYPE_NORMAL
  zh: “除了满足高性能 CPU 所需的设备外，还有更广泛的设备支持各种铸造应用。” 这是 Intel 20A 工艺的设计目标，他说。
- en: RibbonFET’s nanowires can have different widths depending on the needs of a
    logic cell.Intel
  id: totrans-33
  prefs: []
  type: TYPE_NORMAL
  zh: 根据逻辑单元的需求，RibbonFET 的纳米线可以有不同的宽度。
- en: Some of that variation stems from a degree of flexibility that was lost in the
    FinFET era. Before FinFETs arrived, transistors in the same process could be made
    in a range of widths, allowing a more-or-less continuous trade-off between performance—which
    came with higher current—and efficiency—which required better control over leakage
    current. Because the main part of a FinFET is a vertical silicon fin of a defined
    height and width, that trade-off now had to take the form of how many fins a device
    had. So, with two fins you could double current, but there was no way to increase
    it by 25 or 50 percent.
  id: totrans-34
  prefs: []
  type: TYPE_NORMAL
  zh: 这种变化的一部分源于在 FinFET 时代失去的某种灵活性。在 FinFET 出现之前，同一工艺中的晶体管可以制造成一系列宽度，允许在性能（伴随更高电流而来）和效率（需要更好地控制漏电流）之间进行更多或更少连续的权衡。由于
    FinFET 的主要部分是具有定义高度和宽度的垂直硅翼，因此这种权衡现在必须采用设备拥有多少翼片的形式。因此，拥有两个翼片可以使电流加倍，但无法将其增加 25%
    或 50%。
- en: With nanosheet devices, the ability to vary transistor widths is back. “RibbonFET
    technology enables different sizes of ribbon within the same technology base,”
    says Fetzer. “When we go from Intel 20A to Intel 18A, we offer more flexibility
    in transistor sizing.”
  id: totrans-35
  prefs: []
  type: TYPE_NORMAL
  zh: 使用纳米片装置，可以变化晶体管宽度的能力已经恢复。“RibbonFET 技术使在相同技术基础上可以有不同大小的带状体，” 费策说。“当我们从英特尔 20A
    转到英特尔 18A 时，我们提供了更多的晶体管尺寸的灵活性。”
- en: That flexibility means that standard cells, basic logic blocks designers can
    use to build their systems, can contain transistors with different properties.
    And that enabled Intel to develop an “enhanced library” that includes standard
    cells that are smaller, better performing, or more efficient than those of the
    Intel 20A process.
  id: totrans-36
  prefs: []
  type: TYPE_NORMAL
  zh: 这种灵活性意味着标准单元，设计人员可以用来构建他们的系统的基本逻辑块，可以包含具有不同属性的晶体管。这使得英特尔能够开发出“增强库”，其中包括比英特尔
    20A 工艺的标准单元更小、性能更好或更高效的标准单元。
- en: 2nd generation EMIB
  id: totrans-37
  prefs:
  - PREF_H2
  type: TYPE_NORMAL
  zh: 第二代 EMIB
- en: In Clearwater Forest, the dies that handle input and output connect horizontally
    to the base dies—the ones with the cache memory and network—using the second generation
    of Intel’s [EMIB](https://spectrum.ieee.org/intels-view-of-the-chiplet-revolution).
    EMIB is a small piece of silicon containing a dense set of interconnects and microbumps
    designed to connect one die to another in the same plane. The silicon is embedded
    in the package itself to form a bridge between dies.
  id: totrans-38
  prefs: []
  type: TYPE_NORMAL
  zh: 在 Clearwater Forest 中，处理输入和输出的芯片水平连接到基本芯片上，基本芯片具有缓存内存和网络，使用了英特尔第二代的 [EMIB](https://spectrum.ieee.org/intels-view-of-the-chiplet-revolution)。EMIB
    是一个小块硅，包含一组密集的互连和微凸点，设计用于连接同一平面上的一个芯片到另一个芯片。硅被嵌入到封装中以形成芯片之间的桥梁。
- en: Dense 2D connections are formed by a small sliver of silicon called EMIB, which
    is embedded in the package substrate.Intel
  id: totrans-39
  prefs: []
  type: TYPE_NORMAL
  zh: 密集的 2D 连接是由一个小片硅形成的，称为 EMIB，它嵌入在封装基板中。英特尔
- en: The technology has been in commercial use in Intel CPUs since Sapphire Rapids
    was released in 2023\. It’s meant as a less costly alternative to putting all
    the dies on a silicon interposer, a slice of silicon patterned with interconnects
    that is large enough for all of the system’s dies to sit on. Apart from the cost
    of the material, sili^(con interposers can be expensive to build, because they
    are usually several times larger than what standard silicon processes are designed
    to make.)
  id: totrans-40
  prefs: []
  type: TYPE_NORMAL
  zh: 该技术自 2023 年 Sapphire Rapids 发布以来一直在英特尔 CPU 中商业化使用。它旨在作为将所有芯片放在硅中间层上的成本较低的替代方案，硅中间层是一片带有互连的硅片，足够大以容纳系统的所有芯片。除了材料成本之外，硅^(中间层可能很昂贵，因为它们通常比标准硅工艺设计制造的要大几倍。)
- en: The second generation of EMIB debuts this year with the Granite Rapids CPU,
    and it involves shrinking the pitch of microbump connections from 55 micrometers
    to 45 micrometers as well as boosting the density of the wires. The main challenge
    with such connections is that the package and the silicon expand at different
    rates when they heat up. This phenomenon could lead to warpage that breaks connections.
  id: totrans-41
  prefs: []
  type: TYPE_NORMAL
  zh: 第二代 EMIB 于今年首次亮相 Granite Rapids CPU，它将微凸连接的间距从 55 微米缩小到 45 微米，并增加了导线密度。这种连接的主要挑战是，当它们加热时，封装和硅会以不同的速度膨胀。这种现象可能导致打断连接的翘曲。
- en: What’s more, in the case of Clearwater Forest “there were also some unique challenges,
    because we’re connecting EMIB on a regular die to EMIB on a Foveros Direct 3D
    base die and a stack,” says Fetzer. This situation, recently rechristened EMIB
    3.5 technology (formerly called co-EMIB), requires special steps to ensure that
    the stresses and strains involved are compatible with the silicon in the Foveros
    stack, which is thinner than ordinary chips, he says.
  id: totrans-42
  prefs: []
  type: TYPE_NORMAL
  zh: 此外，在 Clearwater Forest 的情况下，“还存在一些独特的挑战，因为我们正在将 EMIB 连接到常规芯片上的 EMIB，连接到 Foveros
    直接 3D 基础芯片和堆叠，” 费策说。他说，这种情况最近更名为 EMIB 3.5 技术（之前称为 co-EMIB），需要特殊步骤来确保涉及的应力和应变与
    Foveros 堆叠中的硅兼容，后者比普通芯片薄。
- en: For more, see [Intel’s whitepaper](https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2024-02/intel-tech-clearwater-wp.pdf)
    on their foundry tech.
  id: totrans-43
  prefs: []
  type: TYPE_NORMAL
  zh: 了解更多，请查看他们的工厂技术的 [英特尔白皮书](https://www.intel.com/content/dam/www/central-libraries/us/en/documents/2024-02/intel-tech-clearwater-wp.pdf)。
- en: From Your Site Articles
  id: totrans-44
  prefs: []
  type: TYPE_NORMAL
  zh: 来自您网站的文章
- en: Related Articles Around the Web
  id: totrans-45
  prefs: []
  type: TYPE_NORMAL
  zh: 相关文章：环绕网络
