// generated by newgenasym  Tue Jun 03 14:11:58 2008


module \virtex-5  (\1_sint_720 , \2_sint_720 , \3_sint_720 , \400mhz_in ,
        \4_sint_720 , avdd_0, avss_0, cclk_0, \clk_i_out+ , \clk_i_out- ,
        \clk_q_out+ , \clk_q_out- , clk_sint_720, clko, com1_rx,
        com1_tx, com1_usb, com2_rx, com2_tx, com2_usb, cs_b_0, d0,
        d_in_0, d_out_busy_0, dds_crystal_out, dds_cs,
        dds_pwrdwnctl, dds_reset, dds_sclk, dds_sdio, dds_sdo,
        done_0, dxn_0, dxp_0, etalon_in_20mhz, fa, fb, fc, fcs_b, frd,
        fs0, fs1, fs2, fwr, hswapen_0, \i+q , \i+q* , \i+q_clk , \i+q_clk* ,
        \i/o_update , i2c_clk, i2c_data, \i_clk* , i_clk_p, \i_d0* ,
        i_d0_p, \i_d1* , i_d1_p, \i_d2* , i_d2_p, \i_d3* , i_d3_p, \i_d4* ,
        i_d4_p, \i_d5* , i_d5_p, \i_d6* , i_d6_p, \i_d7* , i_d7_p, \i_dc0* ,
        i_dc0_p, \i_out+ , \i_out- , ifclk, init_b_0, le_sint_720, m0_0,
        m1_0, m2_0, miso_sint_720, mosi, mosi_sint_720,
        \out_clk_i_lvds* , out_clk_i_lvds_p, \out_clk_q_lvds* ,
        out_clk_q_lvds_p, \out_i_lvds* , out_i_lvds_p, \out_q_lvds* ,
        out_q_lvds_p, pa0, pa1, pa3, powerdown_sint_720, program_b,
        \q_clk* , q_clk_p, \q_d0* , q_d0_p, \q_d1* , q_d1_p, \q_d2* , q_d2_p,
        \q_d3* , q_d3_p, \q_d4* , q_d4_p, \q_d5* , q_d5_p, \q_d6* , q_d6_p,
        \q_d7* , q_d7_p, \q_dc0* , q_dc0_p, \q_out+ , \q_out- , rdwr_b_0,
        \ref_clock_dds* , ref_clock_dds_p, reserv10, reserv11,
        reset, rezerv_t1, rezerv_t10, rezerv_t11, rezerv_t12,
        rezerv_t13, rezerv_t14, rezerv_t15, rezerv_t16,
        rezerv_t17, rezerv_t18, rezerv_t19, rezerv_t2, rezerv_t20,
        rezerv_t21, rezerv_t22, rezerv_t23, rezerv_t24,
        rezerv_t25, rezerv_t26, rezerv_t27, rezerv_t28,
        rezerv_t29, rezerv_t3, rezerv_t30, rezerv_t31, rezerv_t32,
        rezerv_t33, rezerv_t34, rezerv_t35, rezerv_t36,
        rezerv_t37, rezerv_t38, rezerv_t39, rezerv_t4, rezerv_t40,
        rezerv_t41, rezerv_t42, rezerv_t43, rezerv_t44,
        rezerv_t45, rezerv_t46, rezerv_t47, rezerv_t48,
        rezerv_t49, rezerv_t5, rezerv_t50, rezerv_t51, rezerv_t52,
        rezerv_t53, rezerv_t54, rezerv_t55, rezerv_t56,
        rezerv_t57, rezerv_t58, rezerv_t59, rezerv_t6, rezerv_t60,
        rezerv_t61, rezerv_t62, rezerv_t63, rezerv_t7, rezerv_t8,
        rezerv_t9, rsvd, sloe, spi_clk, spi_cs1, spi_cs2, spi_cs3,
        spi_cs4, spi_cs5, spi_miso, spi_mosi, tck_0, tdi_0, tdo_0,
        test_sint_720, tms_0, vbatt_0, vcc_config, vco_out, vn_0,
        vp_0, vrefn_0, vrefp_0, vtune2, vtune3, vtune4, w0, w1, w10,
        w11, w2, w20, w21, w22, w23, w24, w25, w26, w27, w3, w4, w5, w6, w7,
        w8, w9, wakeup, zahvat_f_720, zahvat_t_80);
    inout \1_sint_720 ;
    inout \2_sint_720 ;
    inout \3_sint_720 ;
    inout \400mhz_in ;
    inout \4_sint_720 ;
    input avdd_0;
    input avss_0;
    inout cclk_0;
    inout \clk_i_out+ ;
    inout \clk_i_out- ;
    inout \clk_q_out+ ;
    inout \clk_q_out- ;
    inout clk_sint_720;
    inout clko;
    inout com1_rx;
    inout com1_tx;
    inout com1_usb;
    inout com2_rx;
    inout com2_tx;
    inout com2_usb;
    inout cs_b_0;
    inout d0;
    inout d_in_0;
    inout d_out_busy_0;
    inout dds_crystal_out;
    inout dds_cs;
    inout dds_pwrdwnctl;
    inout dds_reset;
    inout dds_sclk;
    inout dds_sdio;
    inout dds_sdo;
    inout done_0;
    inout dxn_0;
    inout dxp_0;
    inout etalon_in_20mhz;
    inout fa;
    inout fb;
    inout fc;
    inout fcs_b;
    inout frd;
    inout fs0;
    inout fs1;
    inout fs2;
    inout fwr;
    inout hswapen_0;
    inout \i+q ;
    inout \i+q* ;
    inout \i+q_clk ;
    inout \i+q_clk* ;
    inout \i/o_update ;
    inout i2c_clk;
    inout i2c_data;
    inout \i_clk* ;
    inout i_clk_p;
    inout \i_d0* ;
    inout i_d0_p;
    inout \i_d1* ;
    inout i_d1_p;
    inout \i_d2* ;
    inout i_d2_p;
    inout \i_d3* ;
    inout i_d3_p;
    inout \i_d4* ;
    inout i_d4_p;
    inout \i_d5* ;
    inout i_d5_p;
    inout \i_d6* ;
    inout i_d6_p;
    inout \i_d7* ;
    inout i_d7_p;
    inout \i_dc0* ;
    inout i_dc0_p;
    inout \i_out+ ;
    inout \i_out- ;
    inout ifclk;
    inout init_b_0;
    inout le_sint_720;
    inout m0_0;
    inout m1_0;
    inout m2_0;
    inout miso_sint_720;
    inout mosi;
    inout mosi_sint_720;
    inout \out_clk_i_lvds* ;
    inout out_clk_i_lvds_p;
    inout \out_clk_q_lvds* ;
    inout out_clk_q_lvds_p;
    inout \out_i_lvds* ;
    inout out_i_lvds_p;
    inout \out_q_lvds* ;
    inout out_q_lvds_p;
    inout pa0;
    inout pa1;
    inout pa3;
    inout powerdown_sint_720;
    inout program_b;
    inout \q_clk* ;
    inout q_clk_p;
    inout \q_d0* ;
    inout q_d0_p;
    inout \q_d1* ;
    inout q_d1_p;
    inout \q_d2* ;
    inout q_d2_p;
    inout \q_d3* ;
    inout q_d3_p;
    inout \q_d4* ;
    inout q_d4_p;
    inout \q_d5* ;
    inout q_d5_p;
    inout \q_d6* ;
    inout q_d6_p;
    inout \q_d7* ;
    inout q_d7_p;
    inout \q_dc0* ;
    inout q_dc0_p;
    inout \q_out+ ;
    inout \q_out- ;
    inout rdwr_b_0;
    inout \ref_clock_dds* ;
    inout ref_clock_dds_p;
    inout reserv10;
    inout reserv11;
    inout reset;
    inout rezerv_t1;
    inout rezerv_t10;
    inout rezerv_t11;
    inout rezerv_t12;
    inout rezerv_t13;
    inout rezerv_t14;
    inout rezerv_t15;
    inout rezerv_t16;
    inout rezerv_t17;
    inout rezerv_t18;
    inout rezerv_t19;
    inout rezerv_t2;
    inout rezerv_t20;
    inout rezerv_t21;
    inout rezerv_t22;
    inout rezerv_t23;
    inout rezerv_t24;
    inout rezerv_t25;
    inout rezerv_t26;
    inout rezerv_t27;
    inout rezerv_t28;
    inout rezerv_t29;
    inout rezerv_t3;
    inout rezerv_t30;
    inout rezerv_t31;
    inout rezerv_t32;
    inout rezerv_t33;
    inout rezerv_t34;
    inout rezerv_t35;
    inout rezerv_t36;
    inout rezerv_t37;
    inout rezerv_t38;
    inout rezerv_t39;
    inout rezerv_t4;
    inout rezerv_t40;
    inout rezerv_t41;
    inout rezerv_t42;
    inout rezerv_t43;
    inout rezerv_t44;
    inout rezerv_t45;
    inout rezerv_t46;
    inout rezerv_t47;
    inout rezerv_t48;
    inout rezerv_t49;
    inout rezerv_t5;
    inout rezerv_t50;
    inout rezerv_t51;
    inout rezerv_t52;
    inout rezerv_t53;
    inout rezerv_t54;
    inout rezerv_t55;
    inout rezerv_t56;
    inout rezerv_t57;
    inout rezerv_t58;
    inout rezerv_t59;
    inout rezerv_t6;
    inout rezerv_t60;
    inout rezerv_t61;
    inout rezerv_t62;
    inout rezerv_t63;
    inout rezerv_t7;
    inout rezerv_t8;
    inout rezerv_t9;
    input [1:0] rsvd;
    inout sloe;
    inout spi_clk;
    inout spi_cs1;
    inout spi_cs2;
    inout spi_cs3;
    inout spi_cs4;
    inout spi_cs5;
    inout spi_miso;
    inout spi_mosi;
    inout tck_0;
    inout tdi_0;
    inout tdo_0;
    inout test_sint_720;
    inout tms_0;
    input vbatt_0;
    input vcc_config;
    inout vco_out;
    inout vn_0;
    inout vp_0;
    inout vrefn_0;
    inout vrefp_0;
    inout vtune2;
    inout vtune3;
    inout vtune4;
    inout w0;
    inout w1;
    inout w10;
    inout w11;
    inout w2;
    inout w20;
    inout w21;
    inout w22;
    inout w23;
    inout w24;
    inout w25;
    inout w26;
    inout w27;
    inout w3;
    inout w4;
    inout w5;
    inout w6;
    inout w7;
    inout w8;
    inout w9;
    inout wakeup;
    inout zahvat_f_720;
    inout zahvat_t_80;


    initial
        begin
        end

endmodule
