# Reading D:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do counter_lehr_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_File/counter_lehr {D:/intelFPGA_File/counter_lehr/counter_lehr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:30 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_File/counter_lehr" D:/intelFPGA_File/counter_lehr/counter_lehr.v 
# -- Compiling module counter_lehr
# 
# Top level modules:
# 	counter_lehr
# End time: 15:49:30 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/intelFPGA_File/counter_lehr/simulation/modelsim {D:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:30 on Mar 23,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/intelFPGA_File/counter_lehr/simulation/modelsim" D:/intelFPGA_File/counter_lehr/simulation/modelsim/counter_lehr.vt 
# -- Compiling module counter_lehr_vlg_tst
# 
# Top level modules:
# 	counter_lehr_vlg_tst
# End time: 15:49:30 on Mar 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  counter_lehr_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" counter_lehr_vlg_tst 
# Start time: 15:49:30 on Mar 23,2025
# Loading work.counter_lehr_vlg_tst
# Loading work.counter_lehr
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Running testbench
# End time: 15:49:48 on Mar 23,2025, Elapsed time: 0:00:18
# Errors: 0, Warnings: 0
