RAPS: Restore-Aware Policy Selection for STT-MRAM-Based Main Memory under Read Disturbance.	Armin Haj Aboutalebi,Lide Duan	10.1109/ICCD.2017.110
QUEBS: Qualifying Event Based Search in Concolic Testing for Validation of RTL Models.	Alif Ahmed,Prabhat Mishra 0001	10.1109/ICCD.2017.36
Logic Obfuscation against IC Reverse Engineering Attacks Using PLGs.	Qutaiba Alasad,Jiann-Shiun Yuan	10.1109/ICCD.2017.59
NUPLet: A Photonic Based Multi-Chip NUCA Architecture.	Janibul Bashir,Smruti R. Sarangi	10.1109/ICCD.2017.109
Very Low Voltage (VLV) Design.	Ramon Bertran,Pradip Bose,David M. Brooks,Jeff Burns,Alper Buyuktosunoglu,Nandhini Chandramoorthy,Eric Cheng,Martin Cochet,Schuyler Eldridge,Daniel Friedman,Hans M. Jacobson,Rajiv V. Joshi,Subhasish Mitra,Robert K. Montoye,Arun Paidimarri,Pritish Parida,Kevin Skadron,Mircea Stan,Karthik Swaminathan,Augusto Vega,Swagath Venkataramani,Christos Vezyrtzis,Gu-Yeon Wei,John-David Wellman,Matthew M. Ziegler	10.1109/ICCD.2017.105
Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic.	Michaela Blott,Thomas B. Preußer,Nicholas J. Fraser,Giulio Gambardella,Kenneth O&apos;Brien,Yaman Umuroglu,Miriam Leeser	10.1109/ICCD.2017.73
Hardware Acceleration of Bayesian Neural Networks Using RAM Based Linear Feedback Gaussian Random Number Generators.	Ruizhe Cai,Ao Ren,Luhao Wang,Massoud Pedram,Yanzhi Wang	10.1109/ICCD.2017.51
A Post-Silicon Trace Analysis Approach for System-on-Chip Protocol Debug.	Yuting Cao,Hao Zheng 0001,Hernan M. Palombo,Sandip Ray,Jin Yang 0006	10.1109/ICCD.2017.35
Template Attack Based Deobfuscation of Integrated Circuits.	Abhishek Chakraborty 0001,Yang Xie,Ankur Srivastava 0001	10.1109/ICCD.2017.15
ILP-Based Identification of Redundant Logic Insertions for Opportunistic Yield Improvement during Early Process Learning.	Tuck-Boon Chan,Wei-Ting Jonas Chan,Andrew B. Kahng	10.1109/ICCD.2017.48
Low Latency Approximate Adder for Highly Correlated Input Streams.	Xiaoliang Chen,Ahmed M. Eltawil,Fadi J. Kurdahi	10.1109/ICCD.2017.26
A High-Performance Deeply Pipelined Architecture for Elementary Transcendental Function Evaluation.	Jing Chen,Xue Liu	10.1109/ICCD.2017.39
BioChipWork: Reverse Engineering of Microfluidic Biochips.	Huili Chen,Seetal Potluri,Farinaz Koushanfar	10.1109/ICCD.2017.11
Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights.	Eric Cheng,Jacob A. Abraham,Pradip Bose,Alper Buyuktosunoglu,Keith A. Campbell,Deming Chen,Chen-Yong Cher,Hyungmin Cho,Binh Q. Le,Klas Lilja,Shahrzad Mirkhani,Kevin Skadron,Mircea Stan,Lukasz G. Szafaryn,Christos Vezyrtzis,Subhasish Mitra	10.1109/ICCD.2017.103
DLL-Assisted Clock Synchronization Method for Multi-Die ICs.	Chia-Yuan Cheng,Shi-Yu Huang,Ding-Ming Kwai,Yung-Fa Chou	10.1109/ICCD.2017.83
A Scale-Out Enterprise Storage Architecture.	Wonil Choi,Myoungsoo Jung,Mahmut T. Kandemir,Chita R. Das	10.1109/ICCD.2017.96
Pulse Ring Oscillator Tuning via Pulse Dynamics.	Aditya Dalakoti,Merritt Miller,Forrest Brewer	10.1109/ICCD.2017.82
Monolithic 3D-Enabled High Performance and Energy Efficient Network-on-Chip.	Sourav Das,Janardhan Rao Doppa,Partha Pratim Pande,Krishnendu Chakrabarty	10.1109/ICCD.2017.43
Limited Magnitude Error Correction Using OLS Codes for Memories with Multilevel Cells.	Abhishek Das,Nur A. Touba	10.1109/ICCD.2017.67
Estimating the Limits of CPU Power Management for Mobile Games.	Benedikt Dietrich,Nadja Peters,Sangyoung Park,Samarjit Chakraborty	10.1109/ICCD.2017.10
Fast, Ring-Based Design of 3D Stacked DRAM.	Andrew J. Douglass,Sunil P. Khatri	10.1109/ICCD.2017.116
DAS: An Efficient NoC Router for Mixed-Criticality Real-Time Systems.	Mourad Dridi,Stéphane Rubini,Mounir Lallali,Martha Johanna Sepúlveda Flórez,Frank Singhoff,Jean-Philippe Diguet	10.1109/ICCD.2017.42
An FPGA-Based Coprocessor for Hash Unit Acceleration.	Abbas A. Fairouz,Sunil P. Khatri	10.1109/ICCD.2017.53
Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM.	Deliang Fan,Shaahin Angizi	10.1109/ICCD.2017.107
Automated Debugging of Arithmetic Circuits Using Incremental Gröbner Basis Reduction.	Farimah Farahmandi,Prabhat Mishra 0001	10.1109/ICCD.2017.37
FSM Anomaly Detection Using Formal Analysis.	Farimah Farahmandi,Prabhat Mishra 0001	10.1109/ICCD.2017.55
Quality of Service-Aware Dynamic Voltage and Frequency Scaling for Mobile 3D Graphics Applications.	Navid Farazmand,David R. Kaeli	10.1109/ICCD.2017.89
Using Disturbance Compensation and Data Clustering (DC)2 to Improve Reliability and Performance of 3D MLC Flash Memory.	Yazhi Feng,Dan Feng 0001,Wei Tong 0001,Yu Jiang,Chuanqi Liu	10.1109/ICCD.2017.98
M2S-CGM: A Detailed Architectural Simulator for Coherent CPU-GPU Systems.	Christopher E. Giles,Mark A. Heinrich	10.1109/ICCD.2017.84
Automatic Protocol Compliance Checking of SystemC TLM-2.0 Simulation Behavior Using Timed Automata.	Mehran Goli,Jannis Stoppe,Rolf Drechsler	10.1109/ICCD.2017.65
Exploring STT-MRAM Based In-Memory Computing Paradigm with Application of Image Edge Extraction.	Zhezhi He,Shaahin Angizi,Deliang Fan	10.1109/ICCD.2017.78
Timing-Abstract Circuit Design in Transaction-Level Verilog.	Steven F. Hoover	10.1109/ICCD.2017.91
Vulnerability-Aware Energy Optimization Using Reconfigurable Caches in Multicore Systems.	Yuanwen Huang,Prabhat Mishra 0001	10.1109/ICCD.2017.44
Low Power Spatial Localization of Mobile Sensors with Recurrent Neural Network.	Nick Iliev,Amit Ranjan Trivedi	10.1109/ICCD.2017.52
Energy-Aware Task Scheduling on Heterogeneous NoC-Based MPSoCs.	Suhaimi Abd Ishak,Hui Wu 0001,Umair Ullah Tariq	10.1109/ICCD.2017.33
Efficient Tagged Memory.	Alexandre Joannou,Jonathan Woodruff,Robert Kovacsics,Simon W. Moore,Alex Bradbury,Hongyan Xia,Robert N. M. Watson,David Chisnall,Michael Roe,Brooks Davis,Edward Napierala,John Baldwin,Khilan Gudka,Peter G. Neumann,Alfredo Mazzinghi,Alex Richardson,Stacey D. Son,A. Theodore Markettos	10.1109/ICCD.2017.112
TAINT: Tool for Automated INsertion of Trojans.	Vinayaka Jyothi,Prashanth Krishnamurthy,Farshad Khorrami,Ramesh Karri	10.1109/ICCD.2017.95
Fingerprinting Field Programmable Gate Arrays.	Vinayaka Jyothi,Ashik Poojari,Richard Stern,Ramesh Karri	10.1109/ICCD.2017.58
Programmable Stateful In-Memory Computing Paradigm via a Single Resistive Device.	Wang Kang,He Zhang,Peng Ouyang,Youguang Zhang,Weisheng Zhao	10.1109/ICCD.2017.108
Side-Channel Attack on STTRAM Based Cache for Cryptographic Application.	Mohammad Nasim Imtiaz Khan,Shivam Bhasin,Alex Yuan,Anupam Chattopadhyay,Swaroop Ghosh	10.1109/ICCD.2017.14
Implications of Distributed On-Chip Power Delivery on EM Side-Channel Attacks.	Ahmed Waheed Khan,Tanya Wanchoo,Gokhan Mumcu,Selçuk Köse	10.1109/ICCD.2017.57
Applications of Deep Neural Networks for Ultra Low Power IoT.	Sreela Kodali,Patrick Hansen,Niamh Mulholland,Paul N. Whatmough,David M. Brooks,Gu-Yeon Wei	10.1109/ICCD.2017.102
T2: A Highly Accurate and Energy Efficient Stride Prefetcher.	Sushant Kondguli,Michael C. Huang 0001	10.1109/ICCD.2017.64
A Design-for-Test Solution for Monolithic 3D Integrated Circuits.	Abhishek Koneru,Sukeshwar Kannan,Krishnendu Chakrabarty	10.1109/ICCD.2017.119
Dual Dictionary Compression for the Last Level Cache.	Akshay Lahiry,David R. Kaeli	10.1109/ICCD.2017.61
LDPC-Based Adaptive Multi-Error Correction for 3D Memories.	Mihai Lefter,George Razvan Voicu,Thomas Marconi,Valentin Savin,Sorin Dan Cotofana	10.1109/ICCD.2017.47
Neural Network Classifiers Using Stochastic Computing with a Hardware-Oriented Approximate Activation Function.	Bingzhe Li,Yaobin Qin,Bo Yuan 0001,David J. Lilja	10.1109/ICCD.2017.23
Exploiting Process Variation for Read Performance Improvement on LDPC Based Flash Memory Storage Systems.	Qiao Li 0001,Liang Shi,Yejia Di,Yajuan Du,Chun Jason Xue,Edwin Hsing-Mean Sha	10.1109/ICCD.2017.118
Patterning Aware Design Optimization of Selective Etching in N5 and Beyond.	Yibo Lin,Peter Debacker,Darko Trivkovic,Ryoung-Han Kim,Praveen Raghavan,David Z. Pan	10.1109/ICCD.2017.72
Effective Signal Restoration in Post-Silicon Validation.	Xiaobang Liu,Ranga Vemuri	10.1109/ICCD.2017.34
Neural Trojans.	Yuntao Liu 0001,Yang Xie,Ankur Srivastava 0001	10.1109/ICCD.2017.16
Design Exploration for Multiple Level Cell Based Non-Volatile FPGAs.	Ke Liu,Mengying Zhao,Lei Ju,Zhiping Jia,Chun Jason Xue,Jingtong Hu	10.1109/ICCD.2017.46
BACM: Barrier-Aware Cache Management for Irregular Memory-Intensive GPGPU Workloads.	Yuxi Liu,Xia Zhao 0004,Zhibin Yu 0001,Zhenlin Wang,Xiaolin Wang 0001,Yingwei Luo,Lieven Eeckhout	10.1109/ICCD.2017.111
A Dynamic Deep Neural Network Design for Efficient Workload Allocation in Edge Computing.	Chi Lo,Yu-Yi Su,Chun-Yi Lee,Shih-Chieh Chang	10.1109/ICCD.2017.49
ReHLS: Resource-Aware Program Transformation Workflow for High-Level Synthesis.	Atieh Lotfi,Rajesh K. Gupta 0001	10.1109/ICCD.2017.92
TDV Cache: Organizing Off-Chip DRAM Cache of NVMM from a Fusion Perspective.	Tianyue Lu,Yuhang Liu 0001,Haiyang Pan,Mingyu Chen 0001	10.1109/ICCD.2017.19
Subcomponent Timing-Based Detection of Malware in Embedded Systems.	Sixing Lu,Roman Lysecky,Jerzy W. Rozenblit	10.1109/ICCD.2017.12
Compiler-Assisted Threshold Implementation against Power Analysis Attacks.	Pei Luo,Konstantinos Athanasiou,Liwei Zhang,Zhen Hang Jiang,Yunsi Fei,A. Adam Ding,Thomas Wahl	10.1109/ICCD.2017.94
Jenga: Efficient Fault Tolerance for Stacked DRAM.	Georgios Mappouras,Alireza Vahid,A. Robert Calderbank,Derek R. Hower,Daniel J. Sorin	10.1109/ICCD.2017.62
Exploring Scalable Data Allocation and Parallel Computing on NoC-Based Embedded Many Cores.	Yuya Maruyama,Shinpei Kato,Takuya Azumi	10.1109/ICCD.2017.41
Decomposed Task Mapping to Maximize QoS in Energy-Constrained Real-Time Multicores.	Lei Mo,Angeliki Kritikakou,Olivier Sentieys	10.1109/ICCD.2017.86
Power and Area Efficient Sorting Networks Using Unary Processing.	M. Hassan Najafi,David J. Lilja,Marc D. Riedel,Kia Bazargan	10.1109/ICCD.2017.27
Using Application-Level Thread Progress Information to Manage Power and Performance.	Sabrina M. Neuman,Jason E. Miller,Daniel Sánchez 0003,Srinivas Devadas	10.1109/ICCD.2017.87
DAAIP: Deadblock Aware Adaptive Insertion Policy for High Performance Caching.	Newton,Sujit Kr Mahto,Suhit Pai,Virendra Singh	10.1109/ICCD.2017.60
GraphTuner: An Input Dependence Aware Loop Perforation Scheme for Efficient Execution of Approximated Graph Algorithms.	Hamza Omar,Masab Ahmad,Omer Khan	10.1109/ICCD.2017.38
DTCO for DSA-MP Hybrid Lithography with Double-BCP Materials in Sub-7nm Node.	Jiaojiao Ou,Xiaoqing Xu,Brian Cline,Greg Yeric,David Z. Pan	10.1109/ICCD.2017.70
Congra: Towards Efficient Processing of Concurrent Graph Queries on Shared-Memory Machines.	Peitian Pan,Chao Li 0009	10.1109/ICCD.2017.40
Post-Layout Perturbation towards Stitch Friendly Layout for Multiple E-Beam Lithography.	Sudipta Paul 0001,Pritha Banerjee,Susmita Sur-Kolay	10.1109/ICCD.2017.71
Fast Search-Based RTL Test Generation Using Control-Flow Path Guidance.	Sonal Pinto,Michael S. Hsiao	10.1109/ICCD.2017.69
Pre-RTL Voltage and Power Optimization for Low-Cost, Thermally Challenged Multicore Chips.	Alec Roelke,Runjie Zhang,Kaushik Mazumdar,Ke Wang 0011,Kevin Skadron,Mircea R. Stan	10.1109/ICCD.2017.104
Identifying Reversible Circuit Synthesis Approaches to Enable IP Piracy Attacks.	Samah Mohamed Saeed,Nithin Mahendran,Alwin Zulehner,Robert Wille,Ramesh Karri	10.1109/ICCD.2017.93
Machine Learning-Based Approaches for Energy-Efficiency Prediction and Scheduling in Composite Cores Architectures.	Hossein Sayadi,Nisarg Patel,Avesta Sasan,Houman Homayoun	10.1109/ICCD.2017.28
Towards Accelerating Generic Machine Learning Prediction Pipelines.	Alberto Scolari,Yunseong Lee,Markus Weimer,Matteo Interlandi	10.1109/ICCD.2017.76
Dependency-Aware Parallel Routing for Large-Scale FPGAs.	Minghua Shen,Nong Xiao,Guojie Luo	10.1109/ICCD.2017.45
Stochastic Switching of SHE-MTJ as a Natural Annealer for Efficient Combinatorial Optimization.	Yong Shim,Akhilesh Jaiswal 0001,Kaushik Roy 0001	10.1109/ICCD.2017.106
Sharing-Aware Efficient Private Caching in Many-Core Server Processors.	Sudhanshu Shukla,Mainak Chaudhuri	10.1109/ICCD.2017.85
Crosstalk Free Coding Systems to Protect NoC Channels against Crosstalk Faults.	Kimia Soleimani,Ahmad Patooghy,Nasim Soltani,Lake Bu,Michel A. Kinsy	10.1109/ICCD.2017.66
A Common Backend for Hardware Acceleration on FPGA.	Emanuele Del Sozzo,Riyadh Baghdadi,Saman P. Amarasinghe,Marco D. Santambrogio	10.1109/ICCD.2017.75
H3 (Heterogeneity in 3D): A Logic-on-Logic 3D-Stacked Heterogeneous Multi-Core Processor.	Vinesh Srinivasan,Rangeen Basu Roy Chowdhury,Elliott Forbes,Randy Widialaksono,Zhenqian Zhang,Joshua Schabel,Sungkwan Ku,Steve Lipa,Eric Rotenberg,W. Rhett Davis,Paul D. Franzon	10.1109/ICCD.2017.30
LACore: A Supercomputing-Like Linear Algebra Accelerator for SoC-Based Designs.	Samuel Steffl,Sherief Reda	10.1109/ICCD.2017.29
Improving Execution Time of Parallel Programs on Large Scale Chip Multiprocessors with Constant Average Power Processing.	Kramer Straube,Christopher Nitta,Raj Amirtharajah,Matthew K. Farrens,Venkatesh Akella	10.1109/ICCD.2017.113
Security Trade-Offs in Microfluidic Routing Fabrics.	Jack Tang,Mohamed Ibrahim 0002,Krishnendu Chakrabarty,Ramesh Karri	10.1109/ICCD.2017.13
CAGE: A Contention-Aware Game-Theoretic Model for Heterogeneous Resource Assignment.	Diman Zad Tootaghaj,Farshid Farhat	10.1109/ICCD.2017.32
Memory-Bounded Randomness for Hardware-Constrained Encrypted Computation.	Nektarios Georgios Tsoutsos,Oleg Mazonka,Michail Maniatakos	10.1109/ICCD.2017.117
The Role of CAD Frameworks in Heterogeneous FPGA-Based Cloud Systems.	Lorenzo Di Tucci,Marco Rabozzi,Luca Stornaiuolo,Marco D. Santambrogio	10.1109/ICCD.2017.74
RCTP: Region Correlated Temporal Prefetcher.	Dennis Antony Varkey,Biswabandan Panda,Madhu Mutyam	10.1109/ICCD.2017.20
Floating Point Square Root under HUB Format.	Julio Villalba-Moreno,Javier Hormigo	10.1109/ICCD.2017.79
Convolutional Neural Networks on Dataflow Engines.	Nils Voss,Marco Bacis,Oskar Mencer,Georgi Gaydadjiev,Wayne Luk	10.1109/ICCD.2017.77
Automatic Security Property Generation for Detecting Information-Leaking Hardware Trojans.	Chenguang Wang 0003,Yici Cai,Qiang Zhou 0001	10.1109/ICCD.2017.56
DAWS: Exploiting Crossbar Characteristics for Improving Write Performance of High Density Resistive Memory.	Chengning Wang,Dan Feng 0001,Jingning Liu,Wei Tong 0001,Bing Wu 0001,Yang Zhang 0051	10.1109/ICCD.2017.50
SelSMaP: A Selective Stride Masking Prefetching Scheme.	Jiajun Wang,Reena Panda,Lizy Kurian John	10.1109/ICCD.2017.63
ABDTR: Approximation-Based Dynamic Traffic Regulation for Networks-on-Chip Systems.	Ling Wang 0005,Xiaohang Wang 0001,Yadong Wang	10.1109/ICCD.2017.31
Power Profile Equalizer: A Lightweight Countermeasure against Side-Channel Attack.	Chenguang Wang 0003,Ming Yan,Yici Cai,Qiang Zhou 0001,Jianlei Yang 0001	10.1109/ICCD.2017.54
Read Error Resilient MLC STT-MRAM Based Last Level Cache.	Wen Wen,Youtao Zhang,Jun Yang 0002	10.1109/ICCD.2017.80
Improving Performance of TLC RRAM with Compression-Ratio-Aware Data Encoding.	Jie Xu 0013,Dan Feng 0001,Yu Hua 0001,Wei Tong 0001,Jingning Liu,Chunyan Li,Wen Zhou	10.1109/ICCD.2017.99
Encoding Separately: An Energy-Efficient Write Scheme for MLC STT-RAM.	Jie Xu 0013,Dan Feng 0001,Wei Tong 0001,Jingning Liu,Wen Zhou	10.1109/ICCD.2017.100
Approximate Reconfigurable Hardware Accelerator: Adapting the Micro-Architecture to Dynamic Workloads.	Siyuan Xu,Benjamin Carrión Schäfer	10.1109/ICCD.2017.25
Configurable SoC In-Situ Hardware/Software Co-Design Design Space Exploration.	Siyuan Xu,Benjamin Carrión Schäfer,Yidi Liu	10.1109/ICCD.2017.88
Low-Power and High-Speed Approximate Multiplier Design with a Tree Compressor.	Tongxin Yang,Tomoaki Ukezono,Toshinori Sato	10.1109/ICCD.2017.22
A Shingle-Aware Persistent Cache Management Scheme for DM-SMR Disks.	Tianming Yang,Haitao Wu,Ping Huang 0001,Fei Zhang	10.1109/ICCD.2017.21
Approximate Disjoint Bi-Decomposition and Its Application to Approximate Logic Synthesis.	Yue Yao,Shuyang Huang,Chen Wang,Yi Wu,Weikang Qian	10.1109/ICCD.2017.90
Accurate and Efficient Stochastic Computing Hardware for Convolutional Neural Networks.	Joonsang Yu,Kyounghoon Kim,Jongeun Lee,Kiyoung Choi	10.1109/ICCD.2017.24
Ultra-Fast SOT-MRAM Cell with STT Current for Deterministic Switching.	Behzad Zeinali,Jens Kargaard Madsen,Praveen Raghavan,Farshad Moradi	10.1109/ICCD.2017.81
A Cost-Efficient NVM-Based Journaling Scheme for File Systems.	Xiaoyi Zhang 0003,Dan Feng 0001,Yu Hua 0001,Jianxi Chen	10.1109/ICCD.2017.18
Yoda: Judge Me by My Size, Do You?	Jiangwei Zhang,Donald Kline Jr.,Liang Fang,Rami G. Melhem,Alex K. Jones	10.1109/ICCD.2017.68
CooECC: A Cooperative Error Correction Scheme to Reduce LDPC Decoding Latency in NAND Flash.	Meng Zhang 0014,Fei Wu 0005,Yajuan Du,Chengmo Yang,Changsheng Xie,Jiguang Wan	10.1109/ICCD.2017.115
CloudShelter: Protecting Virtual Machines&apos; Memory Resource Availability in Clouds.	Tianwei Zhang 0004,Yuan Xu,Yungang Bao,Ruby B. Lee	10.1109/ICCD.2017.97
Quick-and-Dirty: Improving Performance of MLC PCM by Using Temporary Short Writes.	Mingzhe Zhang,Lunkai Zhang,Lei Jiang 0001,Frederic T. Chong,Zhiyong Liu 0002	10.1109/ICCD.2017.101
Adaptive Prefetching for Accelerating Read and Write in NVM-Based File Systems.	Shengan Zheng,Hong Mei 0001,Linpeng Huang,Yanyan Shen,Yanmin Zhu	10.1109/ICCD.2017.17
Effective Optimization of Branch Predictors through Lightweight Simulation.	Chaobing Zhou,Libo Huang,Tan Zhang,Yongwen Wang,Chengyi Zhang,Qiang Dou	10.1109/ICCD.2017.114
2017 IEEE International Conference on Computer Design, ICCD 2017, Boston, MA, USA, November 5-8, 2017		
