/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [17:0] _05_;
  wire [17:0] _06_;
  wire [2:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [18:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[40] ? celloutsig_0_0z : in_data[7];
  assign celloutsig_0_27z = celloutsig_0_13z ? celloutsig_0_4z[7] : celloutsig_0_16z;
  assign celloutsig_0_33z = _01_ ? celloutsig_0_11z : celloutsig_0_19z;
  assign celloutsig_0_38z = _00_ ? celloutsig_0_0z : celloutsig_0_22z;
  assign celloutsig_1_5z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_3z[7];
  assign celloutsig_1_15z = celloutsig_1_8z ? _02_ : celloutsig_1_12z[3];
  assign celloutsig_1_16z = celloutsig_1_8z ? celloutsig_1_5z : celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_14z ? celloutsig_1_17z : celloutsig_1_6z[1];
  assign celloutsig_1_19z = celloutsig_1_2z ? celloutsig_1_16z : celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_8z ? celloutsig_0_8z : in_data[76];
  assign celloutsig_0_13z = celloutsig_0_12z ? celloutsig_0_0z : celloutsig_0_3z;
  assign celloutsig_0_14z = celloutsig_0_11z ? celloutsig_0_8z : celloutsig_0_9z;
  assign celloutsig_0_20z = celloutsig_0_9z ? celloutsig_0_14z : celloutsig_0_12z;
  assign celloutsig_0_22z = celloutsig_0_16z ? celloutsig_0_12z : celloutsig_0_14z;
  assign celloutsig_0_0z = ~((in_data[18] | in_data[25]) & in_data[89]);
  assign celloutsig_0_24z = ~((celloutsig_0_10z | celloutsig_0_2z) & celloutsig_0_23z);
  assign celloutsig_0_3z = ~((in_data[85] | in_data[23]) & in_data[50]);
  assign celloutsig_0_52z = ~((celloutsig_0_33z | celloutsig_0_22z) & celloutsig_0_29z[13]);
  assign celloutsig_1_0z = ~((in_data[125] | in_data[127]) & in_data[116]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_2z | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_1_7z = ~((celloutsig_1_5z | celloutsig_1_0z) & in_data[189]);
  assign celloutsig_0_6z = ~((_00_ | celloutsig_0_0z) & _03_);
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_16z) & celloutsig_1_15z);
  assign celloutsig_0_8z = ~((celloutsig_0_6z | celloutsig_0_5z) & celloutsig_0_7z[0]);
  assign celloutsig_0_12z = ~((celloutsig_0_11z | celloutsig_0_2z) & celloutsig_0_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_4z[5] | celloutsig_0_4z[2]) & celloutsig_0_4z[7]);
  assign celloutsig_0_21z = ~((celloutsig_0_18z | celloutsig_0_18z) & celloutsig_0_4z[5]);
  assign celloutsig_0_28z = ~((celloutsig_0_22z | celloutsig_0_18z) & (celloutsig_0_22z | celloutsig_0_18z));
  assign celloutsig_0_5z = ~((celloutsig_0_3z | celloutsig_0_2z) & (_00_ | celloutsig_0_4z[0]));
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & (in_data[140] | celloutsig_1_0z));
  assign celloutsig_1_8z = ~((celloutsig_1_1z | celloutsig_1_0z) & (celloutsig_1_3z[0] | celloutsig_1_7z));
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_7z) & (in_data[187] | celloutsig_1_7z));
  assign celloutsig_1_14z = ~((celloutsig_1_2z | celloutsig_1_6z[4]) & (celloutsig_1_0z | celloutsig_1_12z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_4z[3] | celloutsig_0_4z[5]) & (celloutsig_0_9z | celloutsig_0_3z));
  assign celloutsig_0_11z = ~((celloutsig_0_4z[0] | celloutsig_0_0z) & (celloutsig_0_8z | celloutsig_0_3z));
  assign celloutsig_0_15z = ~((_00_ | celloutsig_0_9z) & (celloutsig_0_6z | celloutsig_0_12z));
  assign celloutsig_0_18z = ~((celloutsig_0_12z | celloutsig_0_15z) & (celloutsig_0_10z | celloutsig_0_15z));
  assign celloutsig_0_19z = ~((celloutsig_0_9z | celloutsig_0_0z) & (celloutsig_0_0z | celloutsig_0_18z));
  assign celloutsig_0_23z = ~((celloutsig_0_0z | celloutsig_0_8z) & (celloutsig_0_22z | celloutsig_0_12z));
  reg [17:0] _48_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _48_ <= 18'h00000;
    else _48_ <= { in_data[29:25], celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_25z };
  assign { _05_[17:11], _04_, _05_[9:1], _01_ } = _48_;
  reg [17:0] _49_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _49_ <= 18'h00000;
    else _49_ <= { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z };
  assign { _06_[17:7], _02_, _06_[5:0] } = _49_;
  reg [2:0] _50_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _50_ <= 3'h0;
    else _50_ <= { in_data[60], celloutsig_0_0z, celloutsig_0_0z };
  assign { _03_, _07_[1], _00_ } = _50_;
  assign celloutsig_0_25z = { celloutsig_0_7z[2:0], celloutsig_0_12z, celloutsig_0_15z } << { celloutsig_0_4z[6], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_26z = { celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_24z } << celloutsig_0_7z[2:0];
  assign celloutsig_0_29z = { in_data[13:8], celloutsig_0_16z, celloutsig_0_3z, _03_, _07_[1], _00_, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_18z } << { celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_28z, celloutsig_0_9z };
  assign celloutsig_0_39z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_26z, celloutsig_0_21z } << { celloutsig_0_26z[2:1], celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_6z };
  assign celloutsig_0_4z = { in_data[92:87], celloutsig_0_3z, celloutsig_0_2z } << { _07_[1], _00_, celloutsig_0_3z, _03_, _07_[1], _00_, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_51z = { celloutsig_0_38z, celloutsig_0_28z, celloutsig_0_16z } << { celloutsig_0_39z[2], celloutsig_0_24z, celloutsig_0_9z };
  assign celloutsig_1_3z = in_data[142:126] << { in_data[157:152], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[13:2] << { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_12z = { _06_[1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_8z } << { _06_[8:7], _02_, _06_[5:4] };
  assign celloutsig_0_7z = in_data[45:42] << { in_data[51:49], celloutsig_0_6z };
  assign { _05_[10], _05_[0] } = { _04_, _01_ };
  assign _06_[6] = _02_;
  assign { _07_[2], _07_[0] } = { _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
