# Tiny Tapeout project information
project:
  title:        "Round Robin Arbiter (4-way)"   # Project title
  author:       "Your Name"                     # Replace with your name
  discord:      ""                              # Optional
  description:  "A 4-request round robin arbiter with fair grant distribution." 
  language:     "Verilog"
  clock_hz:     100000000                       # 100 MHz clock (example, adjust if needed)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"

  # Your top module name must start with "tt_um_"
  top_module:  "tt_um_rr_arbiter4"

  # List your project's source files here.
  # Make sure the files exist in ./src
  source_files:
    - "rr_arbiter4.v"
    - "tt_um_rr_arbiter4.v"

# The pinout of your project. 
pinout:
  # Inputs (requests on ui[3:0])
  ui[0]: "req0"
  ui[1]: "req1"
  ui[2]: "req2"
  ui[3]: "req3"
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs (grants on uo[3:0])
  uo[0]: "gnt0"
  uo[1]: "gnt1"
  uo[2]: "gnt2"
  uo[3]: "gnt3"
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins (unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
