{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 07:17:17 2017 " "Info: Processing started: Thu Dec 07 07:17:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off newfinal -c newfinal " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off newfinal -c newfinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst27\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst37\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst34\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst32\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst28\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst29\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst31\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst33\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst30\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst26\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s17 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s17\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s17" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s16 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s16\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s14 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s14\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s15 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s15\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s18 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s18\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s18" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "in_controller:inst1\|WideOr5~0 " "Info: Detected gated clock \"in_controller:inst1\|WideOr5~0\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|WideOr5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "in_controller:inst1\|pstate.s19 " "Info: Detected ripple clock \"in_controller:inst1\|pstate.s19\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|pstate.s19" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "in_controller:inst1\|WideOr5 " "Info: Detected gated clock \"in_controller:inst1\|WideOr5\" as buffer" {  } { { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "in_controller:inst1\|WideOr5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "out_controller:inst12\|pstate.s0 " "Info: Detected ripple clock \"out_controller:inst12\|pstate.s0\" as buffer" {  } { { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "out_controller:inst12\|pstate.s0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] register out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 23.79 MHz 42.043 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 23.79 MHz between source register \"lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]\" and destination register \"out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (period= 42.043 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.445 ns + Longest register register " "Info: + Longest register to register delay is 34.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] 1 REG LC_X7_Y10_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.230 ns) + CELL(0.511 ns) 1.741 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~35 2 COMB LC_X6_Y10_N0 1 " "Info: 2: + IC(1.230 ns) + CELL(0.511 ns) = 1.741 ns; Loc. = LC_X6_Y10_N0; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.741 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.773 ns) + CELL(0.511 ns) 3.025 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~36 3 COMB LC_X6_Y10_N6 2 " "Info: 3: + IC(0.773 ns) + CELL(0.511 ns) = 3.025 ns; Loc. = LC_X6_Y10_N6; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|_~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.511 ns) 4.303 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]~32 4 COMB LC_X6_Y10_N9 1 " "Info: 4: + IC(0.767 ns) + CELL(0.511 ns) = 4.303 ns; Loc. = LC_X6_Y10_N9; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.496 ns) + CELL(0.511 ns) 7.310 ns MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\] 5 COMB LC_X2_Y7_N5 1 " "Info: 5: + IC(2.496 ns) + CELL(0.511 ns) = 7.310 ns; Loc. = LC_X2_Y7_N5; Fanout = 1; COMB Node = 'MAC:inst3\|lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_abc:auto_generated\|result_node\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.007 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] } "NODE_NAME" } } { "db/mux_abc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_abc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.914 ns) 8.931 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs2a\[0\] 6 COMB LC_X2_Y7_N1 9 " "Info: 6: + IC(0.707 ns) + CELL(0.914 ns) = 8.931 ns; Loc. = LC_X2_Y7_N1; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.268 ns) + CELL(0.200 ns) 11.399 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le3a\[7\] 7 COMB LC_X4_Y7_N8 3 " "Info: 7: + IC(2.268 ns) + CELL(0.200 ns) = 11.399 ns; Loc. = LC_X4_Y7_N8; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|le3a\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 42 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.978 ns) 13.081 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[0\]~32 8 COMB LC_X4_Y7_N1 2 " "Info: 8: + IC(0.704 ns) + CELL(0.978 ns) = 13.081 ns; Loc. = LC_X4_Y7_N1; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[0\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.896 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[1\]~25 9 COMB LC_X4_Y7_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 13.896 ns; Loc. = LC_X4_Y7_N2; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|add20_result\[1\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 } "NODE_NAME" } } { "db/mult_3rm.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mult_3rm.tdf" 37 14 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.038 ns) + CELL(1.099 ns) 17.033 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~37 10 COMB LC_X3_Y10_N9 6 " "Info: 10: + IC(2.038 ns) + CELL(1.099 ns) = 17.033 ns; Loc. = LC_X3_Y10_N9; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.137 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 18.267 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~25 11 COMB LC_X4_Y10_N1 3 " "Info: 11: + IC(0.000 ns) + CELL(1.234 ns) = 18.267 ns; Loc. = LC_X4_Y10_N1; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_1~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.994 ns) + CELL(0.978 ns) 21.239 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~27 12 COMB LC_X5_Y9_N2 2 " "Info: 12: + IC(1.994 ns) + CELL(0.978 ns) = 21.239 ns; Loc. = LC_X5_Y9_N2; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.972 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 22.054 ns MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~20 13 COMB LC_X5_Y9_N3 3 " "Info: 13: + IC(0.000 ns) + CELL(0.815 ns) = 22.054 ns; Loc. = LC_X5_Y9_N3; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_mult1:inst\|lpm_mult:lpm_mult_component\|mult_3rm:auto_generated\|op_5~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.045 ns) + CELL(0.747 ns) 25.846 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22 14 COMB LC_X14_Y9_N3 2 " "Info: 14: + IC(3.045 ns) + CELL(0.747 ns) = 25.846 ns; Loc. = LC_X14_Y9_N3; Fanout = 2; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 26.661 ns MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15 15 COMB LC_X14_Y9_N4 3 " "Info: 15: + IC(0.000 ns) + CELL(0.815 ns) = 26.661 ns; Loc. = LC_X14_Y9_N4; Fanout = 3; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst3\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.644 ns) + CELL(1.077 ns) 30.382 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17 16 COMB LC_X14_Y5_N4 6 " "Info: 16: + IC(2.644 ns) + CELL(1.077 ns) = 30.382 ns; Loc. = LC_X14_Y5_N4; Fanout = 6; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.721 ns" { MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 31.357 ns MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0 17 COMB LC_X14_Y5_N7 9 " "Info: 17: + IC(0.000 ns) + CELL(0.975 ns) = 31.357 ns; Loc. = LC_X14_Y5_N7; Fanout = 9; COMB Node = 'MAC:inst3\|lpm_add_sub0:inst4\|lpm_add_sub:lpm_add_sub_component\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.808 ns) + CELL(0.280 ns) 34.445 ns out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 18 REG LC_X15_Y4_N4 1 " "Info: 18: + IC(2.808 ns) + CELL(0.280 ns) = 34.445 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.088 ns" { MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.971 ns ( 37.66 % ) " "Info: Total cell delay = 12.971 ns ( 37.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "21.474 ns ( 62.34 % ) " "Info: Total interconnect delay = 21.474 ns ( 62.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.230ns 0.773ns 0.767ns 2.496ns 0.707ns 2.268ns 0.704ns 0.000ns 2.038ns 0.000ns 1.994ns 0.000ns 3.045ns 0.000ns 2.644ns 0.000ns 2.808ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.200ns 0.978ns 0.815ns 1.099ns 1.234ns 0.978ns 0.815ns 0.747ns 0.815ns 1.077ns 0.975ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-7.265 ns - Smallest " "Info: - Smallest clock skew is -7.265 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\] 2 REG LC_X15_Y4_N4 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y4_N4; Fanout = 1; REG Node = 'out_reg:inst6\|lpm_dff2:inst31\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 11.084 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 11.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns in_controller:inst1\|pstate.s17 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1\|pstate.s17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK in_controller:inst1|pstate.s17 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.914 ns) 5.995 ns in_controller:inst1\|WideOr5~0 3 COMB LC_X12_Y3_N8 1 " "Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1\|WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.500 ns in_controller:inst1\|WideOr5 4 COMB LC_X12_Y3_N9 96 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1\|WideOr5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.073 ns) + CELL(0.511 ns) 11.084 ns lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\] 5 REG LC_X7_Y10_N2 6 " "Info: 5: + IC(4.073 ns) + CELL(0.511 ns) = 11.084 ns; Loc. = LC_X7_Y10_N2; Fanout = 6; REG Node = 'lpm_latch0:inst35\|lpm_latch:lpm_latch_component\|latches\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.584 ns" { in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 36.83 % ) " "Info: Total cell delay = 4.082 ns ( 36.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.002 ns ( 63.17 % ) " "Info: Total interconnect delay = 7.002 ns ( 63.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "34.445 ns" { lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~35 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|_~36 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0]~32 {} MAC:inst3|lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_abc:auto_generated|result_node[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|cs2a[0] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|le3a[7] {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[0]~32 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|add20_result[1]~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~37 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_1~25 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~27 {} MAC:inst3|lpm_mult1:inst|lpm_mult:lpm_mult_component|mult_3rm:auto_generated|op_5~20 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~22 {} MAC:inst3|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~15 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~17 {} MAC:inst3|lpm_add_sub0:inst4|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~0 {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 1.230ns 0.773ns 0.767ns 2.496ns 0.707ns 2.268ns 0.704ns 0.000ns 2.038ns 0.000ns 1.994ns 0.000ns 3.045ns 0.000ns 2.644ns 0.000ns 2.808ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.914ns 0.200ns 0.978ns 0.815ns 1.099ns 1.234ns 0.978ns 0.815ns 0.747ns 0.815ns 1.077ns 0.975ns 0.280ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_reg:inst6|lpm_dff2:inst31|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.084 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.084 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst35|lpm_latch:lpm_latch_component|latches[0] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 4.073ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 86 " "Warning: Circuit may not operate. Detected 86 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] CLK 5.561 ns " "Info: Found hold time violation between source  pin or register \"in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]\" and destination pin or register \"lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]\" for clock \"CLK\" (Hold time is 5.561 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.053 ns + Largest " "Info: + Largest clock skew is 7.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 10.872 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 10.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns in_controller:inst1\|pstate.s17 2 REG LC_X12_Y3_N6 2 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N6; Fanout = 2; REG Node = 'in_controller:inst1\|pstate.s17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK in_controller:inst1|pstate.s17 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.914 ns) 5.995 ns in_controller:inst1\|WideOr5~0 3 COMB LC_X12_Y3_N8 1 " "Info: 3: + IC(0.886 ns) + CELL(0.914 ns) = 5.995 ns; Loc. = LC_X12_Y3_N8; Fanout = 1; COMB Node = 'in_controller:inst1\|WideOr5~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 6.500 ns in_controller:inst1\|WideOr5 4 COMB LC_X12_Y3_N9 96 " "Info: 4: + IC(0.305 ns) + CELL(0.200 ns) = 6.500 ns; Loc. = LC_X12_Y3_N9; Fanout = 96; COMB Node = 'in_controller:inst1\|WideOr5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 } "NODE_NAME" } } { "in_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/in_controller.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.861 ns) + CELL(0.511 ns) 10.872 ns lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] 5 REG LC_X1_Y9_N4 5 " "Info: 5: + IC(3.861 ns) + CELL(0.511 ns) = 10.872 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.372 ns" { in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.082 ns ( 37.55 % ) " "Info: Total cell delay = 4.082 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.790 ns ( 62.45 % ) " "Info: Total interconnect delay = 6.790 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 2 REG LC_X1_Y9_N8 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.116 ns - Shortest register register " "Info: - Shortest register to register delay is 1.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LC_X1_Y9_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y9_N8; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst9\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.200 ns) 1.116 ns lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\] 2 REG LC_X1_Y9_N4 5 " "Info: 2: + IC(0.916 ns) + CELL(0.200 ns) = 1.116 ns; Loc. = LC_X1_Y9_N4; Fanout = 5; REG Node = 'lpm_latch0:inst36\|lpm_latch:lpm_latch_component\|latches\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.200 ns ( 17.92 % ) " "Info: Total cell delay = 0.200 ns ( 17.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.916 ns ( 82.08 % ) " "Info: Total interconnect delay = 0.916 ns ( 82.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.916ns } { 0.000ns 0.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.872 ns" { CLK in_controller:inst1|pstate.s17 in_controller:inst1|WideOr5~0 in_controller:inst1|WideOr5 lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.872 ns" { CLK {} CLK~combout {} in_controller:inst1|pstate.s17 {} in_controller:inst1|WideOr5~0 {} in_controller:inst1|WideOr5 {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.000ns 1.738ns 0.886ns 0.305ns 3.861ns } { 0.000ns 1.163ns 1.294ns 0.914ns 0.200ns 0.511ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.116 ns" { in_reg:inst|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[7] {} lpm_latch0:inst36|lpm_latch:lpm_latch_component|latches[7] {} } { 0.000ns 0.916ns } { 0.000ns 0.200ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] din\[0\] CLK 2.409 ns register " "Info: tsu for register \"in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"din\[0\]\", clock pin = \"CLK\") is 2.409 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.895 ns + Longest pin register " "Info: + Longest pin to register delay is 5.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[0\] 1 PIN PIN_E1 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_E1; Fanout = 12; PIN Node = 'din\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.702 ns) + CELL(1.061 ns) 5.895 ns in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC_X8_Y9_N6 1 " "Info: 2: + IC(3.702 ns) + CELL(1.061 ns) = 5.895 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.763 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns ( 37.20 % ) " "Info: Total cell delay = 2.193 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.702 ns ( 62.80 % ) " "Info: Total interconnect delay = 3.702 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { din[0] {} din[0]~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.702ns } { 0.000ns 1.132ns 1.061ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LC_X8_Y9_N6 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y9_N6; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst7\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.895 ns" { din[0] in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.895 ns" { din[0] {} din[0]~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 3.702ns } { 0.000ns 1.132ns 1.061ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK dout\[14\] out_controller:inst12\|pstate.s27 18.676 ns register " "Info: tco from clock \"CLK\" to destination pin \"dout\[14\]\" through register \"out_controller:inst12\|pstate.s27\" is 18.676 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns out_controller:inst12\|pstate.s27 2 REG LC_X15_Y2_N6 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12\|pstate.s27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_controller:inst12|pstate.s27 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.481 ns + Longest register pin " "Info: + Longest register to pin delay is 14.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out_controller:inst12\|pstate.s27 1 REG LC_X15_Y2_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y2_N6; Fanout = 3; REG Node = 'out_controller:inst12\|pstate.s27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.914 ns) 1.823 ns out_controller:inst12\|WideOr3~1 2 COMB LC_X15_Y2_N3 4 " "Info: 2: + IC(0.909 ns) + CELL(0.914 ns) = 1.823 ns; Loc. = LC_X15_Y2_N3; Fanout = 4; COMB Node = 'out_controller:inst12\|WideOr3~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 2.742 ns out_controller:inst12\|WideOr4 3 COMB LC_X15_Y2_N2 45 " "Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 2.742 ns; Loc. = LC_X15_Y2_N2; Fanout = 45; COMB Node = 'out_controller:inst12\|WideOr4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.919 ns" { out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 } "NODE_NAME" } } { "out_controller.v" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/out_controller.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.266 ns) + CELL(0.511 ns) 4.519 ns lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~10 4 COMB LC_X14_Y2_N7 15 " "Info: 4: + IC(1.266 ns) + CELL(0.511 ns) = 4.519 ns; Loc. = LC_X14_Y2_N7; Fanout = 15; COMB Node = 'lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 } "NODE_NAME" } } { "db/mux_ncc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.087 ns) + CELL(0.740 ns) 7.346 ns lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~11 5 COMB LC_X14_Y4_N3 1 " "Info: 5: + IC(2.087 ns) + CELL(0.740 ns) = 7.346 ns; Loc. = LC_X14_Y4_N3; Fanout = 1; COMB Node = 'lpm_mux2:inst8\|lpm_mux:lpm_mux_component\|mux_ncc:auto_generated\|result_node\[14\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 } "NODE_NAME" } } { "db/mux_ncc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_ncc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(0.511 ns) 9.896 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~3 6 COMB LC_X14_Y6_N0 1 " "Info: 6: + IC(2.039 ns) + CELL(0.511 ns) = 9.896 ns; Loc. = LC_X14_Y6_N0; Fanout = 1; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 } "NODE_NAME" } } { "db/mux_4bc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 10.401 ns lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~4 7 COMB LC_X14_Y6_N1 1 " "Info: 7: + IC(0.305 ns) + CELL(0.200 ns) = 10.401 ns; Loc. = LC_X14_Y6_N1; Fanout = 1; COMB Node = 'lpm_mux1:inst5\|lpm_mux:lpm_mux_component\|mux_4bc:auto_generated\|result_node\[14\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 } "NODE_NAME" } } { "db/mux_4bc.tdf" "" { Text "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/db/mux_4bc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(2.322 ns) 14.481 ns dout\[14\] 8 PIN PIN_G16 0 " "Info: 8: + IC(1.758 ns) + CELL(2.322 ns) = 14.481 ns; Loc. = PIN_G16; Fanout = 0; PIN Node = 'dout\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.080 ns" { lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -240 1472 1648 -224 "dout\[15..0\]" "" } { 168 2144 2205 184 "dout\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.398 ns ( 37.28 % ) " "Info: Total cell delay = 5.398 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.083 ns ( 62.72 % ) " "Info: Total interconnect delay = 9.083 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.481 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.481 ns" { out_controller:inst12|pstate.s27 {} out_controller:inst12|WideOr3~1 {} out_controller:inst12|WideOr4 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 {} dout[14] {} } { 0.000ns 0.909ns 0.719ns 1.266ns 2.087ns 2.039ns 0.305ns 1.758ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK out_controller:inst12|pstate.s27 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} out_controller:inst12|pstate.s27 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.481 ns" { out_controller:inst12|pstate.s27 out_controller:inst12|WideOr3~1 out_controller:inst12|WideOr4 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 dout[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.481 ns" { out_controller:inst12|pstate.s27 {} out_controller:inst12|WideOr3~1 {} out_controller:inst12|WideOr4 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~10 {} lpm_mux2:inst8|lpm_mux:lpm_mux_component|mux_ncc:auto_generated|result_node[14]~11 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~3 {} lpm_mux1:inst5|lpm_mux:lpm_mux_component|mux_4bc:auto_generated|result_node[14]~4 {} dout[14] {} } { 0.000ns 0.909ns 0.719ns 1.266ns 2.087ns 2.039ns 0.305ns 1.758ns } { 0.000ns 0.914ns 0.200ns 0.511ns 0.740ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] din\[6\] CLK -1.204 ns register " "Info: th for register \"in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"din\[6\]\", clock pin = \"CLK\") is -1.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_H5 325 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H5; Fanout = 325; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -224 1072 1240 -208 "CLK" "" } { 112 1216 1256 128 "clk" "" } { 112 344 376 128 "clk" "" } { 520 1744 1776 536 "clk" "" } { 504 1480 1536 520 "clk" "" } { 496 1224 1256 512 "clk" "" } { -232 1240 1272 -216 "clk" "" } { 504 960 992 520 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X1_Y4_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.244 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns din\[6\] 1 PIN PIN_K5 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K5; Fanout = 12; PIN Node = 'din\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "newfinal.bdf" "" { Schematic "C:/altera/91/quartus/Lab_Work/FINAL/final_project_ChiZhang/newfinal/newfinal.bdf" { { -256 1072 1240 -240 "din\[7..0\]" "" } { 80 336 384 96 "din\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.929 ns) + CELL(1.183 ns) 5.244 ns in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\] 2 REG LC_X1_Y4_N1 1 " "Info: 2: + IC(2.929 ns) + CELL(1.183 ns) = 5.244 ns; Loc. = LC_X1_Y4_N1; Fanout = 1; REG Node = 'in_reg:inst\|lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.112 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.15 % ) " "Info: Total cell delay = 2.315 ns ( 44.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.929 ns ( 55.85 % ) " "Info: Total interconnect delay = 2.929 ns ( 55.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { din[6] {} din[6]~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.929ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { CLK in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { CLK {} CLK~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.244 ns" { din[6] in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.244 ns" { din[6] {} din[6]~combout {} in_reg:inst|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 2.929ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 07:17:19 2017 " "Info: Processing ended: Thu Dec 07 07:17:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
