2018-06-26 10:42:04,613 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:04,624 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:04,626 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:04,627 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is valid with the provided xsd schema
2018-06-26 10:42:04,628 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:04,628 WARNING The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:04,628 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:04,629 WARNING The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:04,629 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:04,629 INFO The file: ./tests\TRS.RTECONFIG.GEN.002.1\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
