// Seed: 1336823850
module module_0;
  wire id_2, id_3;
  wire id_4;
  wire id_5;
  assign id_5 = id_3;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    output logic id_2,
    output logic id_3,
    input  logic id_4
);
  id_6(
      id_2, id_3
  );
  module_0 modCall_1 ();
  always_ff id_2 <= id_4;
  tri id_7, id_8, id_9 = 1 != 1;
  assign id_0 = id_8;
  tri1 id_10;
  assign id_10 = id_8;
  wire id_11, id_12, id_13;
  assign id_3 = 1;
endmodule
