<module name="CPSW1_COMMON_0_NUSS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CPSW_NUSS_VBUSP_CPSW_NUSS_IDVER_REG" acronym="CPSW_NUSS_VBUSP_CPSW_NUSS_IDVER_REG" offset="0x0" width="32" description="">
		<bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x27552" description="Identification value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x4" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SYNCE_COUNT_REG" acronym="CPSW_NUSS_VBUSP_SYNCE_COUNT_REG" offset="0x4" width="32" description="">
		<bitfield id="SYNCE_CNT" width="32" begin="31" end="0" resetval="0x0" description="Sync E Count Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SYNCE_MUX_REG" acronym="CPSW_NUSS_VBUSP_SYNCE_MUX_REG" offset="0x8" width="32" description="">
		<bitfield id="SYNCE_SEL" width="6" begin="5" end="0" resetval="0x0" description="Sync E Select Value" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0xC" width="32" description="">
		<bitfield id="EEE_PHY_ONLY" width="1" begin="1" end="1" resetval="0x0" description="Energy Efficient Enable Phy Only Mode: 0=The low power indicate state includes gating off the CPPI_GCLK to the CPSW, 1=The low power indicate state does not gate the clock to the CPSW" range="1" rwaccess="R/W"/> 
		<bitfield id="EEE_EN" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet Enable: 0=EEE is disabled, 1=EEE is enabled" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SGMII_MODE_REG" acronym="CPSW_NUSS_VBUSP_SGMII_MODE_REG" offset="0x10" width="32" description="">
		<bitfield id="SYNCE_SEL" width="1" begin="0" end="0" resetval="0x1" description="SGMII_MODE Input" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RGMII_STATUS_REG" acronym="CPSW_NUSS_VBUSP_RGMII_STATUS_REG" offset="0x18" width="32" description="">
		<bitfield id="FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="Rgmii full dulex: 0=Half-duplex, 1=Full-duplex" range="3" rwaccess="R"/> 
		<bitfield id="SPEED" width="2" begin="2" end="1" resetval="0x0" description="Rgmii speed: 00=10Mbps, 01=100Mbps, 10=1000Mbps, 11=reserved" range="2 - 1" rwaccess="R"/> 
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Rgmii link indicator: 0=Link is down, 1=Link is up" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SUBSSYSTEM_STATUS_REG" acronym="CPSW_NUSS_VBUSP_SUBSSYSTEM_STATUS_REG" offset="0x1C" width="32" description="">
		<bitfield id="EEE_CLKSTOP_ACK" width="1" begin="0" end="0" resetval="0x0" description="Energy Efficient Ethernet clockstop acknowledge from CPSW" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SGMII_IDVER_REG" acronym="CPSW_NUSS_VBUSP_SGMII_IDVER_REG" offset="0x0" width="32" description="">
		<bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x20162" description="Module value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x2" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SOFT_RESET_REG" acronym="CPSW_NUSS_VBUSP_SOFT_RESET_REG" offset="0x4" width="32" description="">
		<bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="Transmit and receive software reset" range="1" rwaccess="R/W"/> 
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x10" width="32" description="">
		<bitfield id="TEST_PATTERN_EN" width="1" begin="6" end="6" resetval="0x0" description="Test pattern enable" range="6" rwaccess="R/W"/> 
		<bitfield id="MASTER" width="1" begin="5" end="5" resetval="0x0" description="Master mode" range="5" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK" width="1" begin="4" end="4" resetval="0x0" description="Loopback mode" range="4" rwaccess="R/W"/> 
		<bitfield id="MR_NP_LOADED" width="1" begin="3" end="3" resetval="0x0" description="Next page loaded" range="3" rwaccess="R/W"/> 
		<bitfield id="FAST_LINK_TIMER" width="1" begin="2" end="2" resetval="0x0" description="Fast link timer" range="2" rwaccess="R/W"/> 
		<bitfield id="MR_AN_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Auto-negotiation restart" range="1" rwaccess="R/W"/> 
		<bitfield id="MR_AN_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Auto-negotiation enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_STATUS_REG" acronym="CPSW_NUSS_VBUSP_STATUS_REG" offset="0x14" width="32" description="">
		<bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0x0" description="Fiber signal detect" range="5" rwaccess="R"/> 
		<bitfield id="LOCK" width="1" begin="4" end="4" resetval="0x0" description="Lock" range="4" rwaccess="R"/> 
		<bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0x0" description="Next page received" range="3" rwaccess="R"/> 
		<bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="Auto-negotiation complete" range="2" rwaccess="R"/> 
		<bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Auto-negotiation error" range="1" rwaccess="R"/> 
		<bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Link indicator" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_ADV_ABILITY_REG" acronym="CPSW_NUSS_VBUSP_MR_ADV_ABILITY_REG" offset="0x18" width="32" description="">
		<bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Advertised ability" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_NP_TX_REG" acronym="CPSW_NUSS_VBUSP_MR_NP_TX_REG" offset="0x1C" width="32" description="">
		<bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0x0" description="Next page transmit" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_LP_ADV_ABILITY_REG" acronym="CPSW_NUSS_VBUSP_MR_LP_ADV_ABILITY_REG" offset="0x20" width="32" description="">
		<bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Link partner advertised ability" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MR_LP_NP_RX_REG" acronym="CPSW_NUSS_VBUSP_MR_LP_NP_RX_REG" offset="0x24" width="32" description="">
		<bitfield id="MR_LP_NP_RX" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Next Page Received" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_CFG_REG" acronym="CPSW_NUSS_VBUSP_TX_CFG_REG" offset="0x30" width="32" description="">
		<bitfield id="TX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Transmit configuration register output" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RX_CFG_REG" acronym="CPSW_NUSS_VBUSP_RX_CFG_REG" offset="0x34" width="32" description="">
		<bitfield id="RX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Receive configuration register output" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_AUX_CFG_REG" acronym="CPSW_NUSS_VBUSP_AUX_CFG_REG" offset="0x38" width="32" description="">
		<bitfield id="AUX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary configuration register output" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_DIAG_CLEAR_REG" offset="0x40" width="32" description="">
		<bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Diagnostics clear" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_DIAG_CONTROL_REG" offset="0x44" width="32" description="">
		<bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0x0" description="Diagnostic select" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0x0" description="Diagnostics hold signals edge select" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_DIAG_STATUS_REG" acronym="CPSW_NUSS_VBUSP_DIAG_STATUS_REG" offset="0x48" width="32" description="">
		<bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0x0" description="Diagnostics status" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MDIO_VERSION_REG" acronym="CPSW_NUSS_VBUSP_MDIO_VERSION_REG" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x0" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x0" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x7" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x7" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="MDIO state machine idle" range="31" rwaccess="R"/> 
		<bitfield id="ENABLE" width="1" begin="30" end="30" resetval="0x0" description="Enable control" range="30" rwaccess="R/W"/> 
		<bitfield id="HIGHEST_USER_CHANNEL" width="5" begin="28" end="24" resetval="0x1" description="Highest user channel" range="28 - 24" rwaccess="R"/> 
		<bitfield id="PREAMBLE" width="1" begin="20" end="20" resetval="0x0" description="Preamble disable" range="20" rwaccess="R/W"/> 
		<bitfield id="FAULT" width="1" begin="19" end="19" resetval="0x0" description="Fault indicator" range="19" rwaccess="R/W"/> 
		<bitfield id="FAULT_DETECT_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Fault detect enable" range="18" rwaccess="R/W"/> 
		<bitfield id="INT_TEST_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Interrupt test enable" range="17" rwaccess="R/W"/> 
		<bitfield id="CLKDIV" width="16" begin="15" end="0" resetval="0x255" description="Clock divider" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALIVE_REG" acronym="CPSW_NUSS_VBUSP_ALIVE_REG" offset="0x8" width="32" description="">
		<bitfield id="ALIVE" width="32" begin="31" end="0" resetval="0x0" description="MDIO alive" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_REG" acronym="CPSW_NUSS_VBUSP_LINK_REG" offset="0xC" width="32" description="">
		<bitfield id="LINK" width="32" begin="31" end="0" resetval="0x0" description="MDIO link state" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_RAW_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_RAW_REG" offset="0x10" width="32" description="">
		<bitfield id="LINKINTRAW" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change event raw value" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASKED_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASKED_REG" offset="0x14" width="32" description="">
		<bitfield id="LINKINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="MDIO link change interrupt masked value" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASK_SET_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASK_SET_REG" offset="0x18" width="32" description="">
		<bitfield id="LINKINTMASKSET" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask set" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LINK_INT_MASK_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_LINK_INT_MASK_CLEAR_REG" offset="0x1C" width="32" description="">
		<bitfield id="LINKINTMASKCLR" width="1" begin="0" end="0" resetval="0x0" description="MDIO link interrupt mask clear" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_RAW_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_RAW_REG" offset="0x20" width="32" description="">
		<bitfield id="USERINTRAW" width="2" begin="1" end="0" resetval="0x0" description="User interrupt raw" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASKED_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASKED_REG" offset="0x24" width="32" description="">
		<bitfield id="USERINTMASKED" width="2" begin="1" end="0" resetval="0x0" description="User interrupt masked" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASK_SET_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASK_SET_REG" offset="0x28" width="32" description="">
		<bitfield id="USERINTMASKSET" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask set" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_INT_MASK_CLEAR_REG" acronym="CPSW_NUSS_VBUSP_USER_INT_MASK_CLEAR_REG" offset="0x2C" width="32" description="">
		<bitfield id="USERINTMASKCLR" width="2" begin="1" end="0" resetval="0x0" description="MDIO user interrupt mask clear" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MANUAL_IF_REG" acronym="CPSW_NUSS_VBUSP_MANUAL_IF_REG" offset="0x30" width="32" description="">
		<bitfield id="MDIO_MDCLK_O" width="1" begin="2" end="2" resetval="0x0" description="MDIO Clock Output" range="2" rwaccess="R/W"/> 
		<bitfield id="MDIO_OE" width="1" begin="1" end="1" resetval="0x0" description="MDIO Output Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="MDIO_PIN" width="1" begin="0" end="0" resetval="0x0" description="MDIO Pin" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLL_REG" acronym="CPSW_NUSS_VBUSP_POLL_REG" offset="0x34" width="32" description="">
		<bitfield id="MANUALMODE" width="1" begin="31" end="31" resetval="0x0" description="MDIO Manual Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="STATECHANGEMODE" width="1" begin="30" end="30" resetval="0x0" description="MDIO State Change Mode" range="30" rwaccess="R/W"/> 
		<bitfield id="IPG" width="8" begin="7" end="0" resetval="0x0" description="MDIO IPG" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLL_EN_REG" acronym="CPSW_NUSS_VBUSP_POLL_EN_REG" offset="0x38" width="32" description="">
		<bitfield id="POLL_EN" width="32" begin="31" end="0" resetval="0x4294967295" description="MDIO Poll Enable" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CLAUS45_REG" acronym="CPSW_NUSS_VBUSP_CLAUS45_REG" offset="0x3C" width="32" description="">
		<bitfield id="CLAUSE45" width="32" begin="31" end="0" resetval="0x0" description="MDIO Clause 45" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_ADDR0_REG" acronym="CPSW_NUSS_VBUSP_USER_ADDR0_REG" offset="0x40" width="32" description="">
		<bitfield id="USER_ADDR0" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 0" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_ADDR1_REG" acronym="CPSW_NUSS_VBUSP_USER_ADDR1_REG" offset="0x44" width="32" description="">
		<bitfield id="USER_ADDR1" width="16" begin="15" end="0" resetval="0x0" description="MDIO USER Address 1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_REVISION" acronym="CPSW_NUSS_VBUSP_REVISION" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="BU" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="0x1680" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="RTLVER" width="5" begin="15" end="11" resetval="0x20" description="RTL revisions" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJREV" width="3" begin="10" end="8" resetval="0x2" description="Major revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINREV" width="6" begin="5" end="0" resetval="0x0" description="Minor revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_eoi_reg" acronym="CPSW_NUSS_VBUSP_eoi_reg" offset="0x10" width="32" description="">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="End of Interrupt Vector" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_intr_vector_reg" acronym="CPSW_NUSS_VBUSP_intr_vector_reg" offset="0x14" width="32" description="">
		<bitfield id="INTR_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector Register" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_enable_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_enable_reg_out_pulse_0" offset="0x100" width="32" description="">
		<bitfield id="ENABLE_OUT_PULSE_EN_STAT_PENDA" width="1" begin="2" end="2" resetval="0x0" description="Enable Set for out_pulse_en_stat_penda" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_MDIO_PENDA" width="1" begin="1" end="1" resetval="0x0" description="Enable Set for out_pulse_en_mdio_penda" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_EVNT_PENDA" width="1" begin="0" end="0" resetval="0x0" description="Enable Set for out_pulse_en_evnt_penda" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_enable_clr_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_enable_clr_reg_out_pulse_0" offset="0x300" width="32" description="">
		<bitfield id="ENABLE_OUT_PULSE_EN_STAT_PENDA_CLR" width="1" begin="2" end="2" resetval="0x0" description="Enable Clear for out_pulse_en_stat_penda" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_MDIO_PENDA_CLR" width="1" begin="1" end="1" resetval="0x0" description="Enable Clear for out_pulse_en_mdio_penda" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLE_OUT_PULSE_EN_EVNT_PENDA_CLR" width="1" begin="0" end="0" resetval="0x0" description="Enable Clear for out_pulse_en_evnt_penda" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_status_reg_out_pulse_0" acronym="CPSW_NUSS_VBUSP_status_reg_out_pulse_0" offset="0x500" width="32" description="">
		<bitfield id="STATUS_OUT_PULSE_STAT_PENDA" width="1" begin="2" end="2" resetval="0x0" description="Status for out_pulse_en_stat_penda" range="2" rwaccess="R"/> 
		<bitfield id="STATUS_OUT_PULSE_MDIO_PENDA" width="1" begin="1" end="1" resetval="0x0" description="Status for out_pulse_en_mdio_penda" range="1" rwaccess="R"/> 
		<bitfield id="STATUS_OUT_PULSE_EVNT_PENDA" width="1" begin="0" end="0" resetval="0x0" description="Status for out_pulse_en_evnt_penda" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_intr_vector_reg_out_pulse" acronym="CPSW_NUSS_VBUSP_intr_vector_reg_out_pulse" offset="0xA80" width="32" description="">
		<bitfield id="INTR_VECTOR_OUT_PULSE" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Vector" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CPSW_ID_VER_REG" acronym="CPSW_NUSS_VBUSP_CPSW_ID_VER_REG" offset="0x0" width="32" description="">
		<bitfield id="IDENT" width="16" begin="31" end="16" resetval="0x27560" description="Identification Value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x4" description="RTL Version Value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM_VER" width="2" begin="7" end="6" resetval="0x0" description="Custom Version Value" range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="6" begin="5" end="0" resetval="0x2" description="Minor Version Value" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="ECC_CRC_MODE" width="1" begin="31" end="31" resetval="0x0" description="ECC CRC Mode" range="31" rwaccess="R/W"/> 
		<bitfield id="EST_ENABLE" width="1" begin="18" end="18" resetval="0x0" description="Intersperced Express Traffic enable" range="18" rwaccess="R/W"/> 
		<bitfield id="IET_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="Intersperced Express Traffic enable" range="17" rwaccess="R/W"/> 
		<bitfield id="EEE_ENABLE" width="1" begin="16" end="16" resetval="0x0" description="Energy Efficient Ethernet enable" range="16" rwaccess="R/W"/> 
		<bitfield id="P0_RX_PASS_CRC_ERR" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Pass Received CRC errors" range="15" rwaccess="R/W"/> 
		<bitfield id="P0_RX_PAD" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Receive Short Packet Pad" range="14" rwaccess="R/W"/> 
		<bitfield id="P0_TX_CRC_REMOVE" width="1" begin="13" end="13" resetval="0x0" description="Port 0 Transmit CRC remove" range="13" rwaccess="R/W"/> 
		<bitfield id="P8_PASS_PRI_TAGGED" width="1" begin="11" end="11" resetval="0x0" description="Port 8 Pass Priority Tagged" range="11" rwaccess="R/W"/> 
		<bitfield id="P7_PASS_PRI_TAGGED" width="1" begin="10" end="10" resetval="0x0" description="Port 7 Pass Priority Tagged" range="10" rwaccess="R/W"/> 
		<bitfield id="P6_PASS_PRI_TAGGED" width="1" begin="9" end="9" resetval="0x0" description="Port 6 Pass Priority Tagged" range="9" rwaccess="R/W"/> 
		<bitfield id="P5_PASS_PRI_TAGGED" width="1" begin="8" end="8" resetval="0x0" description="Port 5 Pass Priority Tagged" range="8" rwaccess="R/W"/> 
		<bitfield id="P4_PASS_PRI_TAGGED" width="1" begin="7" end="7" resetval="0x0" description="Port 4 Pass Priority Tagged" range="7" rwaccess="R/W"/> 
		<bitfield id="P3_PASS_PRI_TAGGED" width="1" begin="6" end="6" resetval="0x0" description="Port 3 Pass Priority Tagged" range="6" rwaccess="R/W"/> 
		<bitfield id="P2_PASS_PRI_TAGGED" width="1" begin="5" end="5" resetval="0x0" description="Port 2 Pass Priority Tagged" range="5" rwaccess="R/W"/> 
		<bitfield id="P1_PASS_PRI_TAGGED" width="1" begin="4" end="4" resetval="0x0" description="Port 1 Pass Priority Tagged" range="4" rwaccess="R/W"/> 
		<bitfield id="P0_PASS_PRI_TAGGED" width="1" begin="3" end="3" resetval="0x0" description="Port 0 Pass Priority Tagged" range="3" rwaccess="R/W"/> 
		<bitfield id="P0_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Port 0 Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="VLAN_AWARE" width="1" begin="1" end="1" resetval="0x0" description="VLAN Aware Mode" range="1" rwaccess="R/W"/> 
		<bitfield id="S_CN_SWITCH" width="1" begin="0" end="0" resetval="0x0" description="VLAN Aware Mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EM_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_EM_CONTROL_REG" offset="0x10" width="32" description="">
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_STAT_PORT_EN_REG" acronym="CPSW_NUSS_VBUSP_STAT_PORT_EN_REG" offset="0x14" width="32" description="">
		<bitfield id="P8_STAT_EN" width="1" begin="8" end="8" resetval="0x0" description="Port 8 Statistics Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="P7_STAT_EN" width="1" begin="7" end="7" resetval="0x0" description="Port 7 Statistics Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="P6_STAT_EN" width="1" begin="6" end="6" resetval="0x0" description="Port 6 Statistics Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="P5_STAT_EN" width="1" begin="5" end="5" resetval="0x0" description="Port 5 Statistics Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="P4_STAT_EN" width="1" begin="4" end="4" resetval="0x0" description="Port 4 Statistics Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="P3_STAT_EN" width="1" begin="3" end="3" resetval="0x0" description="Port 3 Statistics Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="P2_STAT_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 2 Statistics Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="P1_STAT_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 1 Statistics Enable" range="1" rwaccess="R/W"/> 
		<bitfield id="P0_STAT_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Statistics Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PTYPE_REG" acronym="CPSW_NUSS_VBUSP_PTYPE_REG" offset="0x18" width="32" description="">
		<bitfield id="P8_PTYPE_ESC" width="1" begin="16" end="16" resetval="0x0" description="Port 8 Priority Type Escalate" range="16" rwaccess="R/W"/> 
		<bitfield id="P7_PTYPE_ESC" width="1" begin="15" end="15" resetval="0x0" description="Port 7 Priority Type Escalate" range="15" rwaccess="R/W"/> 
		<bitfield id="P6_PTYPE_ESC" width="1" begin="14" end="14" resetval="0x0" description="Port 6 Priority Type Escalate" range="14" rwaccess="R/W"/> 
		<bitfield id="P5_PTYPE_ESC" width="1" begin="13" end="13" resetval="0x0" description="Port 5 Priority Type Escalate" range="13" rwaccess="R/W"/> 
		<bitfield id="P4_PTYPE_ESC" width="1" begin="12" end="12" resetval="0x0" description="Port 4 Priority Type Escalate" range="12" rwaccess="R/W"/> 
		<bitfield id="P3_PTYPE_ESC" width="1" begin="11" end="11" resetval="0x0" description="Port 3 Priority Type Escalate" range="11" rwaccess="R/W"/> 
		<bitfield id="P2_PTYPE_ESC" width="1" begin="10" end="10" resetval="0x0" description="Port 2 Priority Type Escalate" range="10" rwaccess="R/W"/> 
		<bitfield id="P1_PTYPE_ESC" width="1" begin="9" end="9" resetval="0x0" description="Port 1 Priority Type Escalate" range="9" rwaccess="R/W"/> 
		<bitfield id="P0_PTYPE_ESC" width="1" begin="8" end="8" resetval="0x0" description="Port 0 Priority Type Escalate" range="8" rwaccess="R/W"/> 
		<bitfield id="ESC_PRI_LD_VAL" width="5" begin="4" end="0" resetval="0x0" description="Escalate Priority Load Value" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_SOFT_IDLE_REG" acronym="CPSW_NUSS_VBUSP_SOFT_IDLE_REG" offset="0x1C" width="32" description="">
		<bitfield id="SOFT_IDLE" width="1" begin="0" end="0" resetval="0x0" description="Software Idle" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_THRU_RATE_REG" acronym="CPSW_NUSS_VBUSP_THRU_RATE_REG" offset="0x20" width="32" description="">
		<bitfield id="SL_RX_THRU_RATE" width="4" begin="15" end="12" resetval="0x3" description="Switch FIFO receive through rate" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="P0_RX_THRU_RATE" width="4" begin="3" end="0" resetval="0x1" description="CPPI FIFO receive through rate" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_GAP_THRESH_REG" acronym="CPSW_NUSS_VBUSP_GAP_THRESH_REG" offset="0x24" width="32" description="">
		<bitfield id="GAP_THRESH" width="5" begin="4" end="0" resetval="0x11" description="Short Gap Threshold" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_START_WDS_REG" acronym="CPSW_NUSS_VBUSP_TX_START_WDS_REG" offset="0x28" width="32" description="">
		<bitfield id="TX_START_WDS" width="11" begin="10" end="0" resetval="0x8" description="FIFO Packet Transmit Start Words" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EEE_PRESCALE_REG" acronym="CPSW_NUSS_VBUSP_EEE_PRESCALE_REG" offset="0x2C" width="32" description="">
		<bitfield id="EEE_PRESCALE" width="12" begin="11" end="0" resetval="0x0" description="Energy Efficient Ethernet Pre-scale count load value" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_SET_REG" acronym="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_SET_REG" offset="0x30" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x15" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_CLR_REG" acronym="CPSW_NUSS_VBUSP_TX_G_OFLOW_THRESH_CLR_REG" offset="0x34" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 7" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 6" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 5" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 4" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 3" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 2" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 1" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority Based Flow Control Global Outflow Usage Threshold for Pri 0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_L_REG" offset="0x38" width="32" description="">
		<bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_SET_H_REG" offset="0x3C" width="32" description="">
		<bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x255" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_L_REG" offset="0x40" width="32" description="">
		<bitfield id="PRI3" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 3" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 2" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 1" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 0" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_TX_G_BUF_THRESH_CLR_H_REG" offset="0x44" width="32" description="">
		<bitfield id="PRI7" width="8" begin="31" end="24" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 7" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="8" begin="23" end="16" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 6" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="8" begin="15" end="8" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 5" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="8" begin="7" end="0" resetval="0x0" description="Priority Based Flow Control Global Buffer Usage Threshold for Priority 4" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_VLAN_LTYPE_REG" acronym="CPSW_NUSS_VBUSP_VLAN_LTYPE_REG" offset="0x50" width="32" description="">
		<bitfield id="VLAN_LTYPE_OUTER" width="16" begin="31" end="16" resetval="0x34984" description="Outer VLAN LType" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="VLAN_LTYPE_INNER" width="16" begin="15" end="0" resetval="0x33024" description="Inner VLAN LType" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EST_TS_DOMAIN_REG" acronym="CPSW_NUSS_VBUSP_EST_TS_DOMAIN_REG" offset="0x54" width="32" description="">
		<bitfield id="EST_TS_DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Enhanced Scheduled Traffic Host Event Domain" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI0_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI0_MAXLEN_REG" offset="0x100" width="32" description="">
		<bitfield id="TX_PRI0_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 0 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI1_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI1_MAXLEN_REG" offset="0x104" width="32" description="">
		<bitfield id="TX_PRI1_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 1 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI2_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI2_MAXLEN_REG" offset="0x108" width="32" description="">
		<bitfield id="TX_PRI2_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 2 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI3_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI3_MAXLEN_REG" offset="0x10C" width="32" description="">
		<bitfield id="TX_PRI3_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 3 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI4_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI4_MAXLEN_REG" offset="0x110" width="32" description="">
		<bitfield id="TX_PRI4_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 4 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI5_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI5_MAXLEN_REG" offset="0x114" width="32" description="">
		<bitfield id="TX_PRI5_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 5 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI6_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI6_MAXLEN_REG" offset="0x118" width="32" description="">
		<bitfield id="TX_PRI6_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 6 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_PRI7_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_TX_PRI7_MAXLEN_REG" offset="0x11C" width="32" description="">
		<bitfield id="TX_PRI7_MAXLEN" width="14" begin="13" end="0" resetval="0x2024" description="Transmit Priority 7 Maximum Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_ACCESS_REG" acronym="CPSW_NUSS_VBUSP_USER_ACCESS_REG" offset="0x0" width="32" description="">
		<bitfield id="GO" width="1" begin="31" end="31" resetval="0x0" description="Go" range="31" rwaccess="R/W"/> 
		<bitfield id="WRITE" width="1" begin="30" end="30" resetval="0x0" description="Write" range="30" rwaccess="R/W"/> 
		<bitfield id="ACK" width="1" begin="29" end="29" resetval="0x0" description="Acknowledge" range="29" rwaccess="R/W"/> 
		<bitfield id="REGADR" width="5" begin="25" end="21" resetval="0x0" description="Register address" range="25 - 21" rwaccess="R/W"/> 
		<bitfield id="PHYADR" width="5" begin="20" end="16" resetval="0x0" description="PHY address" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="DATA" width="16" begin="15" end="0" resetval="0x0" description="User data" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_USER_PHY_SEL_REG" acronym="CPSW_NUSS_VBUSP_USER_PHY_SEL_REG" offset="0x4" width="32" description="">
		<bitfield id="LINKSEL" width="1" begin="7" end="7" resetval="0x0" description="Link status determination select" range="7" rwaccess="R/W"/> 
		<bitfield id="LINKINT_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Link change interrupt enable" range="6" rwaccess="R/W"/> 
		<bitfield id="PHYADR_MON" width="5" begin="4" end="0" resetval="0x0" description="PHY address whose link status is monitored" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_P0_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="RX_REMAP_DSCP_V6" width="1" begin="18" end="18" resetval="0x0" description="Port 0 Remap DSCP_V6 Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="RX_REMAP_DSCP_V4" width="1" begin="17" end="17" resetval="0x0" description="Port 0 Remap DSCP_V4 Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="RX_REMAP_VLAN" width="1" begin="16" end="16" resetval="0x0" description="Port 0 Remap VLAN Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Receive ECC Error Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Transmit ECC Error Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="Port 0 IPv6 DSCP enable" range="2" rwaccess="R/W"/> 
		<bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="Port 0 IPv4 DSCP enable" range="1" rwaccess="R/W"/> 
		<bitfield id="RX_CHECKSUM_EN" width="1" begin="0" end="0" resetval="0x0" description="Port 0 Receive Checksum Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_FLOW_ID_OFFSET_REG" acronym="CPSW_NUSS_VBUSP_P0_FLOW_ID_OFFSET_REG" offset="0x8" width="32" description="">
		<bitfield id="VALUE" width="14" begin="13" end="0" resetval="0x0" description="This value is added to the thread/Flow_ID in CPPI transmit PSI Info Word 0" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_BLK_CNT_REG" acronym="CPSW_NUSS_VBUSP_P0_BLK_CNT_REG" offset="0x10" width="32" description="">
		<bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Port 0 Transmit Block Count Usage" range="12 - 8" rwaccess="R"/> 
		<bitfield id="RX_BLK_CNT" width="6" begin="5" end="0" resetval="0x1" description="Port 0 Receive Block Count Usage" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_PORT_VLAN_REG" acronym="CPSW_NUSS_VBUSP_P0_PORT_VLAN_REG" offset="0x14" width="32" description="">
		<bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="12" rwaccess="R/W"/> 
		<bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_PRI_MAP_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_PRI_MAP_REG" offset="0x18" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_PRI_CTL_REG" acronym="CPSW_NUSS_VBUSP_P0_PRI_CTL_REG" offset="0x1C" width="32" description="">
		<bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Enable (per priority)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_PTYPE" width="1" begin="8" end="8" resetval="0x0" description="Receive Priority Type" range="8" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_RX_PRI_MAP_REG" acronym="CPSW_NUSS_VBUSP_P0_RX_PRI_MAP_REG" offset="0x20" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_RX_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_P0_RX_MAXLEN_REG" offset="0x24" width="32" description="">
		<bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x1518" description="Rx Maximum Frame Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_BLKS_PRI_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_BLKS_PRI_REG" offset="0x28" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Transmit Blocks" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Priority 6 Port Transmit Blocks" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Priority 5 Port Transmit Blocks" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Priority 4 Port Transmit Blocks" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Priority 3 Port Transmit Blocks" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Priority 2 Port Transmit Blocks" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Priority 1 Port Transmit Blocks" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Priority 0 Port Transmit Blocks" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_IDLE2LPI_REG" acronym="CPSW_NUSS_VBUSP_P0_IDLE2LPI_REG" offset="0x30" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE Idle to LPI counter load value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_LPI2WAKE_REG" acronym="CPSW_NUSS_VBUSP_P0_LPI2WAKE_REG" offset="0x34" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="Port 0 EEE LPI to wake counter load value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_EEE_STATUS_REG" acronym="CPSW_NUSS_VBUSP_P0_EEE_STATUS_REG" offset="0x38" width="32" description="">
		<bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="CPPI port 0 transmit FIFO (switch egress) is empty - contains no packets" range="6" rwaccess="R"/> 
		<bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="CPPI port 0 receive  FIFO (switch ingress) is empty - contains no packets" range="5" rwaccess="R"/> 
		<bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="CPPI port 0 transmit FIFO hold - asserted in the LPI state and during the LPI2WAKE count time" range="4" rwaccess="R"/> 
		<bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="CPPI port 0 transmit wakeup - asserted in the transmit LPI2WAKE count time" range="3" rwaccess="R"/> 
		<bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="CPPI port 0 transmit LPI state - asserted when the port 0 transmit is in the LPI state" range="2" rwaccess="R"/> 
		<bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x0" description="CPPI port 0 receive LPI state - asserted when the port 0 receive is in the LPI state" range="1" rwaccess="R"/> 
		<bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_RX_PKTS_PRI_REG" acronym="CPSW_NUSS_VBUSP_P0_RX_PKTS_PRI_REG" offset="0x3C" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Port 0 Receive Packets" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority 6 Port Port 0 Receive Packets" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority 5 Port Port 0 Receive Packets" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority 4 Port Port 0 Receive Packets" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority 3 Port Port 0 Receive Packets" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority 2 Port Port 0 Receive Packets" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority 1 Port Port 0 Receive Packets" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority 0 Port Port 0 Receive Packets" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_RX_GAP_REG" acronym="CPSW_NUSS_VBUSP_P0_RX_GAP_REG" offset="0x4C" width="32" description="">
		<bitfield id="RX_GAP_CNT" width="10" begin="25" end="16" resetval="0x256" description="Port 0 Receive Gap Count" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="RX_GAP_EN" width="8" begin="7" end="0" resetval="0x0" description="Port 0 Receive Gap Enable" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_FIFO_STATUS_REG" acronym="CPSW_NUSS_VBUSP_P0_FIFO_STATUS_REG" offset="0x50" width="32" description="">
		<bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="Port 0 FIFO Status" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_RX_DSCP_MAP_REG" acronym="CPSW_NUSS_VBUSP_P0_RX_DSCP_MAP_REG" offset="0x120" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_PRI_CIR_REG" acronym="CPSW_NUSS_VBUSP_P0_PRI_CIR_REG" offset="0x140" width="32" description="">
		<bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N CIR" range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_PRI_EIR_REG" acronym="CPSW_NUSS_VBUSP_P0_PRI_EIR_REG" offset="0x160" width="32" description="">
		<bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N EIR" range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_SET_L_REG" offset="0x180" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_SET_H_REG" offset="0x184" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_CLR_L_REG" offset="0x188" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_D_THRESH_CLR_H_REG" offset="0x18C" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_SET_L_REG" offset="0x190" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_SET_H_REG" offset="0x194" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_CLR_L_REG" offset="0x198" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_P0_TX_G_BUF_THRESH_CLR_H_REG" offset="0x19C" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_SRC_ID_A_REG" acronym="CPSW_NUSS_VBUSP_P0_SRC_ID_A_REG" offset="0x300" width="32" description="">
		<bitfield id="PORT4" width="8" begin="31" end="24" resetval="0x4" description="Port 4 CPPI Info Word0 Source ID Value" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PORT3" width="8" begin="23" end="16" resetval="0x3" description="Port 3 CPPI Info Word0 Source ID Value" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PORT2" width="8" begin="15" end="8" resetval="0x2" description="Port 2 CPPI Info Word0 Source ID Value" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PORT1" width="8" begin="7" end="0" resetval="0x1" description="Port 1 CPPI Info Word0 Source ID Value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_SRC_ID_B_REG" acronym="CPSW_NUSS_VBUSP_P0_SRC_ID_B_REG" offset="0x304" width="32" description="">
		<bitfield id="PORT8" width="8" begin="31" end="24" resetval="0x8" description="Port 8 CPPI Info Word0 Source ID Value" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="PORT7" width="8" begin="23" end="16" resetval="0x7" description="Port 7 CPPI Info Word0 Source ID Value" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="PORT6" width="8" begin="15" end="8" resetval="0x6" description="Port 6 CPPI Info Word0 Source ID Value" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="PORT5" width="8" begin="7" end="0" resetval="0x5" description="Port 5 CPPI Info Word0 Source ID Value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_P0_HOST_BLKS_PRI_REG" acronym="CPSW_NUSS_VBUSP_P0_HOST_BLKS_PRI_REG" offset="0x320" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Host Blocks" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x0" description="Priority 6 Host Blocks" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x0" description="Priority 5 Host Blocks" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x0" description="Priority 4 Host Blocks" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x0" description="Priority 3 Host Blocks" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x0" description="Priority 2 Host Blocks" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x0" description="Priority 1 Host Blocks" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x0" description="Priority 0 Host Blocks" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_RESERVED_REG" acronym="CPSW_NUSS_VBUSP_PN_RESERVED_REG" offset="0x0" width="32" description="">
		<bitfield id="RESERVED" width="32" begin="31" end="0" resetval="0x0" description="Reserved register for memory map alignment" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_PN_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="EST_PORT_EN" width="1" begin="17" end="17" resetval="0x0" description="EST Port Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="IET_PORT_EN" width="1" begin="16" end="16" resetval="0x0" description="IET Port Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="RX_ECC_ERR_EN" width="1" begin="15" end="15" resetval="0x0" description="Port 0 Receive ECC Error Enable" range="15" rwaccess="R/W"/> 
		<bitfield id="TX_ECC_ERR_EN" width="1" begin="14" end="14" resetval="0x0" description="Port 0 Transmit ECC Error Enable" range="14" rwaccess="R/W"/> 
		<bitfield id="TX_LPI_CLKSTOP_EN" width="1" begin="12" end="12" resetval="0x0" description="Transmit LPI clockstop enable" range="12" rwaccess="R/W"/> 
		<bitfield id="DSCP_IPV6_EN" width="1" begin="2" end="2" resetval="0x0" description="IPv6 DSCP enable" range="2" rwaccess="R/W"/> 
		<bitfield id="DSCP_IPV4_EN" width="1" begin="1" end="1" resetval="0x0" description="IPv4 DSCP enable" range="1" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAX_BLKS_REG" acronym="CPSW_NUSS_VBUSP_PN_MAX_BLKS_REG" offset="0x8" width="32" description="">
		<bitfield id="TX_MAX_BLKS" width="8" begin="15" end="8" resetval="0x16" description="Transmit FIFO maximum blocks" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RX_MAX_BLKS" width="8" begin="7" end="0" resetval="0x4" description="Receive FIFO maximum blocks" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_BLK_CNT_REG" acronym="CPSW_NUSS_VBUSP_PN_BLK_CNT_REG" offset="0x10" width="32" description="">
		<bitfield id="RX_BLK_CNT_P" width="6" begin="21" end="16" resetval="0x0" description="Receive Prempt Queue Block Count Usage" range="21 - 16" rwaccess="R"/> 
		<bitfield id="TX_BLK_CNT" width="5" begin="12" end="8" resetval="0x0" description="Transmit Block Count Usage" range="12 - 8" rwaccess="R"/> 
		<bitfield id="RX_BLK_CNT_E" width="6" begin="5" end="0" resetval="0x1" description="Receive Block Count Usage" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_PORT_VLAN_REG" acronym="CPSW_NUSS_VBUSP_PN_PORT_VLAN_REG" offset="0x14" width="32" description="">
		<bitfield id="PORT_PRI" width="3" begin="15" end="13" resetval="0x0" description="Port VLAN Priority" range="15 - 13" rwaccess="R/W"/> 
		<bitfield id="PORT_CFI" width="1" begin="12" end="12" resetval="0x0" description="Port CFI bit" range="12" rwaccess="R/W"/> 
		<bitfield id="PORT_VID" width="12" begin="11" end="0" resetval="0x0" description="Port VLAN ID" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_PRI_MAP_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_PRI_MAP_REG" offset="0x18" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_PRI_CTL_REG" acronym="CPSW_NUSS_VBUSP_PN_PRI_CTL_REG" offset="0x1C" width="32" description="">
		<bitfield id="TX_FLOW_PRI" width="8" begin="31" end="24" resetval="0x0" description="Transmit Priority Based Flow Control Enable (per priority)" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="RX_FLOW_PRI" width="8" begin="23" end="16" resetval="0x0" description="Receive Priority Based Flow Control Enable (per priority)" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="TX_HOST_BLKS_REM" width="4" begin="15" end="12" resetval="0x9" description="Transmit FIFO Blocks that must be free before a non rate-limited CPPI Port 0 receive thread can begin sending a packet" range="15 - 12" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_RX_PRI_MAP_REG" acronym="CPSW_NUSS_VBUSP_PN_RX_PRI_MAP_REG" offset="0x20" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x7" description="Priority 7" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x6" description="Priority 6" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x5" description="Priority 5" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x4" description="Priority 4" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x3" description="Priority 3" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x2" description="Priority 2" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x1" description="Priority 1" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="Priority 0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_RX_MAXLEN_REG" acronym="CPSW_NUSS_VBUSP_PN_RX_MAXLEN_REG" offset="0x24" width="32" description="">
		<bitfield id="RX_MAXLEN" width="14" begin="13" end="0" resetval="0x1518" description="Rx Maximum Frame Length" range="13 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_BLKS_PRI_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_BLKS_PRI_REG" offset="0x28" width="32" description="">
		<bitfield id="PRI7" width="4" begin="31" end="28" resetval="0x0" description="Priority 7 Port Transmit Blocks" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="4" begin="27" end="24" resetval="0x1" description="Priority 6 Port Transmit Blocks" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="4" begin="23" end="20" resetval="0x2" description="Priority 5 Port Transmit Blocks" range="23 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="4" begin="19" end="16" resetval="0x4" description="Priority 4 Port Transmit Blocks" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="4" begin="15" end="12" resetval="0x5" description="Priority 3 Port Transmit Blocks" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="4" begin="11" end="8" resetval="0x6" description="Priority 2 Port Transmit Blocks" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="4" begin="7" end="4" resetval="0x7" description="Priority 1 Port Transmit Blocks" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="4" begin="3" end="0" resetval="0x8" description="Priority 0 Port Transmit Blocks" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_RX_FLOW_THRESH_REG" acronym="CPSW_NUSS_VBUSP_PN_RX_FLOW_THRESH_REG" offset="0x2C" width="32" description="">
		<bitfield id="COUNT" width="9" begin="8" end="0" resetval="0x64" description="Receive Flow Threshold in Words" range="8 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_IDLE2LPI_REG" acronym="CPSW_NUSS_VBUSP_PN_IDLE2LPI_REG" offset="0x30" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE Idle to LPI counter load value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_LPI2WAKE_REG" acronym="CPSW_NUSS_VBUSP_PN_LPI2WAKE_REG" offset="0x34" width="32" description="">
		<bitfield id="COUNT" width="24" begin="23" end="0" resetval="0x0" description="EEE LPI to wake counter load value" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_EEE_STATUS_REG" acronym="CPSW_NUSS_VBUSP_PN_EEE_STATUS_REG" offset="0x38" width="32" description="">
		<bitfield id="TX_FIFO_EMPTY" width="1" begin="6" end="6" resetval="0x1" description="Transmit FIFO (switch egress)  is empty - contains no packets" range="6" rwaccess="R"/> 
		<bitfield id="RX_FIFO_EMPTY" width="1" begin="5" end="5" resetval="0x1" description="Receive  FIFO (switch ingress) is empty - contains no packets" range="5" rwaccess="R"/> 
		<bitfield id="TX_FIFO_HOLD" width="1" begin="4" end="4" resetval="0x0" description="Transmit FIFO hold  - asserted in the LPI state and during the LPI2WAKE count time" range="4" rwaccess="R"/> 
		<bitfield id="TX_WAKE" width="1" begin="3" end="3" resetval="0x0" description="Transmit wakeup     - asserted in the transmit LPI2WAKE count time" range="3" rwaccess="R"/> 
		<bitfield id="TX_LPI" width="1" begin="2" end="2" resetval="0x0" description="Transmit LPI state  - asserted when the port 0 transmit is in the LPI state" range="2" rwaccess="R"/> 
		<bitfield id="RX_LPI" width="1" begin="1" end="1" resetval="0x1" description="Receive LPI state   - asserted when the port 0 receive is in the LPI state" range="1" rwaccess="R"/> 
		<bitfield id="WAIT_IDLE2LPI" width="1" begin="0" end="0" resetval="0x0" description="CPPI port 0 wait idle to LPI - asserted when port 0 is counting the IDLE2LPI time" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_IET_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_PN_IET_CONTROL_REG" offset="0x40" width="32" description="">
		<bitfield id="MAC_PREMPT" width="8" begin="23" end="16" resetval="0x0" description="IET MAC Fragment Size" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAC_ADDFRAGSIZE" width="3" begin="10" end="8" resetval="0x0" description="IET MAC Fragment Size" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="MAC_LINKFAIL" width="1" begin="3" end="3" resetval="0x1" description="IET MAC LINK Fail Reset" range="3" rwaccess="R/W"/> 
		<bitfield id="MAC_DISABLEVERIFY" width="1" begin="2" end="2" resetval="0x0" description="IET MAC Disable Verify" range="2" rwaccess="R/W"/> 
		<bitfield id="MAC_HOLD" width="1" begin="1" end="1" resetval="0x0" description="IET MAC HOLD" range="1" rwaccess="R/W"/> 
		<bitfield id="MAC_PENABLE" width="1" begin="0" end="0" resetval="0x0" description="IET MAC Penable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_IET_STATUS_REG" acronym="CPSW_NUSS_VBUSP_PN_IET_STATUS_REG" offset="0x44" width="32" description="">
		<bitfield id="MAC_VERIFY_ERR" width="1" begin="3" end="3" resetval="0x0" description="IET MAC VERIFY ERROR" range="3" rwaccess="R"/> 
		<bitfield id="MAC_RESPOND_ERR" width="1" begin="2" end="2" resetval="0x0" description="IET MAC RESPONSE ERROR" range="2" rwaccess="R"/> 
		<bitfield id="MAC_VERIFY_FAIL" width="1" begin="1" end="1" resetval="0x0" description="IET MAC VERIFY FAIL" range="1" rwaccess="R"/> 
		<bitfield id="MAC_VERIFIED" width="1" begin="0" end="0" resetval="0x0" description="IET MAC VERIFIED" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_IET_VERIFY_REG" acronym="CPSW_NUSS_VBUSP_PN_IET_VERIFY_REG" offset="0x48" width="32" description="">
		<bitfield id="MAC_VERIFY_CNT" width="24" begin="23" end="0" resetval="0x1250000" description="IET MAC VERIFY COUNT" range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_FIFO_STATUS_REG" acronym="CPSW_NUSS_VBUSP_PN_FIFO_STATUS_REG" offset="0x50" width="32" description="">
		<bitfield id="EST_BUFACT" width="1" begin="18" end="18" resetval="0x0" description="Transmit FIFO EST Buffer Active" range="18" rwaccess="R"/> 
		<bitfield id="EST_ADD_ERR" width="1" begin="17" end="17" resetval="0x0" description="Transmit FIFO EST Address Error" range="17" rwaccess="R"/> 
		<bitfield id="EST_CNT_ERR" width="1" begin="16" end="16" resetval="0x0" description="Transmit FIFO EST Count Error" range="16" rwaccess="R"/> 
		<bitfield id="TX_E_MAC_ALLOW" width="8" begin="15" end="8" resetval="0x255" description="Transmit FIFO Express Queue Priority Allow" range="15 - 8" rwaccess="R"/> 
		<bitfield id="TX_PRI_ACTIVE" width="8" begin="7" end="0" resetval="0x0" description="Transmit FIFO Priority Active" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_EST_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_PN_EST_CONTROL_REG" offset="0x60" width="32" description="">
		<bitfield id="EST_FILL_MARGIN" width="10" begin="25" end="16" resetval="0x0" description="Transmit FIFO EST Fill Margin" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="EST_PREMPT_COMP" width="7" begin="15" end="9" resetval="0x0" description="Transmit FIFO EST Prempt Comparision Value" range="15 - 9" rwaccess="R/W"/> 
		<bitfield id="EST_FILL_EN" width="1" begin="8" end="8" resetval="0x0" description="Transmit FIFO EST Fill Enable" range="8" rwaccess="R/W"/> 
		<bitfield id="EST_TS_PRI" width="3" begin="7" end="5" resetval="0x0" description="Transmit FIFO EST TimeStamp Priority" range="7 - 5" rwaccess="R/W"/> 
		<bitfield id="EST_TS_ONEPRI" width="1" begin="4" end="4" resetval="0x0" description="Transmit FIFO EST TimeStamp One Priority" range="4" rwaccess="R/W"/> 
		<bitfield id="EST_TS_FIRST" width="1" begin="3" end="3" resetval="0x0" description="Transmit FIFO EST TimeStamp First Express Packet" range="3" rwaccess="R/W"/> 
		<bitfield id="EST_TS_EN" width="1" begin="2" end="2" resetval="0x0" description="Transmit FIFO EST TimeStamp Enable" range="2" rwaccess="R/W"/> 
		<bitfield id="EST_BUFSEL" width="1" begin="1" end="1" resetval="0x0" description="Transmit FIFO EST Buffer Select" range="1" rwaccess="R/W"/> 
		<bitfield id="EST_ONEBUF" width="1" begin="0" end="0" resetval="0x0" description="Transmit FIFO EST One Buffer" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_RX_DSCP_MAP_REG" acronym="CPSW_NUSS_VBUSP_PN_RX_DSCP_MAP_REG" offset="0x120" width="32" description="">
		<bitfield id="PRI7" width="3" begin="30" end="28" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+7 is mapped to this received priority" range="30 - 28" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="3" begin="26" end="24" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+6 is mapped to this received priority" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="3" begin="22" end="20" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+5 is mapped to this received priority" range="22 - 20" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="3" begin="18" end="16" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+4 is mapped to this received priority" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI3" width="3" begin="14" end="12" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+3 is mapped to this received priority" range="14 - 12" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="3" begin="10" end="8" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+2 is mapped to this received priority" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="3" begin="6" end="4" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+1 is mapped to this received priority" range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="3" begin="2" end="0" resetval="0x0" description="A DSCP IPV4/V6 packet TOS of N*8+0 is mapped to this received priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_PRI_CIR_REG" acronym="CPSW_NUSS_VBUSP_PN_PRI_CIR_REG" offset="0x140" width="32" description="">
		<bitfield id="PRI_CIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N committed information rate" range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_PRI_EIR_REG" acronym="CPSW_NUSS_VBUSP_PN_PRI_EIR_REG" offset="0x160" width="32" description="">
		<bitfield id="PRI_EIR" width="28" begin="27" end="0" resetval="0x0" description="Priority N Excess Information Rate count" range="27 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_SET_L_REG" offset="0x180" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_SET_H_REG" offset="0x184" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_CLR_L_REG" offset="0x188" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_THRESH_CLR_H_REG" offset="0x18C" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_SET_L_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_SET_L_REG" offset="0x190" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_SET_H_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_SET_H_REG" offset="0x194" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x31" description="Port Priority Based Flow Control Threshold Set Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_CLR_L_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_CLR_L_REG" offset="0x198" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_CLR_H_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_G_BUF_THRESH_CLR_H_REG" offset="0x19C" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port Priority Based Flow Control Threshold Clear Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_OFLOW_ADDVAL_L_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_OFLOW_ADDVAL_L_REG" offset="0x300" width="32" description="">
		<bitfield id="PRI3" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 3" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI2" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 2" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI1" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 1" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI0" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TX_D_OFLOW_ADDVAL_H_REG" acronym="CPSW_NUSS_VBUSP_PN_TX_D_OFLOW_ADDVAL_H_REG" offset="0x304" width="32" description="">
		<bitfield id="PRI7" width="5" begin="28" end="24" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 7" range="28 - 24" rwaccess="R/W"/> 
		<bitfield id="PRI6" width="5" begin="20" end="16" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 6" range="20 - 16" rwaccess="R/W"/> 
		<bitfield id="PRI5" width="5" begin="12" end="8" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 5" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="PRI4" width="5" begin="4" end="0" resetval="0x0" description="Port PFC Destination Based Out Flow Add Value for Priority 4" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_SA_L_REG" acronym="CPSW_NUSS_VBUSP_PN_SA_L_REG" offset="0x308" width="32" description="">
		<bitfield id="MACSRCADDR_7_0" width="8" begin="15" end="8" resetval="0x0" description="Source Address Lower 8 bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MACSRCADDR_15_8" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 15:8" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_SA_H_REG" acronym="CPSW_NUSS_VBUSP_PN_SA_H_REG" offset="0x30C" width="32" description="">
		<bitfield id="MACSRCADDR_23_16" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 23:16" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="MACSRCADDR_31_24" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 31:24" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MACSRCADDR_39_32" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 39:32" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="MACSRCADDR_47_40" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 47:40" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TS_CTL_REG" acronym="CPSW_NUSS_VBUSP_PN_TS_CTL_REG" offset="0x310" width="32" description="">
		<bitfield id="TS_MSG_TYPE_EN" width="16" begin="31" end="16" resetval="0x0" description="Time Sync Message Type Enable" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TS_TX_HOST_TS_EN" width="1" begin="11" end="11" resetval="0x0" description="Time Sync Transmit Host Time Stamp Enable" range="11" rwaccess="R/W"/> 
		<bitfield id="TS_TX_ANNEX_E_EN" width="1" begin="10" end="10" resetval="0x0" description="Time Synce Transmit Annex E Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="TS_RX_ANNEX_E_EN" width="1" begin="9" end="9" resetval="0x0" description="Time Synce Receive Annex E Enable" range="9" rwaccess="R/W"/> 
		<bitfield id="TS_LTYPE2_EN" width="1" begin="8" end="8" resetval="0x0" description="Time Sync LTYPE 2 enable transmit and receive" range="8" rwaccess="R/W"/> 
		<bitfield id="TS_TX_ANNEX_D_EN" width="1" begin="7" end="7" resetval="0x0" description="Time Synce Transmit Annex D Enable" range="7" rwaccess="R/W"/> 
		<bitfield id="TS_TX_VLAN_LTYPE2_EN" width="1" begin="6" end="6" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 2 enable" range="6" rwaccess="R/W"/> 
		<bitfield id="TS_TX_VLAN_LTYPE1_EN" width="1" begin="5" end="5" resetval="0x0" description="Time Sync Transmit VLAN LTYPE 1 enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TS_TX_ANNEX_F_EN" width="1" begin="4" end="4" resetval="0x0" description="Time Synce Transmit Annex F Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TS_RX_ANNEX_D_EN" width="1" begin="3" end="3" resetval="0x0" description="Time Synce Receive Annex D Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="TS_RX_VLAN_LTYPE2_EN" width="1" begin="2" end="2" resetval="0x0" description="Time Sync Receive VLAN LTYPE 2 enable" range="2" rwaccess="R/W"/> 
		<bitfield id="TS_RX_VLAN_LTYPE1_EN" width="1" begin="1" end="1" resetval="0x0" description="Time Sync Receive VLAN LTYPE 1 enable" range="1" rwaccess="R/W"/> 
		<bitfield id="TS_RX_ANNEX_F_EN" width="1" begin="0" end="0" resetval="0x0" description="Time Synce Receive Annex F Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TS_SEQ_LTYPE_REG" acronym="CPSW_NUSS_VBUSP_PN_TS_SEQ_LTYPE_REG" offset="0x314" width="32" description="">
		<bitfield id="TS_SEQ_ID_OFFSET" width="6" begin="21" end="16" resetval="0x30" description="Time Sync Sequence ID Offset" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TS_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TS_VLAN_LTYPE_REG" acronym="CPSW_NUSS_VBUSP_PN_TS_VLAN_LTYPE_REG" offset="0x318" width="32" description="">
		<bitfield id="TS_VLAN_LTYPE2" width="16" begin="31" end="16" resetval="0x0" description="Time Sync VLAN LTYPE2" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="TS_VLAN_LTYPE1" width="16" begin="15" end="0" resetval="0x0" description="Time Sync VLAN LTYPE1" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TS_CTL_LTYPE2_REG" acronym="CPSW_NUSS_VBUSP_PN_TS_CTL_LTYPE2_REG" offset="0x31C" width="32" description="">
		<bitfield id="TS_UNI_EN" width="1" begin="24" end="24" resetval="0x0" description="Time Sync Unicast Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="TS_TTL_NONZERO" width="1" begin="23" end="23" resetval="0x0" description="Time Sync Time to Live Non-zero Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="TS_320" width="1" begin="22" end="22" resetval="0x0" description="Time Sync Destination IP Address 320 Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TS_319" width="1" begin="21" end="21" resetval="0x0" description="Time Sync Destination IP Address 319 Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="TS_132" width="1" begin="20" end="20" resetval="0x0" description="Time Sync Destination IP Address 132 Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="TS_131" width="1" begin="19" end="19" resetval="0x0" description="Time Sync Destination IP Address 131 Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="TS_130" width="1" begin="18" end="18" resetval="0x0" description="Time Sync Destination IP Address 130 Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="TS_129" width="1" begin="17" end="17" resetval="0x0" description="Time Sync Destination IP Address 129 Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="TS_107" width="1" begin="16" end="16" resetval="0x0" description="Time Sync Destination IP Address 107 Enable" range="16" rwaccess="R/W"/> 
		<bitfield id="TS_LTYPE2" width="16" begin="15" end="0" resetval="0x0" description="Time Sync LTYPE2" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_TS_CTL2_REG" acronym="CPSW_NUSS_VBUSP_PN_TS_CTL2_REG" offset="0x320" width="32" description="">
		<bitfield id="TS_DOMAIN_OFFSET" width="6" begin="21" end="16" resetval="0x4" description="Time Sync Domain Offset" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="TS_MCAST_TYPE_EN" width="16" begin="15" end="0" resetval="0x0" description="Time Sync Multicast Destination Address Type Enable" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_CONTROL_REG" offset="0x330" width="32" description="">
		<bitfield id="RX_CMF_EN" width="1" begin="24" end="24" resetval="0x0" description="RX Copy MAC Control Frames Enable" range="24" rwaccess="R/W"/> 
		<bitfield id="RX_CSF_EN" width="1" begin="23" end="23" resetval="0x0" description="RX Copy Short Frames Enable" range="23" rwaccess="R/W"/> 
		<bitfield id="RX_CEF_EN" width="1" begin="22" end="22" resetval="0x0" description="RX Copy Error Frames Enable" range="22" rwaccess="R/W"/> 
		<bitfield id="TX_SHORT_GAP_LIM_EN" width="1" begin="21" end="21" resetval="0x0" description="Transmit Short Gap Limit Enable" range="21" rwaccess="R/W"/> 
		<bitfield id="EXT_TX_FLOW_EN" width="1" begin="20" end="20" resetval="0x0" description="External Transmit Flow Control Enable" range="20" rwaccess="R/W"/> 
		<bitfield id="EXT_RX_FLOW_EN" width="1" begin="19" end="19" resetval="0x0" description="External Receive Flow Control Enable" range="19" rwaccess="R/W"/> 
		<bitfield id="CTL_EN" width="1" begin="18" end="18" resetval="0x0" description="Control Enable" range="18" rwaccess="R/W"/> 
		<bitfield id="GIG_FORCE" width="1" begin="17" end="17" resetval="0x0" description="Gigabit Mode Force" range="17" rwaccess="R/W"/> 
		<bitfield id="IFCTL_B" width="1" begin="16" end="16" resetval="0x0" description="Interface Control B" range="16" rwaccess="R/W"/> 
		<bitfield id="IFCTL_A" width="1" begin="15" end="15" resetval="0x0" description="Interface Control A" range="15" rwaccess="R/W"/> 
		<bitfield id="CRC_TYPE" width="1" begin="12" end="12" resetval="0x0" description="Port CRC Type" range="12" rwaccess="R/W"/> 
		<bitfield id="CMD_IDLE" width="1" begin="11" end="11" resetval="0x0" description="Command Idle" range="11" rwaccess="R/W"/> 
		<bitfield id="TX_SHORT_GAP_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Transmit Short Gap Enable" range="10" rwaccess="R/W"/> 
		<bitfield id="GIG" width="1" begin="7" end="7" resetval="0x0" description="Gigabit Mode" range="7" rwaccess="R/W"/> 
		<bitfield id="TX_PACE" width="1" begin="6" end="6" resetval="0x0" description="Transmit Pacing Enable" range="6" rwaccess="R/W"/> 
		<bitfield id="GMII_EN" width="1" begin="5" end="5" resetval="0x0" description="GMII Enable" range="5" rwaccess="R/W"/> 
		<bitfield id="TX_FLOW_EN" width="1" begin="4" end="4" resetval="0x0" description="Transmit Flow Control Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="RX_FLOW_EN" width="1" begin="3" end="3" resetval="0x0" description="Receive Flow Control Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="MTEST" width="1" begin="2" end="2" resetval="0x0" description="Manufacturing Test Mode" range="2" rwaccess="R/W"/> 
		<bitfield id="LOOPBACK" width="1" begin="1" end="1" resetval="0x0" description="Loop Back Mode" range="1" rwaccess="R/W"/> 
		<bitfield id="FULLDUPLEX" width="1" begin="0" end="0" resetval="0x0" description="Full Duplex mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_STATUS_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_STATUS_REG" offset="0x334" width="32" description="">
		<bitfield id="IDLE" width="1" begin="31" end="31" resetval="0x1" description="cpxmac_sl IDLE" range="31" rwaccess="R"/> 
		<bitfield id="E_IDLE" width="1" begin="30" end="30" resetval="0x1" description="cpxmac_sl IDLE" range="30" rwaccess="R"/> 
		<bitfield id="P_IDLE" width="1" begin="29" end="29" resetval="0x1" description="cpxmac_sl IDLE" range="29" rwaccess="R"/> 
		<bitfield id="TX_IDLE" width="1" begin="28" end="28" resetval="0x1" description="cpxmac_sl IDLE" range="28" rwaccess="R"/> 
		<bitfield id="TORF" width="1" begin="27" end="27" resetval="0x0" description="Top of receive FIFO flow control trigger occurred. This bit is write one to clear." range="27" rwaccess="R"/> 
		<bitfield id="TORF_PRI" width="3" begin="26" end="24" resetval="0x0" description="The lowest priority that caused top of receive FIFO flow control trigger since the last write to clear. This field is write 0x7 to clear." range="26 - 24" rwaccess="R"/> 
		<bitfield id="TX_PFC_FLOW_ACT" width="8" begin="23" end="16" resetval="0x0" description="Transmit Priority Based Flow Control Active (priority 7 down to 0)" range="23 - 16" rwaccess="R"/> 
		<bitfield id="RX_PFC_FLOW_ACT" width="8" begin="15" end="8" resetval="0x0" description="Receive Priority Based Flow Control Active (priority 7 down to 0)" range="15 - 8" rwaccess="R"/> 
		<bitfield id="EXT_RX_FLOW_EN" width="1" begin="6" end="6" resetval="0x0" description="External Transmit Flow Control Enable" range="6" rwaccess="R"/> 
		<bitfield id="EXT_TX_FLOW_EN" width="1" begin="5" end="5" resetval="0x0" description="External Receive Flow Control Enable" range="5" rwaccess="R"/> 
		<bitfield id="EXT_GIG" width="1" begin="4" end="4" resetval="0x0" description="External GIG mode" range="4" rwaccess="R"/> 
		<bitfield id="EXT_FULLDUPLEX" width="1" begin="3" end="3" resetval="0x0" description="External Fullduplex" range="3" rwaccess="R"/> 
		<bitfield id="RX_FLOW_ACT" width="1" begin="1" end="1" resetval="0x0" description="Receive Flow Control Active" range="1" rwaccess="R"/> 
		<bitfield id="TX_FLOW_ACT" width="1" begin="0" end="0" resetval="0x0" description="Transmit Flow Control Active" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_SOFT_RESET_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_SOFT_RESET_REG" offset="0x338" width="32" description="">
		<bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_BOFFTEST_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_BOFFTEST_REG" offset="0x33C" width="32" description="">
		<bitfield id="PACEVAL" width="5" begin="30" end="26" resetval="0x0" description="Pacing Register Current Value" range="30 - 26" rwaccess="R/W"/> 
		<bitfield id="RNDNUM" width="10" begin="25" end="16" resetval="0x0" description="Backoff Random Number Generator" range="25 - 16" rwaccess="R/W"/> 
		<bitfield id="COLL_COUNT" width="4" begin="15" end="12" resetval="0x0" description="Collision Count" range="15 - 12" rwaccess="R"/> 
		<bitfield id="TX_BACKOFF" width="10" begin="9" end="0" resetval="0x0" description="Backoff Count" range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_RX_PAUSETIMER_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_RX_PAUSETIMER_REG" offset="0x340" width="32" description="">
		<bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_RXN_PAUSETIMER_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_RXN_PAUSETIMER_REG" offset="0x350" width="32" description="">
		<bitfield id="RX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="RX Pause Timer Value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_TX_PAUSETIMER_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_TX_PAUSETIMER_REG" offset="0x370" width="32" description="">
		<bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="TX Pause Timer Value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_TXN_PAUSETIMER_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_TXN_PAUSETIMER_REG" offset="0x380" width="32" description="">
		<bitfield id="TX_PAUSETIMER" width="16" begin="15" end="0" resetval="0x0" description="TX Pause Timer Value" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_EMCONTROL_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_EMCONTROL_REG" offset="0x3A0" width="32" description="">
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0x0" description="Emulation Soft Bit" range="1" rwaccess="R/W"/> 
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0x0" description="Emulation Free Bit" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_TX_GAP_REG" acronym="CPSW_NUSS_VBUSP_PN_MAC_TX_GAP_REG" offset="0x3A4" width="32" description="">
		<bitfield id="TX_GAP" width="16" begin="15" end="0" resetval="0x12" description="Transmit Inter-Packet Gap" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_MAC_PORT_CONFIG" acronym="CPSW_NUSS_VBUSP_PN_MAC_PORT_CONFIG" offset="0x3A8" width="32" description="">
		<bitfield id="IET" width="1" begin="9" end="9" resetval="0x1" description="IET support" range="9" rwaccess="R"/> 
		<bitfield id="XGMII" width="1" begin="8" end="8" resetval="0x0" description="XGMII support" range="8" rwaccess="R"/> 
		<bitfield id="INTERVLAN_ROUTES" width="8" begin="7" end="0" resetval="0x4" description="The number of InterVLAN routes" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_POINTER_REG" acronym="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_POINTER_REG" offset="0x3AC" width="32" description="">
		<bitfield id="POINTER" width="3" begin="2" end="0" resetval="0x0" description="InterVLAN location pointer: This field points to the InterVLAN location that will be read/written by accesses to Enet_Pn_InterVLANx_A/B." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_A_REG" acronym="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_A_REG" offset="0x3B0" width="32" description="">
		<bitfield id="DA_23_16" width="8" begin="31" end="24" resetval="0x0" description="Destination Address bits 23:16" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="DA_31_24" width="8" begin="23" end="16" resetval="0x0" description="Destination Address bits 31:24" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DA_39_32" width="8" begin="15" end="8" resetval="0x0" description="Destination Address bits 39:32" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DA_47_40" width="8" begin="7" end="0" resetval="0x0" description="Destination Address bits 47:40" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_B_REG" acronym="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_B_REG" offset="0x3B4" width="32" description="">
		<bitfield id="SA_39_32" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 39:32" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SA_47_40" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 47:40" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="DA_7_0" width="8" begin="15" end="8" resetval="0x0" description="Destination Address bits 7:0" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="DA_15_8" width="8" begin="7" end="0" resetval="0x0" description="Destination Address bits 15:8" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_C_REG" acronym="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_C_REG" offset="0x3B8" width="32" description="">
		<bitfield id="SA_7_0" width="8" begin="31" end="24" resetval="0x0" description="Source Address bits 7:0" range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="SA_15_8" width="8" begin="23" end="16" resetval="0x0" description="Source Address bits 15:8" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="SA_23_16" width="8" begin="15" end="8" resetval="0x0" description="Source Address bits 23:16" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="SA_31_24" width="8" begin="7" end="0" resetval="0x0" description="Source Address bits 31:24" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_D_REG" acronym="CPSW_NUSS_VBUSP_PN_INTERVLAN_OPX_D_REG" offset="0x3BC" width="32" description="">
		<bitfield id="DECREMENT_TTL" width="1" begin="15" end="15" resetval="0x0" description="Decrement Time To Live: When set, the Time To Live (TTL) field in the header is decremented." range="15" rwaccess="R/W"/> 
		<bitfield id="DEST_FORCE_UNTAGGED_EGRESS" width="1" begin="14" end="14" resetval="0x0" description="Destination VLAN Force Untagged Egress: When set, this bit indicates that the VLAN should be removed on egress for the routed packet." range="14" rwaccess="R/W"/> 
		<bitfield id="REPLACE_DA_SA" width="1" begin="13" end="13" resetval="0x0" description="Replace Destination Address and Source Address: When set this bit indicates that the routed packet destination address should be replaced by da[47:0] and the source address should be replaced by sa[47:0]." range="13" rwaccess="R/W"/> 
		<bitfield id="REPLACE_VID" width="1" begin="12" end="12" resetval="0x0" description="Replace VLAN ID: When set this bit indicates that the VLAN ID should be replaced for the routed packet." range="12" rwaccess="R/W"/> 
		<bitfield id="VID" width="12" begin="11" end="0" resetval="0x0" description="VLAN ID" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_FETCH_LOC" acronym="CPSW_NUSS_VBUSP_FETCH_LOC" offset="0x0" width="32" description="">
		<bitfield id="LOC" width="22" begin="21" end="0" resetval="0x0" description="RAM Location" range="21 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXGOODFRAMES" acronym="CPSW_NUSS_VBUSP_RXGOODFRAMES" offset="0x0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXBROADCASTFRAMES" acronym="CPSW_NUSS_VBUSP_RXBROADCASTFRAMES" offset="0x4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXMULTICASTFRAMES" acronym="CPSW_NUSS_VBUSP_RXMULTICASTFRAMES" offset="0x8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXCRCERRORS" acronym="CPSW_NUSS_VBUSP_RXCRCERRORS" offset="0x10" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of CRC errors frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXOVERSIZEDFRAMES" acronym="CPSW_NUSS_VBUSP_RXOVERSIZEDFRAMES" offset="0x18" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of oversized frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXUNDERSIZEDFRAMES" acronym="CPSW_NUSS_VBUSP_RXUNDERSIZEDFRAMES" offset="0x20" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of undersized frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXFRAGMENTS" acronym="CPSW_NUSS_VBUSP_RXFRAGMENTS" offset="0x24" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of fragmented frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DROP" offset="0x28" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames dropped by the ALE" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_OVERRUN_DROP" acronym="CPSW_NUSS_VBUSP_ALE_OVERRUN_DROP" offset="0x2C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of overrun frames dropped by the ALE" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXOCTETS" acronym="CPSW_NUSS_VBUSP_RXOCTETS" offset="0x30" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of received bytes in good frames" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXGOODFRAMES" acronym="CPSW_NUSS_VBUSP_TXGOODFRAMES" offset="0x34" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXBROADCASTFRAMES" acronym="CPSW_NUSS_VBUSP_TXBROADCASTFRAMES" offset="0x38" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXMULTICASTFRAMES" acronym="CPSW_NUSS_VBUSP_TXMULTICASTFRAMES" offset="0x3C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXOCTETS" acronym="CPSW_NUSS_VBUSP_TXOCTETS" offset="0x64" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes in all good frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES64" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES64" offset="0x68" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of 64-byte frames received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES65T127" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES65T127" offset="0x6C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 65 to 127 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES128T255" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES128T255" offset="0x70" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 128 to 255 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES256T511" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES256T511" offset="0x74" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 256 to 511 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES512T1023" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES512T1023" offset="0x78" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 512 to 1023 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES1024TUP" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES1024TUP" offset="0x7C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_NETOCTETS" acronym="CPSW_NUSS_VBUSP_NETOCTETS" offset="0x80" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RX_BOTTOM_OF_FIFO_DROP" acronym="CPSW_NUSS_VBUSP_RX_BOTTOM_OF_FIFO_DROP" offset="0x84" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Bottom of FIFO Drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PORTMASK_DROP" acronym="CPSW_NUSS_VBUSP_PORTMASK_DROP" offset="0x88" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames received due to portmask" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RX_TOP_OF_FIFO_DROP" acronym="CPSW_NUSS_VBUSP_RX_TOP_OF_FIFO_DROP" offset="0x8C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Top of FIFO Drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_RATE_LIMIT_DROP" acronym="CPSW_NUSS_VBUSP_ALE_RATE_LIMIT_DROP" offset="0x90" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Rate Limiting" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_VID_INGRESS_DROP" acronym="CPSW_NUSS_VBUSP_ALE_VID_INGRESS_DROP" offset="0x94" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE VID Ingress" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DA_EQ_SA_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DA_EQ_SA_DROP" offset="0x98" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to DA=SA" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_BLOCK_DROP" acronym="CPSW_NUSS_VBUSP_ALE_BLOCK_DROP" offset="0x9C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Block Mode" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_SECURE_DROP" acronym="CPSW_NUSS_VBUSP_ALE_SECURE_DROP" offset="0xA0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Secure Mode" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_AUTH_DROP" acronym="CPSW_NUSS_VBUSP_ALE_AUTH_DROP" offset="0xA4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Authentication" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_UNI" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_UNI" offset="0xA8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_UNI_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_UNI_BCNT" offset="0xAC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_MLT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_MLT" offset="0xB0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_MLT_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_MLT_BCNT" offset="0xB4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_BRD" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_BRD" offset="0xB8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_BRD_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_BRD_BCNT" offset="0xBC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH" offset="0xC0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH_RED" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH_RED" offset="0xC4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Red" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH_YELLOW" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH_YELLOW" offset="0xC8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Yellow" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_MULT_SA_DROP" acronym="CPSW_NUSS_VBUSP_ALE_MULT_SA_DROP" offset="0xCC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Multicast Source Address drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DUAL_VLAN_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DUAL_VLAN_DROP" offset="0xD0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Dual VLAN drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_LEN_ERROR_DROP" acronym="CPSW_NUSS_VBUSP_ALE_LEN_ERROR_DROP" offset="0xD4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Length Error drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_IP_NEXT_HDR_DROP" acronym="CPSW_NUSS_VBUSP_ALE_IP_NEXT_HDR_DROP" offset="0xD8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Next Header drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_IPV4_FRAG_DROP" acronym="CPSW_NUSS_VBUSP_ALE_IPV4_FRAG_DROP" offset="0xDC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE IPV4 Fragment drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_ERROR_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_ERROR_REG" offset="0x140" width="32" description="">
		<bitfield id="IET_RX_ASSEMBLY_ERROR" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Assembly Error" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_OK_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_OK_REG" offset="0x144" width="32" description="">
		<bitfield id="IET_RX_ASSEMBLY_OK" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Assembly Ok" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_SMD_ERROR_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_SMD_ERROR_REG" offset="0x148" width="32" description="">
		<bitfield id="IET_RX_SMD_ERROR" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Smd Error" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_FRAG_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_FRAG_REG" offset="0x14C" width="32" description="">
		<bitfield id="IET_RX_FRAG" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Frag" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_TX_HOLD_REG" acronym="CPSW_NUSS_VBUSP_IET_TX_HOLD_REG" offset="0x150" width="32" description="">
		<bitfield id="IET_TX_HOLD" width="32" begin="31" end="0" resetval="0x0" description="IET Transmit Hold" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_TX_FRAG_REG" acronym="CPSW_NUSS_VBUSP_IET_TX_FRAG_REG" offset="0x154" width="32" description="">
		<bitfield id="IET_TX_FRAG" width="32" begin="31" end="0" resetval="0x0" description="IET Transmit Frag" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_MEMORY_PROTECT_ERROR" acronym="CPSW_NUSS_VBUSP_TX_MEMORY_PROTECT_ERROR" offset="0x17C" width="32" description="">
		<bitfield id="COUNT" width="8" begin="7" end="0" resetval="0x0" description="Transmit Memory Protect CRC Error" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXGOODFRAMES" acronym="CPSW_NUSS_VBUSP_RXGOODFRAMES" offset="0x0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXBROADCASTFRAMES" acronym="CPSW_NUSS_VBUSP_RXBROADCASTFRAMES" offset="0x4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXMULTICASTFRAMES" acronym="CPSW_NUSS_VBUSP_RXMULTICASTFRAMES" offset="0x8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXPAUSEFRAMES" acronym="CPSW_NUSS_VBUSP_RXPAUSEFRAMES" offset="0xC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of pause frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXCRCERRORS" acronym="CPSW_NUSS_VBUSP_RXCRCERRORS" offset="0x10" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of CRC errors frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXALIGNCODEERRORS" acronym="CPSW_NUSS_VBUSP_RXALIGNCODEERRORS" offset="0x14" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of alignment/code errors received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXOVERSIZEDFRAMES" acronym="CPSW_NUSS_VBUSP_RXOVERSIZEDFRAMES" offset="0x18" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of oversized frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXJABBERFRAMES" acronym="CPSW_NUSS_VBUSP_RXJABBERFRAMES" offset="0x1C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of jabber frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXUNDERSIZEDFRAMES" acronym="CPSW_NUSS_VBUSP_RXUNDERSIZEDFRAMES" offset="0x20" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of undersized frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXFRAGMENTS" acronym="CPSW_NUSS_VBUSP_RXFRAGMENTS" offset="0x24" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of fragmented frames received" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DROP" offset="0x28" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames dropped by the ALE" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_OVERRUN_DROP" acronym="CPSW_NUSS_VBUSP_ALE_OVERRUN_DROP" offset="0x2C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of overrun frames dropped by the ALE" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXOCTETS" acronym="CPSW_NUSS_VBUSP_RXOCTETS" offset="0x30" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of received bytes in good frames" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXGOODFRAMES" acronym="CPSW_NUSS_VBUSP_TXGOODFRAMES" offset="0x34" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXBROADCASTFRAMES" acronym="CPSW_NUSS_VBUSP_TXBROADCASTFRAMES" offset="0x38" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good broadcast frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXMULTICASTFRAMES" acronym="CPSW_NUSS_VBUSP_TXMULTICASTFRAMES" offset="0x3C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of good multicast frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXPAUSEFRAMES" acronym="CPSW_NUSS_VBUSP_TXPAUSEFRAMES" offset="0x40" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of pause frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXDEFERREDFRAMES" acronym="CPSW_NUSS_VBUSP_TXDEFERREDFRAMES" offset="0x44" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of deferred frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXCOLLISIONFRAMES" acronym="CPSW_NUSS_VBUSP_TXCOLLISIONFRAMES" offset="0x48" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing a collision" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXSINGLECOLLFRAMES" acronym="CPSW_NUSS_VBUSP_TXSINGLECOLLFRAMES" offset="0x4C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing a single collision" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXMULTCOLLFRAMES" acronym="CPSW_NUSS_VBUSP_TXMULTCOLLFRAMES" offset="0x50" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames experiencing multiple collisions" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXEXCESSIVECOLLISIONS" acronym="CPSW_NUSS_VBUSP_TXEXCESSIVECOLLISIONS" offset="0x54" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames abandoned due to excessive collisions" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXLATECOLLISIONS" acronym="CPSW_NUSS_VBUSP_TXLATECOLLISIONS" offset="0x58" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames abandoned due to a late collision" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RXIPGERROR" acronym="CPSW_NUSS_VBUSP_RXIPGERROR" offset="0x5C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of receive inter-packet gap errors (10G only)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXCARRIERSENSEERRORS" acronym="CPSW_NUSS_VBUSP_TXCARRIERSENSEERRORS" offset="0x60" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of transmitted frames that experienced a carrier loss" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TXOCTETS" acronym="CPSW_NUSS_VBUSP_TXOCTETS" offset="0x64" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes in all good frames transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES64" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES64" offset="0x68" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of 64-byte frames received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES65T127" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES65T127" offset="0x6C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 65 to 127 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES128T255" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES128T255" offset="0x70" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 128 to 255 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES256T511" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES256T511" offset="0x74" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 256 to 511 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES512T1023" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES512T1023" offset="0x78" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 512 to 1023 bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_OCTETFRAMES1024TUP" acronym="CPSW_NUSS_VBUSP_OCTETFRAMES1024TUP" offset="0x7C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of frames of size 1024 to rx_maxlen bytes received and 1024 bytes or greater transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_NETOCTETS" acronym="CPSW_NUSS_VBUSP_NETOCTETS" offset="0x80" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of bytes received and transmitted" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RX_BOTTOM_OF_FIFO_DROP" acronym="CPSW_NUSS_VBUSP_RX_BOTTOM_OF_FIFO_DROP" offset="0x84" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Bottom of FIFO Drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PORTMASK_DROP" acronym="CPSW_NUSS_VBUSP_PORTMASK_DROP" offset="0x88" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames received due to portmask" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RX_TOP_OF_FIFO_DROP" acronym="CPSW_NUSS_VBUSP_RX_TOP_OF_FIFO_DROP" offset="0x8C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Receive Top of FIFO Drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_RATE_LIMIT_DROP" acronym="CPSW_NUSS_VBUSP_ALE_RATE_LIMIT_DROP" offset="0x90" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Rate Limiting" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_VID_INGRESS_DROP" acronym="CPSW_NUSS_VBUSP_ALE_VID_INGRESS_DROP" offset="0x94" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE VID Ingress" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DA_EQ_SA_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DA_EQ_SA_DROP" offset="0x98" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to DA=SA" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_BLOCK_DROP" acronym="CPSW_NUSS_VBUSP_ALE_BLOCK_DROP" offset="0x9C" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Block Mode" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_SECURE_DROP" acronym="CPSW_NUSS_VBUSP_ALE_SECURE_DROP" offset="0xA0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Secure Mode" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_AUTH_DROP" acronym="CPSW_NUSS_VBUSP_ALE_AUTH_DROP" offset="0xA4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="Total number of dropped frames due to ALE Authentication" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_UNI" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_UNI" offset="0xA8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_UNI_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_UNI_BCNT" offset="0xAC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Unicast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_MLT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_MLT" offset="0xB0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_MLT_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_MLT_BCNT" offset="0xB4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Multicast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_BRD" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_BRD" offset="0xB8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UNKN_BRD_BCNT" acronym="CPSW_NUSS_VBUSP_ALE_UNKN_BRD_BCNT" offset="0xBC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Receive Unknown Broadcast Bytecount" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH" offset="0xC0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH_RED" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH_RED" offset="0xC4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Red" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_POL_MATCH_YELLOW" acronym="CPSW_NUSS_VBUSP_ALE_POL_MATCH_YELLOW" offset="0xC8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Policer Matched and Condition Yellow" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_MULT_SA_DROP" acronym="CPSW_NUSS_VBUSP_ALE_MULT_SA_DROP" offset="0xCC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Multicast Source Address drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_DUAL_VLAN_DROP" acronym="CPSW_NUSS_VBUSP_ALE_DUAL_VLAN_DROP" offset="0xD0" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Dual VLAN drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_LEN_ERROR_DROP" acronym="CPSW_NUSS_VBUSP_ALE_LEN_ERROR_DROP" offset="0xD4" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Length Error drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_IP_NEXT_HDR_DROP" acronym="CPSW_NUSS_VBUSP_ALE_IP_NEXT_HDR_DROP" offset="0xD8" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE Next Header drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_IPV4_FRAG_DROP" acronym="CPSW_NUSS_VBUSP_ALE_IPV4_FRAG_DROP" offset="0xDC" width="32" description="">
		<bitfield id="COUNT" width="32" begin="31" end="0" resetval="0x0" description="ALE IPV4 Fragment drop" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_ERROR_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_ERROR_REG" offset="0x140" width="32" description="">
		<bitfield id="IET_RX_ASSEMBLY_ERROR" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Assembly Error" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_OK_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_ASSEMBLY_OK_REG" offset="0x144" width="32" description="">
		<bitfield id="IET_RX_ASSEMBLY_OK" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Assembly Ok" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_SMD_ERROR_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_SMD_ERROR_REG" offset="0x148" width="32" description="">
		<bitfield id="IET_RX_SMD_ERROR" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Smd Error" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_RX_FRAG_REG" acronym="CPSW_NUSS_VBUSP_IET_RX_FRAG_REG" offset="0x14C" width="32" description="">
		<bitfield id="IET_RX_FRAG" width="32" begin="31" end="0" resetval="0x0" description="IET Receive Frag" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_TX_HOLD_REG" acronym="CPSW_NUSS_VBUSP_IET_TX_HOLD_REG" offset="0x150" width="32" description="">
		<bitfield id="IET_TX_HOLD" width="32" begin="31" end="0" resetval="0x0" description="IET Transmit Hold" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_IET_TX_FRAG_REG" acronym="CPSW_NUSS_VBUSP_IET_TX_FRAG_REG" offset="0x154" width="32" description="">
		<bitfield id="IET_TX_FRAG" width="32" begin="31" end="0" resetval="0x0" description="IET Transmit Frag" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TX_MEMORY_PROTECT_ERROR" acronym="CPSW_NUSS_VBUSP_TX_MEMORY_PROTECT_ERROR" offset="0x17C" width="32" description="">
		<bitfield id="COUNT" width="8" begin="7" end="0" resetval="0x0" description="Transmit Memory Protect CRC Error" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_REG" acronym="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_REG" offset="0x180" width="32" description="">
		<bitfield id="PN_TX_PRIN" width="32" begin="31" end="0" resetval="0x0" description="Enet Port n Priority N Packet Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_BCNT_REG" acronym="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_BCNT_REG" offset="0x1A0" width="32" description="">
		<bitfield id="PN_TX_PRIN_BCNT" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_DROP_REG" acronym="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_DROP_REG" offset="0x1C0" width="32" description="">
		<bitfield id="PN_TX_PRIN_DROP" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Drop Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_DROP_BCNT_REG" acronym="CPSW_NUSS_VBUSP_ENET_PN_TX_PRI_DROP_BCNT_REG" offset="0x1E0" width="32" description="">
		<bitfield id="PN_TX_PRIN_DROP_BCNT" width="32" begin="31" end="0" resetval="0x0" description="ENET Port n PRIORITY N Packet Drop Byte Count" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CPTS_IDVER_REG" acronym="CPSW_NUSS_VBUSP_CPTS_IDVER_REG" offset="0x0" width="32" description="">
		<bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x20106" description="Identification value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x11" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x4" width="32" description="">
		<bitfield id="TS_SYNC_SEL" width="4" begin="31" end="28" resetval="0x0" description="TS_SYNC output timestamp counter bit select" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="HW8_TS_PUSH_EN" width="1" begin="15" end="15" resetval="0x0" description="Hardware push 8 enable" range="15" rwaccess="R/W"/> 
		<bitfield id="HW7_TS_PUSH_EN" width="1" begin="14" end="14" resetval="0x0" description="Hardware push 7 enable" range="14" rwaccess="R/W"/> 
		<bitfield id="HW6_TS_PUSH_EN" width="1" begin="13" end="13" resetval="0x0" description="Hardware push 6 enable" range="13" rwaccess="R/W"/> 
		<bitfield id="HW5_TS_PUSH_EN" width="1" begin="12" end="12" resetval="0x0" description="Hardware push 5 enable" range="12" rwaccess="R/W"/> 
		<bitfield id="HW4_TS_PUSH_EN" width="1" begin="11" end="11" resetval="0x0" description="Hardware push 4 enable" range="11" rwaccess="R/W"/> 
		<bitfield id="HW3_TS_PUSH_EN" width="1" begin="10" end="10" resetval="0x0" description="Hardware push 3 enable" range="10" rwaccess="R/W"/> 
		<bitfield id="HW2_TS_PUSH_EN" width="1" begin="9" end="9" resetval="0x0" description="Hardware push 2 enable" range="9" rwaccess="R/W"/> 
		<bitfield id="HW1_TS_PUSH_EN" width="1" begin="8" end="8" resetval="0x0" description="Hardware push 1 enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TS_PPM_DIR" width="1" begin="7" end="7" resetval="0x0" description="Timestamp PPM Direction" range="7" rwaccess="R/W"/> 
		<bitfield id="TS_COMP_TOG" width="1" begin="6" end="6" resetval="0x0" description="Timestamp Compare Toggle mode: 0=TS_COMP is in non-toggle mode, 1=TS_COMP is in toggle mode" range="6" rwaccess="R/W"/> 
		<bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="Timestamp mode" range="5" rwaccess="R/W"/> 
		<bitfield id="SEQUENCE_EN" width="1" begin="4" end="4" resetval="0x0" description="Sequence Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TSTAMP_EN" width="1" begin="3" end="3" resetval="0x0" description="Host Receive Timestamp Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="TS_COMP_POLARITY" width="1" begin="2" end="2" resetval="0x1" description="TS_COMP polarity" range="2" rwaccess="R/W"/> 
		<bitfield id="INT_TEST" width="1" begin="1" end="1" resetval="0x0" description="Interrupt test" range="1" rwaccess="R/W"/> 
		<bitfield id="CPTS_EN" width="1" begin="0" end="0" resetval="0x0" description="Time sync enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_RFTCLK_SEL_REG" acronym="CPSW_NUSS_VBUSP_RFTCLK_SEL_REG" offset="0x8" width="32" description="">
		<bitfield id="RFTCLK_SEL" width="5" begin="4" end="0" resetval="0x0" description="Reference clock select" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_PUSH_REG" acronym="CPSW_NUSS_VBUSP_TS_PUSH_REG" offset="0xC" width="32" description="">
		<bitfield id="TS_PUSH" width="1" begin="0" end="0" resetval="0x0" description="Time stamp event push" range="0" rwaccess="W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_LOAD_LOW_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_LOAD_LOW_VAL_REG" offset="0x10" width="32" description="">
		<bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_LOAD_EN_REG" acronym="CPSW_NUSS_VBUSP_TS_LOAD_EN_REG" offset="0x14" width="32" description="">
		<bitfield id="TS_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Time stamp load enable" range="0" rwaccess="W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_COMP_LOW_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_COMP_LOW_VAL_REG" offset="0x18" width="32" description="">
		<bitfield id="TS_COMP_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_COMP_LEN_REG" acronym="CPSW_NUSS_VBUSP_TS_COMP_LEN_REG" offset="0x1C" width="32" description="">
		<bitfield id="TS_COMP_LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison length" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_INTSTAT_RAW_REG" acronym="CPSW_NUSS_VBUSP_INTSTAT_RAW_REG" offset="0x20" width="32" description="">
		<bitfield id="TS_PEND_RAW" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND_RAW int read (before enable)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_INTSTAT_MASKED_REG" acronym="CPSW_NUSS_VBUSP_INTSTAT_MASKED_REG" offset="0x24" width="32" description="">
		<bitfield id="TS_PEND" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt read (after enable)" range="0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_INT_ENABLE_REG" acronym="CPSW_NUSS_VBUSP_INT_ENABLE_REG" offset="0x28" width="32" description="">
		<bitfield id="TS_PEND_EN" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_COMP_NUDGE_REG" acronym="CPSW_NUSS_VBUSP_TS_COMP_NUDGE_REG" offset="0x2C" width="32" description="">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="This 2s complement number is added to the ts_comp_length value to increase or decrease the TS_COMP length by the nudge amount" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EVENT_POP_REG" acronym="CPSW_NUSS_VBUSP_EVENT_POP_REG" offset="0x30" width="32" description="">
		<bitfield id="EVENT_POP" width="1" begin="0" end="0" resetval="0x0" description="Event pop" range="0" rwaccess="W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EVENT_0_REG" acronym="CPSW_NUSS_VBUSP_EVENT_0_REG" offset="0x34" width="32" description="">
		<bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EVENT_1_REG" acronym="CPSW_NUSS_VBUSP_EVENT_1_REG" offset="0x38" width="32" description="">
		<bitfield id="PREMPT_QUEUE" width="1" begin="29" end="29" resetval="0x0" description="Prempt QUEUE" range="29" rwaccess="R"/> 
		<bitfield id="PORT_NUMBER" width="5" begin="28" end="24" resetval="0x0" description="Port number" range="28 - 24" rwaccess="R"/> 
		<bitfield id="EVENT_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Event type" range="23 - 20" rwaccess="R"/> 
		<bitfield id="MESSAGE_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Message type" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SEQUENCE_ID" width="16" begin="15" end="0" resetval="0x0" description="Sequence ID" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EVENT_2_REG" acronym="CPSW_NUSS_VBUSP_EVENT_2_REG" offset="0x3C" width="32" description="">
		<bitfield id="DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Domain" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EVENT_3_REG" acronym="CPSW_NUSS_VBUSP_EVENT_3_REG" offset="0x40" width="32" description="">
		<bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_LOAD_HIGH_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_LOAD_HIGH_VAL_REG" offset="0x44" width="32" description="">
		<bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load high value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_COMP_HIGH_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_COMP_HIGH_VAL_REG" offset="0x48" width="32" description="">
		<bitfield id="TS_COMP_HIGH_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison high value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_ADD_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_ADD_VAL_REG" offset="0x4C" width="32" description="">
		<bitfield id="ADD_VAL" width="3" begin="2" end="0" resetval="0x0" description="Add Value" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_PPM_LOW_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_PPM_LOW_VAL_REG" offset="0x50" width="32" description="">
		<bitfield id="TS_PPM_LOW_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp PPM Low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_PPM_HIGH_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_PPM_HIGH_VAL_REG" offset="0x54" width="32" description="">
		<bitfield id="TS_PPM_HIGH_VAL" width="10" begin="9" end="0" resetval="0x0" description="Time stamp PPM High value" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_TS_NUDGE_VAL_REG" acronym="CPSW_NUSS_VBUSP_TS_NUDGE_VAL_REG" offset="0x58" width="32" description="">
		<bitfield id="TS_NUDGE_VAL" width="8" begin="7" end="0" resetval="0x0" description="Time stamp Nudge value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_MOD_VER" acronym="CPSW_NUSS_VBUSP_MOD_VER" offset="0x0" width="32" description="">
		<bitfield id="MODULE_ID" width="16" begin="31" end="16" resetval="0x41" description="ALE_2g64i module ID." range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VERSION" width="5" begin="15" end="11" resetval="0x7" description="RTL Version." range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_REVISION" width="3" begin="10" end="8" resetval="0x1" description="Major Revision." range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM_REVISION" width="2" begin="7" end="6" resetval="0x0" description="Custom Revision." range="7 - 6" rwaccess="R"/> 
		<bitfield id="MINOR_REVISION" width="6" begin="5" end="0" resetval="0x4" description="Minor Revision." range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_STATUS" acronym="CPSW_NUSS_VBUSP_ALE_STATUS" offset="0x4" width="32" description="">
		<bitfield id="POLCNTDIV8" width="8" begin="15" end="8" resetval="0x1" description="This is the number of policer engines the ALE implements divided by 8. A value of 4 indicates 32 policer engines total." range="15 - 8" rwaccess="R"/> 
		<bitfield id="RAMDEPTH128" width="1" begin="7" end="7" resetval="0x0" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 128 if both ramdepth128 and ramdepth32 are zero the depth is 64." range="7" rwaccess="R"/> 
		<bitfield id="RAMDEPTH32" width="1" begin="6" end="6" resetval="0x1" description="The number of ALE entries per slice of the table when this is set it indicates the depth is 32 if both ramdepth128 and ramdepth32 are zero the depth is 64." range="6" rwaccess="R"/> 
		<bitfield id="KLUENTRIES" width="5" begin="4" end="0" resetval="0x0" description="This is the number of table entries total divided by 1024. A value of 1 indicates 1024 table entries. A value of 8 indicates 8192 table entries." range="4 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_CONTROL" acronym="CPSW_NUSS_VBUSP_ALE_CONTROL" offset="0x8" width="32" description="">
		<bitfield id="ENABLE_ALE" width="1" begin="31" end="31" resetval="0x0" description="Enable ALE  0 - Drop all packets  1 - Enable ALE packet processing" range="31" rwaccess="R/W"/> 
		<bitfield id="CLEAR_TABLE" width="1" begin="30" end="30" resetval="0x0" description="Clear ALE address table - Setting this bit causes the ALE hardware to write all table bit values to zero. Software must perform a clear table operation as part of the ALE setup/configuration process. Setting this bit causes all ALE accesses to be held up for 64 clocks while the clear is performed. Access to all ALE registers will be blocked (wait states) until the 64 clocks have completed. This bit cannot be read as one because the read is blocked until the clear table is completed at which time this bit is cleared to zero." range="30" rwaccess="R/W"/> 
		<bitfield id="AGE_OUT_NOW" width="1" begin="29" end="29" resetval="0x0" description="Age Out Address Table Now - Setting this bit causes the ALE hardware to remove (free up) any ageable table entry that does not have a set touch bit. This bit is cleared when the age out process has completed. This bit may be read. The age out process takes four times the number of table entries clock cycles (4096 cycles for 1K addresses) best case (no ale packet processing during ageout) and sixty five times the number of table entries clock cycles (66560 cycles for 1K addresses) absolute worst case." range="29" rwaccess="R/W"/> 
		<bitfield id="MIRROR_DP" width="1" begin="24" end="24" resetval="0x0" description="Mirror Destination Port - This field defines the port to which destination traffic destined will be duplicated. That is all traffic that is forwarded to this port will also be mirrored to the ~imirror_top port." range="24" rwaccess="R/W"/> 
		<bitfield id="UPD_BW_CTRL" width="3" begin="23" end="21" resetval="0x0" description="The ~iupd_bw_ctrl field allows for up to 8 times the rate in which adds, updates, touches, writes, and aging updates can occur. At frequencies of 350Mhz, the table update rate should be at it lowest or 5 Million updates per second. When operating the switch core at frequencies or above, the ~iupd_bw_ctrl can be programmed more aggressive. If the ~iupd_bw_ctrl is set but the frequency of the switch subsystem is below the associated value, ALE will drop packets due to insufficient time to complete lookup under high traffic loads.  0 - 350Mhz, 5M  1 - 359Mhz, 11M  2 - 367Mhz, 16M  3 - 375Mhz, 22M  4 - 384Mhz, 28M  5 - 392Mhz, 34M  6 - 400Mhz, 39M  7 - 409Mhz, 45M" range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="MIRROR_TOP" width="1" begin="16" end="16" resetval="0x0" description="Mirror To Port - This field defines the destination port for the mirror traffic. If the traffic is received or transmitted on the mirror destination port it will not be duplicated. Traffic defined as mirror traffic only may be dropped by the switch due to congestion." range="16" rwaccess="R/W"/> 
		<bitfield id="UPD_STATIC" width="1" begin="15" end="15" resetval="0x0" description="Update Static Entries - A static Entry is an entry that is not agable. When clear this bit will prevent any static entry (agable bit clear) from being updated due to port change. When set it allows static entries (agable bit clear) to update the source port if required. This bit should normally be '0' for most switch configurations." range="15" rwaccess="R/W"/> 
		<bitfield id="UVLAN_NO_LEARN" width="1" begin="13" end="13" resetval="0x0" description="Unknown VLAN No Learn - This field when set will prevent source addresses of unknown VLAN IDs from being automatically added into the look up table if learning is enabled." range="13" rwaccess="R/W"/> 
		<bitfield id="MIRROR_MEN" width="1" begin="12" end="12" resetval="0x0" description="Mirror Match Entry Enable - This field enables the match mirror option. When this bit is set any traffic whose destination, source, VLAN or OUI matches the ~imirror_midx entry index will have that traffic also sent to the ~imirror_top port." range="12" rwaccess="R/W"/> 
		<bitfield id="MIRROR_DEN" width="1" begin="11" end="11" resetval="0x0" description="Mirror Destination Port Enable - This field enables the destination port mirror option. When this bit is set any traffic destined for the ~imirror_dp port will have its transmit traffic also sent to the ~imirror_top port." range="11" rwaccess="R/W"/> 
		<bitfield id="MIRROR_SEN" width="1" begin="10" end="10" resetval="0x0" description="Mirror Source Port Enable - This field enables the source port mirror option. When this bit is set any port with the ~ipX_mirror_sp set in the ALE Port Control registers set will have its received traffic also sent to the ~imirror_top port." range="10" rwaccess="R/W"/> 
		<bitfield id="EN_HOST_UNI_FLOOD" width="1" begin="8" end="8" resetval="0x0" description="Unknown unicast packets flood to host  0 - unknown unicast packets are not sent to the host  1 - unknown unicast packets flood to host port as well as other ports" range="8" rwaccess="R/W"/> 
		<bitfield id="LEARN_NO_VLANID" width="1" begin="7" end="7" resetval="0x0" description="Learn No VID -  0 - VID is learned with the source address  1 - VID is not learned with the source address (source address is not tied to VID). Determines the entry type." range="7" rwaccess="R/W"/> 
		<bitfield id="ENABLE_VID0_MODE" width="1" begin="6" end="6" resetval="0x0" description="Enable VLAN ID = 0 Mode  0 - Process the priority tagged packet with VID = PORT_VLAN[11:0].  1 - Process the priority tagged packet with VID = 0." range="6" rwaccess="R/W"/> 
		<bitfield id="ENABLE_OUI_DENY" width="1" begin="5" end="5" resetval="0x0" description="Enable OUI Deny Mode - When set, any packet with a non-matching OUI source address will be dropped to the host unless the packet destination address matches a supervisory destination address table entry. When cleared, any packet source address matching an OUI address table entry will be dropped to the host unless the destination address matches with a supervisory destination address table entry." range="5" rwaccess="R/W"/> 
		<bitfield id="ENABLE_BYPASS" width="1" begin="4" end="4" resetval="0x0" description="ALE Bypass - When set, packets received on non-host ports are sent to the host. It is expected that packets from the host are directed to the particular port.  0 - no bypass  1 - bypass the ALE" range="4" rwaccess="R/W"/> 
		<bitfield id="BCAST_MCAST_CTL" width="1" begin="3" end="3" resetval="0x0" description="Rate Limit Transmit mode  0 - Broadcast and multicast rate limit counters are received port based  1 - Broadcast and multicast rate limit counters are transmit port based" range="3" rwaccess="R/W"/> 
		<bitfield id="ALE_VLAN_AWARE" width="1" begin="2" end="2" resetval="0x0" description="ALE VLAN Aware - Determines how traffic is forwarded using VLAN rules.  0 - Simple switch rules, packets forwarded to all ports for unknown destinations.  1 - VLAN Aware rules, packets forwarded based on VLAN members" range="2" rwaccess="R/W"/> 
		<bitfield id="ENABLE_AUTH_MODE" width="1" begin="1" end="1" resetval="0x0" description="Enable MAC Authorization Mode - Mac authorization mode requires that all table entries be made by the host software. There is no auto learning of addresses in authorization mode and the packet will be dropped if the source address is not found (and the destination address is not a multicast address with the super table entry bit set).  0 - The ALE is not in MAC authorization mode  1 - The ALE is in MAC authorization mode" range="1" rwaccess="R/W"/> 
		<bitfield id="ENABLE_RATE_LIMIT" width="1" begin="0" end="0" resetval="0x0" description="Enable Broadcast and Multicast Rate Limit  0 - Broadcast/Multicast rates not limited  1 - Broadcast/Multicast packet reception limited to the port control register rate limit fields." range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_CTRL2" acronym="CPSW_NUSS_VBUSP_ALE_CTRL2" offset="0xC" width="32" description="">
		<bitfield id="TRK_EN_DST" width="1" begin="31" end="31" resetval="0x0" description="Trunk Enable Destination Address - This field enables the destination MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="31" rwaccess="R/W"/> 
		<bitfield id="TRK_EN_SRC" width="1" begin="30" end="30" resetval="0x0" description="Trunk Enable Source Address - This field enables the source MAC address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="30" rwaccess="R/W"/> 
		<bitfield id="TRK_EN_PRI" width="1" begin="29" end="29" resetval="0x0" description="Trunk Enable Priority - This field enables the VLAN Priority bits to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. In the event that DSCP mapping is enabled and there is no VLAN the DSCP priority will be used. For all other non IP frames without VLAN the port default priority is used." range="29" rwaccess="R/W"/> 
		<bitfield id="TRK_EN_IVLAN" width="1" begin="27" end="27" resetval="0x0" description="Trunk Enable Inner VLAN - This field enables the inner VLAN ID value (C-VLANID) to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination." range="27" rwaccess="R/W"/> 
		<bitfield id="TRK_EN_SIP" width="1" begin="25" end="25" resetval="0x0" description="Trunk Enable Source IP Address - This field enables the source IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." range="25" rwaccess="R/W"/> 
		<bitfield id="TRK_EN_DIP" width="1" begin="24" end="24" resetval="0x0" description="Trunk Enable Destination IP Address - This field enables the destination IP address to be used with the hash function G(X) = 1 + X + X^3 and affect the trunk port transmit link determination. This feature supports No tag, Priority tagged, VLAN tagged, Q-in-Q double tagging for both IPV6 and IPV4." range="24" rwaccess="R/W"/> 
		<bitfield id="DROP_BADLEN" width="1" begin="23" end="23" resetval="0x0" description="Drop Bad Length will drop any packet that the 802.3 length field is larger than the packet. Ethertypes 0-1500 are 802.3 lengths, all others are Ether types." range="23" rwaccess="R/W"/> 
		<bitfield id="NODROP_SRCMCST" width="1" begin="22" end="22" resetval="0x0" description="No Drop Source Multicast will disable the dropping of any source address with the multicast bit set." range="22" rwaccess="R/W"/> 
		<bitfield id="DEFNOFRAG" width="1" begin="21" end="21" resetval="0x0" description="Default No Frag field will cause an IPv4 fragmented packet to be dropped if a VLAN entry is not found." range="21" rwaccess="R/W"/> 
		<bitfield id="DEFLMTNXTHDR" width="1" begin="20" end="20" resetval="0x0" description="Default limit next header field will cause an IPv4 protocol or IPv6 next header packet to be dropped if a VLAN entry is not found and the protocol or next header does not match the ~iALE_NXT_HDR register values." range="20" rwaccess="R/W"/> 
		<bitfield id="TRK_BASE" width="3" begin="18" end="16" resetval="0x0" description="Trunk Base - This field is the hash formula starting value. Changing this value will cause the packet distribution on trunk ports to be changed. If all the ~itrk_en_dst, ~itrk_en_src, ~itrk_en_pri and ~itrk_en_vlan are '0', this value is used as the distribution index. That is a '0' will select the 1st bit of an 'N' link trunk, a '1' will select the second, etc.  Below is the distribution across the trunk links. The first number in the ~iitalic sequence indicates the traffic is sent to the lowest numbered port of a trunk group. For example if you have a 3 port trunk, the hash result 0 will go to the base port (0), hash result 1 will go to the highest port of the trunk group (2), hash result 2 will go to the middle port (1), etc.  1 - ~i00000000  2 - ~i01010101  3 - ~i02102102  4 - ~i03210321" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="MIRROR_MIDX" width="6" begin="5" end="0" resetval="0x0" description="Mirror Index - This field is the ALE lookup table entry index that when a match occurs will cause this traffic to be mirrored to the ~imirror_top port. That is any VLAN, ONU or address with or withou VLAN can be selected for traffic mirroring." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_PRESCALE" acronym="CPSW_NUSS_VBUSP_ALE_PRESCALE" offset="0x10" width="32" description="">
		<bitfield id="ALE_PRESCALE" width="20" begin="19" end="0" resetval="0x0" description="ALE Prescale - The input clock is divided by this value for use in the multicast/broadcast rate limiters. The minimum operating value is 0x10. The prescaler is off when the value is zero." range="19 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_AGING_CTRL" acronym="CPSW_NUSS_VBUSP_ALE_AGING_CTRL" offset="0x14" width="32" description="">
		<bitfield id="PRESCALE_2_DISABLE" width="1" begin="31" end="31" resetval="0x0" description="ALE Prescaler 2 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." range="31" rwaccess="R/W"/> 
		<bitfield id="PRESCALE_1_DISABLE" width="1" begin="30" end="30" resetval="0x0" description="ALE Prescaler 1 Disable - When set will divide the aging interval by 1000. This bit is designed for device verification and should not be used in production software. Combination of PreScale1Disable and PreScale2Disable will divide the aging interval by 1,000,000 for test purposes." range="30" rwaccess="R/W"/> 
		<bitfield id="ALE_AGING_TIMER" width="24" begin="23" end="0" resetval="0x0" description="ALE Aging Timer - This field specifies the number of clock cycles times 1,000,000 between aging operations." range="23 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_NXT_HDR" acronym="CPSW_NUSS_VBUSP_ALE_NXT_HDR" offset="0x1C" width="32" description="">
		<bitfield id="IP_NXT_HDR3" width="8" begin="31" end="24" resetval="0x0" description="The ~iip_nxt_hdr3 is the forth protocol or next header compared when enabled." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="IP_NXT_HDR2" width="8" begin="23" end="16" resetval="0x0" description="The ~iip_nxt_hdr2 is the third protocol or next header compared when enabled." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="IP_NXT_HDR1" width="8" begin="15" end="8" resetval="0x0" description="The ~iip_nxt_hdr1 is the second protocol or next header compared when enabled." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="IP_NXT_HDR0" width="8" begin="7" end="0" resetval="0x0" description="The ~iip_nxt_hdr0 is the first protocol or next header compared when enabled." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_TBLCTL" acronym="CPSW_NUSS_VBUSP_ALE_TBLCTL" offset="0x20" width="32" description="">
		<bitfield id="TABLEWR" width="1" begin="31" end="31" resetval="0x0" description="Table Write - This bit is used to write the table words to the lookup table.  0 - Table Read Operation is performed. The contents of the ~b TABLEIDX entry will be read into the ~b ALE_TBLWx registers  1 - Table write operation is performed. This will take the current contents from the ~b ALE_TBLWx registers and write them to the table at the specified ~b TABLEIDX." range="31" rwaccess="R/W"/> 
		<bitfield id="TABLEIDX" width="6" begin="5" end="0" resetval="0x0" description="The table index is used to determine which lookup table entry is read or written." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_TBLW2" acronym="CPSW_NUSS_VBUSP_ALE_TBLW2" offset="0x34" width="32" description="">
		<bitfield id="TABLEWRD2" width="7" begin="6" end="0" resetval="0x0" description="Table Entry bits [71:64] " range="6 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_TBLW1" acronym="CPSW_NUSS_VBUSP_ALE_TBLW1" offset="0x38" width="32" description="">
		<bitfield id="TABLEWRD1" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [63:32] " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_TBLW0" acronym="CPSW_NUSS_VBUSP_ALE_TBLW0" offset="0x3C" width="32" description="">
		<bitfield id="TABLEWRD0" width="32" begin="31" end="0" resetval="0x0" description="Table Entry bits [31:0] " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_I0_ALE_PORTCTL0" acronym="CPSW_NUSS_VBUSP_I0_ALE_PORTCTL0" offset="0x40" width="32" description="">
		<bitfield id="I0_REG_P0_BCAST_LIMIT" width="8" begin="31" end="24" resetval="0x0" description="Broadcast Packet Rate Limit - Each prescale pulse loads this field into the port broadcast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Broadcast rate limiting is enabled by a non-zero value in this field." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_MCAST_LIMIT" width="8" begin="23" end="16" resetval="0x0" description="Multicast Packet Rate Limit - Each prescale pulse loads this field into the port multicast rate limit counter. The port counters are decremented with each packet received or transmitted depending on whether the mode is transmit or receive. If the counters decrement to zero, then further packets are rate limited until the next prescale pulse. Multicast rate limiting is enabled by a non-zero value in this field.The ~imcast_limit is the number of Multicast packets that will be forwaded per ~iale_prescale time. " range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_DROP_DOUBLE_VLAN" width="1" begin="15" end="15" resetval="0x0" description="Drop Double VLAN - When set cause any received packet with double VLANs to be dropped. That is if there are two ctag or two stag fields in the packet it will be dropped." range="15" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_DROP_DUAL_VLAN" width="1" begin="14" end="14" resetval="0x0" description="Drop Dual VLAN - When set will cause any received packet with dual VLAN stag followed by ctag to be dropped." range="14" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_MACONLY_CAF" width="1" begin="13" end="13" resetval="0x0" description="Mac Only Copy All Frames - When set a Mac Only port will transfer all received good frames to the host. When clear a Mac Only port will transfer packets to the host based on ALE destination address lookup operation (which operates more like an Ethernet Mac). A Mac Only port is a port with ~imaconly set." range="13" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_DIS_PAUTHMOD" width="1" begin="12" end="12" resetval="0x0" description="Disable Port authorization - When set will allow unknown addresses to arrive on a switch in authorization mode. It is intended for device to device network connection on ports which do not require MACSEC encryption." range="12" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_MACONLY" width="1" begin="11" end="11" resetval="0x0" description="MAC Only - When set enables this port be treated like a MAC port for the host. All traffic received is only sent to the host. The host must direct traffic to this port as the lookup engine will not send traffic to the ports with the ~ip0_maconly bit set and the ~ip0_no_learn also set. If ~ip0_maconly bit is set and the ~ip0_no_learn is not set, the host can send non-directed packets that can be sent to the destination of a MacOnly port. It is also possible that The host can broadcast to all ports including MacOnly ports in this mode." range="11" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_TRUNKEN" width="1" begin="10" end="10" resetval="0x0" description="Trunk Enable - This field is used to enable a port into a trunk. Any port can be used as a trunk port, any two or more ports with the ~ip0_trunken its set and having the same ~ip0_trunknum will be placed in the same trunk. There is no requirement for trunk ports to be adjacent. If all ports are enabled in the same trunk, no traffic can flow as traffic received within a trunk is never trasnmitted out the same trunk. If only a single port is a member of a trunk, it looks like a normal port with exception of entries in the look up table will be noted as a trunk entry." range="10" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_TRUNKNUM" width="2" begin="9" end="8" resetval="0x0" description="Trunk Number - This field is used as the trunk number when the ~ip0_trunken is also set. Ports with the same trunk number that have the ~ip0_trunken also set will have traffic distributed within the trunk based on the result of the hash function descrived above." range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_MIRROR_SP" width="1" begin="7" end="7" resetval="0x0" description="Mirror Source Port - This field enables the source port mirror option. When this bit is set any traffic received on the port with the reg_p0_mirror_sp bit set will have its received traffic also sent to the ~imirror_top port." range="7" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_NO_SA_UPDATE" width="1" begin="5" end="5" resetval="0x0" description="No Source Address Update - When set will not update the source addresses for this port." range="5" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_NO_LEARN" width="1" begin="4" end="4" resetval="0x0" description="No Learn - When set will not learn the source addresses for this port." range="4" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_VID_INGRESS_CHECK" width="1" begin="3" end="3" resetval="0x0" description="VLAN Ingress Check - When set if a packet received is not a member of the VLAN, the packet will be dropped." range="3" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_DROP_UN_TAGGED" width="1" begin="2" end="2" resetval="0x0" description="If Drop Untagged - When set will drop packets without a VLAN tag." range="2" rwaccess="R/W"/> 
		<bitfield id="I0_REG_P0_PORTSTATE" width="2" begin="1" end="0" resetval="0x0" description="Port State - Defins the current port state used for lookup operations.  0 - Disabled  1 - Blocked  2 - Learning  3 - Forwarding" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UVLAN_MEMBER" acronym="CPSW_NUSS_VBUSP_ALE_UVLAN_MEMBER" offset="0x90" width="32" description="">
		<bitfield id="UVLAN_MEMBER_LIST" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Member List - Each bit represents the port member status for unknown VLANs." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UVLAN_URCAST" acronym="CPSW_NUSS_VBUSP_ALE_UVLAN_URCAST" offset="0x94" width="32" description="">
		<bitfield id="UVLAN_UNREG_MCAST_FLOOD_MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Unregister Multicast Flood Mask - Each bit represents the port to which unregistered multicast are sent for unregistered VLANs." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UVLAN_RMCAST" acronym="CPSW_NUSS_VBUSP_ALE_UVLAN_RMCAST" offset="0x98" width="32" description="">
		<bitfield id="UVLAN_REG_MCAST_FLOOD_MASK" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Register Multicast Flood Mask - Each bit represents the port to which registered multicast are sent for unregistered VLANs. This field is ANDed with the registered multicast mask to determine the destinations for unregistered VLANs." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_UVLAN_UNTAG" acronym="CPSW_NUSS_VBUSP_ALE_UVLAN_UNTAG" offset="0x9C" width="32" description="">
		<bitfield id="UVLAN_FORCE_UNTAGGED_EGRESS" width="2" begin="1" end="0" resetval="0x0" description="Unknown VLAN Force Untagged Egress Mask - Each bit represents the port where the VLAN will be removed for unregistered VLANs." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_STAT_DIAG" acronym="CPSW_NUSS_VBUSP_ALE_STAT_DIAG" offset="0xB8" width="32" description="">
		<bitfield id="PBCAST_DIAG" width="1" begin="15" end="15" resetval="0x0" description="When set and the ~iport_diag is set to zero, will allow all ports to see the same stat diagnostic increment." range="15" rwaccess="R/W"/> 
		<bitfield id="PORT_DIAG" width="1" begin="8" end="8" resetval="0x0" description="The port selected that a received packet will cause the selected error to increment" range="8" rwaccess="R/W"/> 
		<bitfield id="STAT_DIAG" width="4" begin="3" end="0" resetval="0x0" description="When non-zero will cause the selected statistic to increment on the next frame received. For the selected Port.   0: Disabled  1: Destination Equal Source Drop Stat will count  2: VLAN Ingress Check Drop Stat will count  3: Source Multicast Drop Stat will count  4: Dual VLAN Drop Stat will count  5: Ether Type length error Drop Stat will count  6: Next Hop Limit Drop Stat will count  7: IPv4 Fragment Drop Stat will count  8: Classifier Hit Stat will count  9: Classifier Red Drop Stat will count  10: Classifier Yellow Drop Stat will count  11: ALE Overflow Drop Stat will count  12: Rate Limit Drop Stat will count  13: Blocked Address Drop Stat will count  14: Secure Address Drop Stat will count  15: Authorization Drop Stat will count" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_OAM_LB_CTRL" acronym="CPSW_NUSS_VBUSP_ALE_OAM_LB_CTRL" offset="0xBC" width="32" description="">
		<bitfield id="OAM_LB_CTRL" width="2" begin="1" end="0" resetval="0x0" description="The ~ioam_lb_ctrl allows any port to be put into OAM loopback, that is any packet received will be returned to the same port with an egressop of 0xFF which swaps the source and destination address. BPDUs will still flow through as normal so that OAM can be remotly requested and disabled." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_ALE_MSK_MUX0" acronym="CPSW_NUSS_VBUSP_ALE_MSK_MUX0" offset="0xC0" width="32" description="">
		<bitfield id="VLAN_MASK_MUX_0" width="2" begin="1" end="0" resetval="0x3" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_I1_ALE_MSK_MUX1" acronym="CPSW_NUSS_VBUSP_I1_ALE_MSK_MUX1" offset="0xC4" width="32" description="">
		<bitfield id="I1_REG_VLAN_MASK_MUX_1" width="2" begin="1" end="0" resetval="0x0" description="VLAN Mask Mux x - When selected by the VLAN lookup table entry FwdUnRegIdx or FwdAllRegIdx is used as the FwdUnRegMask or FwdUnRegMask values anded with the member list to determine the forwarding of packets. The Value of vlan_mask_mux_0 is read only and set to all ones for all ports." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_EGRESSOP" acronym="CPSW_NUSS_VBUSP_EGRESSOP" offset="0xFC" width="32" description="">
		<bitfield id="EGRESS_OP" width="8" begin="31" end="24" resetval="0x0" description="The Egress Operation defines the operation performed by the CPSW Egress Packet Operations  0: NOP : 1-n: Defines which egress Operation will be performed. This allows Inter VLAN routing to be configured for high bandwidth traffic, reducing CPU load.  0xff: Swap SA and DA of packet, this is intended to allow OAM diagnostics for a link." range="31 - 24" rwaccess="R/W"/> 
		<bitfield id="EGRESS_TRK" width="3" begin="23" end="21" resetval="0x0" description="The Egress Trunk Index is the calculated trunk index from the SA, DA or VLAN if modified to that InterVLAN routing will work on trunks as well. The DA, SA and VLAN are ignored for trunk generation on InterVLAN Routing so that this field is the index generated from the Egress Op replacements elclusive or'd together into a three bit index." range="23 - 21" rwaccess="R/W"/> 
		<bitfield id="TTL_CHECK" width="1" begin="20" end="20" resetval="0x0" description="The TTL Check will cause any packet that fails TTL checks to not be routed to the Inter VLAN Routing sub functions. The packet will be routed to the host it was destined to." range="20" rwaccess="R/W"/> 
		<bitfield id="DEST_PORTS" width="2" begin="1" end="0" resetval="0x0" description="The Destination Ports is a list of the ports the classified packet will be set to. If a destination is a Trunk, all the port bits for that trunck must be set." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG0" acronym="CPSW_NUSS_VBUSP_POLICECFG0" offset="0x100" width="32" description="">
		<bitfield id="PORT_MEN" width="1" begin="31" end="31" resetval="0x0" description="Port Match Enable - Enabled port match for the selected policing/classifier entry" range="31" rwaccess="R/W"/> 
		<bitfield id="TRUNKID" width="1" begin="30" end="30" resetval="0x0" description="Trunk ID - When set indicates the port number is a trunk group." range="30" rwaccess="R/W"/> 
		<bitfield id="PORT_NUM" width="1" begin="25" end="25" resetval="0x0" description="Port Number - Specifies the port address to match for the selected policing/classifier entry" range="25" rwaccess="R/W"/> 
		<bitfield id="PRI_MEN" width="1" begin="19" end="19" resetval="0x0" description="Priority Match Enable - Enables frame priority match for the selected policing/classifier entry" range="19" rwaccess="R/W"/> 
		<bitfield id="PRI_VAL" width="3" begin="18" end="16" resetval="0x0" description="Priority Value - Specifies the frame priority to match for the selected policing/classifier entry" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="ONU_MEN" width="1" begin="15" end="15" resetval="0x0" description="OUI Match Enable - Enables frame ONU address match for the selected policing/classifier entry" range="15" rwaccess="R/W"/> 
		<bitfield id="ONU_INDEX" width="6" begin="5" end="0" resetval="0x0" description="OUI Table Entry Index - Specifies the ALE ONU address lookup table index to match for the selected policing/classifier entry" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG1" acronym="CPSW_NUSS_VBUSP_POLICECFG1" offset="0x104" width="32" description="">
		<bitfield id="DST_MEN" width="1" begin="31" end="31" resetval="0x0" description="Destination Address Match Enable - Enables frame L2 destination address match for the selected policing/classifier entry" range="31" rwaccess="R/W"/> 
		<bitfield id="DST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Destination Address Table Entry Index - Specifies the ALE L2 destination address lookup table index to match for the selected policing/classifier entry" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="SRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="Source Address Match Enable - Enables frame L2 source address match for the selected policing/classifier entry" range="15" rwaccess="R/W"/> 
		<bitfield id="SRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Source Address Table Entry Index - Specifies the ALE L2 source address lookup table index to match for the selected policing/classifier entry" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG2" acronym="CPSW_NUSS_VBUSP_POLICECFG2" offset="0x108" width="32" description="">
		<bitfield id="OVLAN_MEN" width="1" begin="31" end="31" resetval="0x0" description="Outer VLAN Match Enable - Enables frame Outer VLAN address match for the selected policing/classifier entry" range="31" rwaccess="R/W"/> 
		<bitfield id="OVLAN_INDEX" width="6" begin="21" end="16" resetval="0x0" description="Outer VLAN Table Entry Index - Specifies the ALE Outer VLAN address lookup table index to match for the selected policing/classifier entry" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="IVLAN_MEN" width="1" begin="15" end="15" resetval="0x0" description="Inner VLAN Match Enable - Enables frame Inner VLAN address match for the selected policing/classifier entry" range="15" rwaccess="R/W"/> 
		<bitfield id="IVLAN_INDEX" width="6" begin="5" end="0" resetval="0x0" description="Inner VLAN Table Entry Index - Specifies the ALE Inner VLAN address lookup table index to match for the selected policing/classifier entry" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG3" acronym="CPSW_NUSS_VBUSP_POLICECFG3" offset="0x10C" width="32" description="">
		<bitfield id="ETHERTYPE_MEN" width="1" begin="31" end="31" resetval="0x0" description="EtherType Match Enable - Enables frame Ether Type match for the selected policing/classifier entry" range="31" rwaccess="R/W"/> 
		<bitfield id="ETHERTYPE_INDEX" width="6" begin="21" end="16" resetval="0x0" description="EtherType Table Entry Index - Specifies the ALE Ether Type lookup table index to match for the selected policing/classifier entry" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="IPSRC_MEN" width="1" begin="15" end="15" resetval="0x0" description="IP Source Address Match Enable - Enables frame IP Source address match for the selected policing/classifier entry" range="15" rwaccess="R/W"/> 
		<bitfield id="IPSRC_INDEX" width="6" begin="5" end="0" resetval="0x0" description="IP Source Address Table Entry Index - Specifies the ALE IP Source address lookup table index to match for the selected policing/classifier entry" range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG4" acronym="CPSW_NUSS_VBUSP_POLICECFG4" offset="0x110" width="32" description="">
		<bitfield id="IPDST_MEN" width="1" begin="31" end="31" resetval="0x0" description="IP Destination Address Match Enable - Enables frame IP Destination address match for the selected policing/classifier entry" range="31" rwaccess="R/W"/> 
		<bitfield id="IPDST_INDEX" width="6" begin="21" end="16" resetval="0x0" description="IP Destination Address Table Entry Index - Specifies the ALE IP Destination address lookup table index to match for the selected policing/classifier entry" range="21 - 16" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG6" acronym="CPSW_NUSS_VBUSP_POLICECFG6" offset="0x118" width="32" description="">
		<bitfield id="PIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Peak Information Rate Idle Increment Value - The number added to the PIR counter every clock cycle. If zero the PIR counter is disabled and packets will never be marked or processed as RED." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECFG7" acronym="CPSW_NUSS_VBUSP_POLICECFG7" offset="0x11C" width="32" description="">
		<bitfield id="CIR_IDLE_INC_VAL" width="32" begin="31" end="0" resetval="0x0" description="Committed Information Idle Increment Value - The number added to the CIR counter every clock cycle. If zero the CIR counter is disabled and packets will never be marked or processed as YELLOW." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICETBLCTL" acronym="CPSW_NUSS_VBUSP_POLICETBLCTL" offset="0x120" width="32" description="">
		<bitfield id="WRITE_ENABLE" width="1" begin="31" end="31" resetval="0x0" description="Write Enable - Setting this bit will write the POLICECFG0-7 to the ~ipol_tbl_idx selected policing/classifier entry. Clearing this bit will read the ~ipol_tbl_idx selected policing/classifier entry into the POLICECFG0-7 registers." range="31" rwaccess="R/W"/> 
		<bitfield id="POL_TBL_IDX" width="3" begin="2" end="0" resetval="0x0" description="Policer Entry Index - This field specifies the policing/classifier entry to be read or written. When writing to this field without setting the ~iwrite_enable=1 will cause the selected policing/classifier entry to be loaded into the POLICECFG0-7 registers. When writing to this field with setting the ~iwrite_enable=1 will cause the selected policing/classifier entry to be updated from the POLICECFG0-7 registers." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICECONTROL" acronym="CPSW_NUSS_VBUSP_POLICECONTROL" offset="0x124" width="32" description="">
		<bitfield id="POLICING_EN" width="1" begin="31" end="31" resetval="0x0" description="Policing Enable - Enables the policing to color the packets, this also enables red or yellow drop capabilities." range="31" rwaccess="R/W"/> 
		<bitfield id="RED_DROP_EN" width="1" begin="29" end="29" resetval="0x0" description="RED Drop Enable - Enables the ALE to drop the red colored packets." range="29" rwaccess="R/W"/> 
		<bitfield id="YELLOW_DROP_EN" width="1" begin="28" end="28" resetval="0x0" description="WELLOW Drop Enable - Enables the ALE to drop yellow packets based on the ~iyellowthresh value. This field would normally not be used as to let the switch drop packets at a buffer threshold instead. In the event that the switch does not enable buffer threshold dropping, YELLOW packets can be dropped based on this feature." range="28" rwaccess="R/W"/> 
		<bitfield id="YELLOWTHRESH" width="3" begin="26" end="24" resetval="0x0" description="Yellow Threshold - When set enables a portion of the yellow packets to be dropped based on the ~iyellow_drop_en enable.  0-100%  1=50%  2-33%  3-25%  4=20%  5-17%  6-14%  7-13%" range="26 - 24" rwaccess="R/W"/> 
		<bitfield id="POLMCHMODE" width="2" begin="23" end="22" resetval="0x0" description="Policing Match Mode - This field determines what happens to packets that fail to hit any policing/classifier entry.  0 - No Hit packets are marked GREEN  1 - No Hit packets are marked YELLOW  2 - No Hit packets are marked RED  3 - No Hit packets are marked based on policing/classifier entry=0 state." range="23 - 22" rwaccess="R/W"/> 
		<bitfield id="PRIORITY_THREAD_EN" width="1" begin="21" end="21" resetval="0x0" description="Priority Thread Enable - This field determines if priority is OR'd to the default thread when no classifiers hit and the default thread is enabled." range="21" rwaccess="R/W"/> 
		<bitfield id="MAC_ONLY_DEF_DIS" width="1" begin="20" end="20" resetval="0x0" description="MAC Only Default Disable - This field when set disables the default thread on MAC Only Ports. That is the default thread will be {port,priority}. If the traffic matches a classifier with a thread mapping, the classifier thread mapping still occurs." range="20" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICETESTCTL" acronym="CPSW_NUSS_VBUSP_POLICETESTCTL" offset="0x128" width="32" description="">
		<bitfield id="POL_CLRALL_HIT" width="1" begin="31" end="31" resetval="0x0" description="Policer Clear - This bit clears all the policing/classifier hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit." range="31" rwaccess="R/W"/> 
		<bitfield id="POL_CLRALL_REDHIT" width="1" begin="30" end="30" resetval="0x0" description="Policer Clear RED - This bit clears all the policing/classifier RED hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a RED condition." range="30" rwaccess="R/W"/> 
		<bitfield id="POL_CLRALL_YELLOWHIT" width="1" begin="29" end="29" resetval="0x0" description="Policer Clear YELLOW - This bit clears all the policing/classifier YELLOW hit bits. This bit is self clearing. This can be used to test the fact that a policing/classifier entry has been hit during a YELLOW condition." range="29" rwaccess="R/W"/> 
		<bitfield id="POL_CLRSEL_ALL" width="1" begin="28" end="28" resetval="0x0" description="Police Clear Selected - This bit clears the selected policing/classifier hit, redhit and yellowhit bits. This bit is self clearing. " range="28" rwaccess="R/W"/> 
		<bitfield id="POL_TEST_IDX" width="3" begin="2" end="0" resetval="0x0" description="Policer Test Index - This field selects which policing/classifier hit bits will be read or written." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_POLICEHSTAT" acronym="CPSW_NUSS_VBUSP_POLICEHSTAT" offset="0x12C" width="32" description="">
		<bitfield id="POL_HIT" width="1" begin="31" end="31" resetval="0x0" description="Policer Hit - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit by a packet seen on any port that matches the policing/classifier entry match." range="31" rwaccess="R"/> 
		<bitfield id="POL_REDHIT" width="1" begin="30" end="30" resetval="0x0" description="Policer Hit RED - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit during a RED condition by a packet seen on any port that matches the policing/classifier entry match." range="30" rwaccess="R"/> 
		<bitfield id="POL_YELLOWHIT" width="1" begin="29" end="29" resetval="0x0" description="Policer Hit YELLOW - This indicates that the selected policing/classifier via the ~ipol_test_idx field has been hit during a YELLOW condition by a packet seen on any port that matches the policing/classifier entry match." range="29" rwaccess="R"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_THREADMAPDEF" acronym="CPSW_NUSS_VBUSP_THREADMAPDEF" offset="0x134" width="32" description="">
		<bitfield id="DEFTHREAD_EN" width="1" begin="15" end="15" resetval="0x0" description="Default Tread Enable - When set the switch will use the ~idefthreadval for the host interface thread ID if no classifier is matched. If clear the switch will generate its own thread ID based on port and priority if there is no classifier match." range="15" rwaccess="R/W"/> 
		<bitfield id="DEFTHREADVAL" width="6" begin="5" end="0" resetval="0x0" description="Default Thread Value - This field specifies the default thread ID value." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_THREADMAPCTL" acronym="CPSW_NUSS_VBUSP_THREADMAPCTL" offset="0x138" width="32" description="">
		<bitfield id="CLASSINDEX" width="3" begin="2" end="0" resetval="0x0" description="Classifier Index - This is the classifier index entry that the thread enable and thread value will be read or written by the ~bTHREADMAPVAL register." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_THREADMAPVAL" acronym="CPSW_NUSS_VBUSP_THREADMAPVAL" offset="0x13C" width="32" description="">
		<bitfield id="THREAD_EN" width="1" begin="15" end="15" resetval="0x0" description="Thread Enable - When set the switch will use the ~ithreadval for the selected classifier match. If clear the the thread ID will be determined by the ~bTHREADMAPDEF register settings." range="15" rwaccess="R/W"/> 
		<bitfield id="THREADVAL" width="6" begin="5" end="0" resetval="0x0" description="Thread Value - This field is the thread ID value that is used to map a classifier hit to thread ID for host traffic." range="5 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_COMP_LOW_REG" acronym="CPSW_NUSS_VBUSP_COMP_LOW_REG" offset="0x0" width="32" description="">
		<bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison Low Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_COMP_HIGH_REG" acronym="CPSW_NUSS_VBUSP_COMP_HIGH_REG" offset="0x4" width="32" description="">
		<bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison High Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x8" width="32" description="">
		<bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp Generate Function Polarity Invert" range="1" rwaccess="R/W"/> 
		<bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Direction" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LENGTH_REG" acronym="CPSW_NUSS_VBUSP_LENGTH_REG" offset="0xC" width="32" description="">
		<bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Length Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PPM_LOW_REG" acronym="CPSW_NUSS_VBUSP_PPM_LOW_REG" offset="0x10" width="32" description="">
		<bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Low Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PPM_HIGH_REG" acronym="CPSW_NUSS_VBUSP_PPM_HIGH_REG" offset="0x14" width="32" description="">
		<bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp Generate Function PPM High Value" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_NUDGE_REG" acronym="CPSW_NUSS_VBUSP_NUDGE_REG" offset="0x18" width="32" description="">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp Generate Function Nudge Value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_COMP_LOW_REG" acronym="CPSW_NUSS_VBUSP_COMP_LOW_REG" offset="0x0" width="32" description="">
		<bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison Low Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_COMP_HIGH_REG" acronym="CPSW_NUSS_VBUSP_COMP_HIGH_REG" offset="0x4" width="32" description="">
		<bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison High Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_CONTROL_REG" acronym="CPSW_NUSS_VBUSP_CONTROL_REG" offset="0x8" width="32" description="">
		<bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp ESTF Generate Function Polarity Invert" range="1" rwaccess="R/W"/> 
		<bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Direction" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_LENGTH_REG" acronym="CPSW_NUSS_VBUSP_LENGTH_REG" offset="0xC" width="32" description="">
		<bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Length Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PPM_LOW_REG" acronym="CPSW_NUSS_VBUSP_PPM_LOW_REG" offset="0x10" width="32" description="">
		<bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Low Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_PPM_HIGH_REG" acronym="CPSW_NUSS_VBUSP_PPM_HIGH_REG" offset="0x14" width="32" description="">
		<bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM High Value " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPSW_NUSS_VBUSP_NUDGE_REG" acronym="CPSW_NUSS_VBUSP_NUDGE_REG" offset="0x18" width="32" description="">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Nudge Value " range="7 - 0" rwaccess="R/W"/>
	</register>
</module>