Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Mon Dec 18 00:24:09 2023
| Host             : LAPTOP-FID8TMO9 running 64-bit major release  (build 9200)
| Command          : report_power -file Modul_principal_power_routed.rpt -pb Modul_principal_power_summary_routed.pb -rpx Modul_principal_power_routed.rpx
| Design           : Modul_principal
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.121 |
| Dynamic (W)              | 0.017 |
| Device Static (W)        | 0.104 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      865 |       --- |             --- |
|   LUT as Logic |    <0.001 |      432 |     63400 |            0.68 |
|   Register     |    <0.001 |      361 |    126800 |            0.28 |
|   CARRY4       |    <0.001 |        5 |     15850 |            0.03 |
|   F7/F8 Muxes  |    <0.001 |        3 |     63400 |           <0.01 |
|   Others       |     0.000 |       12 |       --- |             --- |
| Signals        |     0.001 |      772 |       --- |             --- |
| I/O            |     0.013 |       51 |       210 |           24.29 |
| Static Power   |     0.104 |          |           |                 |
| Total          |     0.121 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.004 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.004 |       0.000 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | Clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------+-----------+
| Name              | Power (W) |
+-------------------+-----------+
| Modul_principal   |     0.017 |
|   Inmultire_1     |     0.001 |
|     Registru_A    |    <0.001 |
|     Registru_Q    |    <0.001 |
|     Registru_X    |    <0.001 |
|     UC            |    <0.001 |
|   Inmultire_2     |     0.001 |
|     Accumulator   |    <0.001 |
|     Reg1X         |    <0.001 |
|     Reg2X         |    <0.001 |
|     Reg3X         |    <0.001 |
|     Reg4X         |    <0.001 |
|     Reg5X         |    <0.001 |
|     Reg6X         |    <0.001 |
|     Reg7X         |    <0.001 |
|     Reg8X         |    <0.001 |
|     Reg9X         |    <0.001 |
|     Registru_Q    |    <0.001 |
|     UCP           |    <0.001 |
|   RegistruMetoda  |    <0.001 |
|   RegistruX       |    <0.001 |
|   RegistruY       |    <0.001 |
|   UC_P            |    <0.001 |
|   bistabilSemnX   |    <0.001 |
|   bistabilSemnY   |    <0.001 |
|   debouncer_buton |    <0.001 |
|   display         |    <0.001 |
+-------------------+-----------+


