This project implements a digital voting machine using Verilog HDL, designed with modular architecture and simulation support.
âœ… Features:
ğŸ” Debounce logic to filter out noisy button presses
ğŸ“Š Vote logging for four candidates
ğŸ”€ Mode selection:
ğŸ—³ï¸ Voting Mode: Registers and acknowledges valid votes
ğŸ“Ÿ Result Mode: Displays total votes received per candidate via LEDs
ğŸ§ª A comprehensive testbench simulates all functional cases: voting, display, reset, and LED feedback

