

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Sat Dec 28 21:58:55 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     4.350|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  11553|  91649|  11553|  91649|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency    |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min  |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  11552|  91648| 1444 ~ 5728 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |   1442|   5726|  206 ~ 409  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |    203|    406|           29|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |     26|     26|           13|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     10|     10|            5|          -|          -|       2|    no    |
        +-------------------------+-------+-------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 3 
6 --> 7 13 
7 --> 8 
8 --> 9 6 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 8 
13 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer = alloca i16"   --->   Operation 14 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 15 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 16 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 17 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 18 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 19 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i5 %output_width_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 20 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i5 %output_height_read to i6" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 21 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i6 %input_width_read to i7" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 22 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %input_height_read to i9" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 23 'zext' 'zext_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln25_1_cast = zext i7 %sext_ln9_2 to i14" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 24 'zext' 'zext_ln25_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %sext_ln9_1 to i8" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 25 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_1_cast = zext i6 %sext_ln9 to i12" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 26 'zext' 'zext_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = trunc i5 %output_width_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 27 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_53 = trunc i5 %output_height_read to i4" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 28 'trunc' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_54 = trunc i6 %output_depth_read to i5" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 29 'trunc' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 32 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul4 = phi i8 [ 0, %0 ], [ %next_mul5, %.loopexit.loopexit ]" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 33 'phi' 'phi_mul4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.91ns)   --->   "%next_mul5 = add i8 %phi_mul4, %zext_ln31" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 34 'add' 'next_mul5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %zext_ln25" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 35 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln18 = icmp eq i5 %out_d_0, %empty_54" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 37 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.78ns)   --->   "%out_d = add i5 %out_d_0, 1" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 38 'add' 'out_d' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %3, label %.preheader9.preheader" [../layers_c/max_pooling2d.cpp:18]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader9"   --->   Operation 40 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 41 'ret' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %out_h, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 42 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 43 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %out_h_0, %empty_53" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 44 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.73ns)   --->   "%out_h = add i4 %out_h_0, 1" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 45 'add' 'out_h' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %.preheader8.preheader" [../layers_c/max_pooling2d.cpp:19]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i4 %out_h_0 to i8" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 47 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %zext_ln25_1, %phi_mul4" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 48 'add' 'tmp2' <Predicate = (!icmp_ln19)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i5 %shl_ln to i9" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 51 'zext' 'zext_ln25_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 52 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %zext_ln31_1_cast, %tmp2_cast" [../layers_c/max_pooling2d.cpp:9]   --->   Operation 53 'mul' 'tmp3' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.76ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 54 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %out_w, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 55 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %out_w_0, %empty" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 57 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (1.73ns)   --->   "%out_w = add i4 %out_w_0, 1" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 58 'add' 'out_w' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader9.loopexit, label %.preheader7.preheader" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln25_3 = zext i4 %out_w_0 to i12" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 60 'zext' 'zext_ln25_3' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln25_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w_0, i1 false)" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 61 'bitconcatenate' 'shl_ln25_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln25_4 = zext i5 %shl_ln25_1 to i14" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 62 'zext' 'zext_ln25_4' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader7" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 63 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 64 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.69>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%in_h_0 = phi i2 [ 0, %.preheader7.preheader ], [ %in_h, %.preheader7.loopexit ]"   --->   Operation 65 'phi' 'in_h_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i2 %in_h_0 to i1" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 66 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %in_h_0, -2" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 67 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 68 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.56ns)   --->   "%in_h = add i2 1, %in_h_0" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 69 'add' 'in_h' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %2, label %.preheader.preheader" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln25_5_cast = zext i2 %in_h_0 to i9" [../layers_c/max_pooling2d.cpp:23]   --->   Operation 71 'zext' 'zext_ln25_5_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i9 %phi_mul, %zext_ln25_5_cast" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 72 'add' 'tmp4' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp = add i9 %tmp4, %zext_ln25_2" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 73 'add' 'tmp' <Predicate = (!icmp_ln23)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %tmp3, %zext_ln25_3" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 74 'add' 'add_ln31' <Predicate = (icmp_ln23)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.35>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp to i14" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 75 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast, %zext_ln25_1_cast" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 76 'mul' 'tmp1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 77 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.84>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%in_w_0 = phi i2 [ %in_w, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 78 'phi' 'in_w_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i2 %in_w_0 to i1" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 79 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %in_w_0, -2" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 80 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 81 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (1.56ns)   --->   "%in_w = add i2 1, %in_w_0" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 82 'add' 'in_w' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %.preheader7.loopexit, label %1" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln25_5 = zext i2 %in_w_0 to i14" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 84 'zext' 'zext_ln25_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i14 %tmp1, %zext_ln25_5" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 85 'add' 'add_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln25_1 = add i14 %add_ln25, %zext_ln25_4" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 86 'add' 'add_ln25_1' <Predicate = (!icmp_ln24)> <Delay = 3.84> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 87 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln25_6 = zext i14 %add_ln25_1 to i64" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 88 'zext' 'zext_ln25_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln25_6" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 89 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (3.25ns)   --->   "%tmp_6 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 90 'load' 'tmp_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 91 [1/2] (3.25ns)   --->   "%tmp_6 = load i16* %input_addr, align 2" [../layers_c/max_pooling2d.cpp:25]   --->   Operation 91 'load' 'tmp_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 11 <SV = 10> <Delay = 2.42>
ST_11 : Operation 92 [1/1] (0.00ns)   --->   "%buffer_load_1 = load i16* %buffer" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 92 'load' 'buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 93 [1/1] (2.42ns)   --->   "%icmp_ln26 = icmp slt i16 %buffer_load_1, %tmp_6" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.97>
ST_12 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%or_ln26 = or i1 %trunc_ln24, %trunc_ln23" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 94 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%xor_ln26 = xor i1 %or_ln26, true" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 95 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node buffer_2)   --->   "%or_ln26_1 = or i1 %icmp_ln26, %xor_ln26" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 96 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_2 = select i1 %or_ln26_1, i16 %tmp_6, i16 %buffer_load_1" [../layers_c/max_pooling2d.cpp:26]   --->   Operation 97 'select' 'buffer_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "store i16 %buffer_2, i16* %buffer" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader" [../layers_c/max_pooling2d.cpp:24]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 3.25>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%buffer_load = load i16* %buffer" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 100 'load' 'buffer_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %add_ln31 to i64" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 101 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln31_1" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 102 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (3.25ns)   --->   "store i16 %buffer_load, i16* %output_addr, align 2" [../layers_c/max_pooling2d.cpp:31]   --->   Operation 103 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader8" [../layers_c/max_pooling2d.cpp:20]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer             (alloca           ) [ 00111111111111]
output_width_read  (read             ) [ 00000000000000]
output_height_read (read             ) [ 00000000000000]
output_depth_read  (read             ) [ 00000000000000]
input_width_read   (read             ) [ 00000000000000]
input_height_read  (read             ) [ 00000000000000]
sext_ln9           (sext             ) [ 00000000000000]
sext_ln9_1         (sext             ) [ 00000000000000]
sext_ln9_2         (sext             ) [ 00000000000000]
zext_ln25          (zext             ) [ 00111111111111]
zext_ln25_1_cast   (zext             ) [ 00111111111111]
zext_ln31          (zext             ) [ 00111111111111]
zext_ln31_1_cast   (zext             ) [ 00111111111111]
empty              (trunc            ) [ 00111111111111]
empty_53           (trunc            ) [ 00111111111111]
empty_54           (trunc            ) [ 00111111111111]
br_ln18            (br               ) [ 01111111111111]
out_d_0            (phi              ) [ 00100000000000]
phi_mul            (phi              ) [ 00101111111111]
phi_mul4           (phi              ) [ 00111111111111]
next_mul5          (add              ) [ 01111111111111]
next_mul           (add              ) [ 01111111111111]
empty_55           (speclooptripcount) [ 00000000000000]
icmp_ln18          (icmp             ) [ 00111111111111]
out_d              (add              ) [ 01111111111111]
br_ln18            (br               ) [ 00000000000000]
br_ln0             (br               ) [ 00111111111111]
ret_ln0            (ret              ) [ 00000000000000]
out_h_0            (phi              ) [ 00011000000000]
empty_56           (speclooptripcount) [ 00000000000000]
icmp_ln19          (icmp             ) [ 00111111111111]
out_h              (add              ) [ 00111111111111]
br_ln19            (br               ) [ 00000000000000]
zext_ln25_1        (zext             ) [ 00000000000000]
tmp2               (add              ) [ 00001000000000]
br_ln0             (br               ) [ 01111111111111]
shl_ln             (bitconcatenate   ) [ 00000000000000]
zext_ln25_2        (zext             ) [ 00000111111111]
tmp2_cast          (zext             ) [ 00000000000000]
tmp3               (mul              ) [ 00000111111111]
br_ln20            (br               ) [ 00111111111111]
out_w_0            (phi              ) [ 00000100000000]
empty_57           (speclooptripcount) [ 00000000000000]
icmp_ln20          (icmp             ) [ 00111111111111]
out_w              (add              ) [ 00111111111111]
br_ln20            (br               ) [ 00000000000000]
zext_ln25_3        (zext             ) [ 00000011111110]
shl_ln25_1         (bitconcatenate   ) [ 00000000000000]
zext_ln25_4        (zext             ) [ 00000011111110]
br_ln23            (br               ) [ 00111111111111]
br_ln0             (br               ) [ 00111111111111]
in_h_0             (phi              ) [ 00000010000000]
trunc_ln23         (trunc            ) [ 00000001111110]
icmp_ln23          (icmp             ) [ 00111111111111]
empty_58           (speclooptripcount) [ 00000000000000]
in_h               (add              ) [ 00111111111111]
br_ln23            (br               ) [ 00000000000000]
zext_ln25_5_cast   (zext             ) [ 00000000000000]
tmp4               (add              ) [ 00000000000000]
tmp                (add              ) [ 00000001000000]
add_ln31           (add              ) [ 00000000000001]
tmp_cast           (zext             ) [ 00000000000000]
tmp1               (mul              ) [ 00000000111110]
br_ln24            (br               ) [ 00111111111111]
in_w_0             (phi              ) [ 00000000100000]
trunc_ln24         (trunc            ) [ 00000000011110]
icmp_ln24          (icmp             ) [ 00111111111111]
empty_59           (speclooptripcount) [ 00000000000000]
in_w               (add              ) [ 00111111111111]
br_ln24            (br               ) [ 00000000000000]
zext_ln25_5        (zext             ) [ 00000000000000]
add_ln25           (add              ) [ 00000000000000]
add_ln25_1         (add              ) [ 00000000010000]
br_ln0             (br               ) [ 00111111111111]
zext_ln25_6        (zext             ) [ 00000000000000]
input_addr         (getelementptr    ) [ 00000000001000]
tmp_6              (load             ) [ 00000000000110]
buffer_load_1      (load             ) [ 00000000000010]
icmp_ln26          (icmp             ) [ 00000000000010]
or_ln26            (or               ) [ 00000000000000]
xor_ln26           (xor              ) [ 00000000000000]
or_ln26_1          (or               ) [ 00000000000000]
buffer_2           (select           ) [ 00000000000000]
store_ln24         (store            ) [ 00000000000000]
br_ln24            (br               ) [ 00111111111111]
buffer_load        (load             ) [ 00000000000000]
zext_ln31_1        (zext             ) [ 00000000000000]
output_addr        (getelementptr    ) [ 00000000000000]
store_ln31         (store            ) [ 00000000000000]
br_ln20            (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="buffer_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="output_width_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="5" slack="0"/>
<pin id="66" dir="0" index="1" bw="5" slack="0"/>
<pin id="67" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="output_height_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="0"/>
<pin id="72" dir="0" index="1" bw="5" slack="0"/>
<pin id="73" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="output_depth_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="6" slack="0"/>
<pin id="79" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_width_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_height_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="0" index="1" bw="7" slack="0"/>
<pin id="91" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="107" class="1004" name="output_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="12" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/13 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln31_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/13 "/>
</bind>
</comp>

<comp id="120" class="1005" name="out_d_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="out_d_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="9" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="phi_mul4_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul4 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul4_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul4/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="out_h_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="1"/>
<pin id="157" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="out_h_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/3 "/>
</bind>
</comp>

<comp id="167" class="1005" name="out_w_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="1"/>
<pin id="169" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_w_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="4" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="178" class="1005" name="in_h_0_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="1"/>
<pin id="180" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h_0 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="in_h_0_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h_0/6 "/>
</bind>
</comp>

<comp id="189" class="1005" name="in_w_0_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="in_w_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="1" slack="1"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w_0/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="6"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load_1/11 buffer_load/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln9_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="5" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln9_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln9_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln25_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln25_1_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1_cast/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln31_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="zext_ln31_1_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1_cast/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="empty_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_53_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="empty_54_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="6" slack="0"/>
<pin id="242" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_54/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="next_mul5_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="6" slack="1"/>
<pin id="247" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul5/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="next_mul_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="1"/>
<pin id="252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln18_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="1"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="out_d_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="5" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln19_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="2"/>
<pin id="268" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="out_h_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln25_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="1"/>
<pin id="283" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="4" slack="1"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln25_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp2_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp3_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="3"/>
<pin id="303" dir="0" index="1" bw="8" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln20_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="4"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="out_w_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln25_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="4" slack="0"/>
<pin id="319" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_3/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="shl_ln25_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="4" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln25_1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln25_4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_4/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln23_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln23_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="2" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="in_h_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="2" slack="0"/>
<pin id="346" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln25_5_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="2" slack="0"/>
<pin id="351" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5_cast/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp4_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="9" slack="4"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="5" slack="2"/>
<pin id="362" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln31_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="2"/>
<pin id="366" dir="0" index="1" bw="4" slack="1"/>
<pin id="367" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="1"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="tmp1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="0"/>
<pin id="373" dir="0" index="1" bw="7" slack="6"/>
<pin id="374" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="trunc_ln24_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln24_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="2" slack="0"/>
<pin id="382" dir="0" index="1" bw="2" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/8 "/>
</bind>
</comp>

<comp id="386" class="1004" name="in_w_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="2" slack="0"/>
<pin id="389" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w/8 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln25_5_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="0"/>
<pin id="394" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_5/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="add_ln25_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="14" slack="1"/>
<pin id="398" dir="0" index="1" bw="2" slack="0"/>
<pin id="399" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/8 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln25_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="14" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="3"/>
<pin id="404" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25_1/8 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln25_6_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="14" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_6/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="icmp_ln26_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="16" slack="0"/>
<pin id="412" dir="0" index="1" bw="16" slack="1"/>
<pin id="413" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/11 "/>
</bind>
</comp>

<comp id="415" class="1004" name="or_ln26_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="4"/>
<pin id="417" dir="0" index="1" bw="1" slack="6"/>
<pin id="418" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/12 "/>
</bind>
</comp>

<comp id="419" class="1004" name="xor_ln26_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln26/12 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln26_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/12 "/>
</bind>
</comp>

<comp id="430" class="1004" name="buffer_2_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="16" slack="2"/>
<pin id="433" dir="0" index="2" bw="16" slack="1"/>
<pin id="434" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_2/12 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln24_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="11"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/12 "/>
</bind>
</comp>

<comp id="441" class="1004" name="zext_ln31_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="12" slack="1"/>
<pin id="443" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/13 "/>
</bind>
</comp>

<comp id="445" class="1005" name="buffer_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="6"/>
<pin id="447" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="451" class="1005" name="zext_ln25_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="9" slack="1"/>
<pin id="453" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="456" class="1005" name="zext_ln25_1_cast_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="14" slack="6"/>
<pin id="458" dir="1" index="1" bw="14" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln25_1_cast "/>
</bind>
</comp>

<comp id="461" class="1005" name="zext_ln31_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="466" class="1005" name="zext_ln31_1_cast_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="12" slack="3"/>
<pin id="468" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln31_1_cast "/>
</bind>
</comp>

<comp id="471" class="1005" name="empty_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="4"/>
<pin id="473" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="476" class="1005" name="empty_53_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="2"/>
<pin id="478" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="481" class="1005" name="empty_54_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="1"/>
<pin id="483" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="486" class="1005" name="next_mul5_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="0"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul5 "/>
</bind>
</comp>

<comp id="491" class="1005" name="next_mul_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="0"/>
<pin id="493" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="499" class="1005" name="out_d_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="507" class="1005" name="out_h_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h "/>
</bind>
</comp>

<comp id="512" class="1005" name="tmp2_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="1"/>
<pin id="514" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="zext_ln25_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="9" slack="2"/>
<pin id="519" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln25_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="12" slack="2"/>
<pin id="524" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="530" class="1005" name="out_w_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="0"/>
<pin id="532" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w "/>
</bind>
</comp>

<comp id="535" class="1005" name="zext_ln25_3_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="12" slack="1"/>
<pin id="537" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25_3 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln25_4_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="3"/>
<pin id="542" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln25_4 "/>
</bind>
</comp>

<comp id="545" class="1005" name="trunc_ln23_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="6"/>
<pin id="547" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln23 "/>
</bind>
</comp>

<comp id="553" class="1005" name="in_h_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="2" slack="0"/>
<pin id="555" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="9" slack="1"/>
<pin id="560" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln31_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="568" class="1005" name="tmp1_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="14" slack="1"/>
<pin id="570" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln24_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="4"/>
<pin id="575" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="581" class="1005" name="in_w_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w "/>
</bind>
</comp>

<comp id="586" class="1005" name="add_ln25_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="1"/>
<pin id="588" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln25_1 "/>
</bind>
</comp>

<comp id="591" class="1005" name="input_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="14" slack="1"/>
<pin id="593" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_6_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="1"/>
<pin id="598" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="602" class="1005" name="buffer_load_1_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="16" slack="1"/>
<pin id="604" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load_1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="icmp_ln26_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="12" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="170"><net_src comp="38" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="50" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="203"><net_src comp="200" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="207"><net_src comp="64" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="70" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="82" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="88" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="212" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="208" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="204" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="64" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="70" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="76" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="147" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="135" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="124" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="124" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="159" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="159" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="44" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="159" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="143" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="155" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="298" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="171" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="171" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="171" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="171" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="328"><net_src comp="48" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="332"><net_src comp="321" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="182" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="182" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="56" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="182" pin="4"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="182" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="357"><net_src comp="131" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="349" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="375"><net_src comp="368" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="193" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="193" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="52" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="56" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="193" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="193" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="396" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="414"><net_src comp="200" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="444"><net_src comp="441" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="448"><net_src comp="60" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="450"><net_src comp="445" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="454"><net_src comp="216" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="459"><net_src comp="220" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="464"><net_src comp="224" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="469"><net_src comp="228" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="474"><net_src comp="232" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="479"><net_src comp="236" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="484"><net_src comp="240" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="489"><net_src comp="244" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="494"><net_src comp="249" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="502"><net_src comp="259" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="510"><net_src comp="270" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="515"><net_src comp="280" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="520"><net_src comp="294" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="525"><net_src comp="301" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="533"><net_src comp="311" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="538"><net_src comp="317" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="543"><net_src comp="329" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="548"><net_src comp="333" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="556"><net_src comp="343" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="561"><net_src comp="359" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="566"><net_src comp="364" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="571"><net_src comp="371" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="576"><net_src comp="376" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="584"><net_src comp="386" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="589"><net_src comp="401" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="594"><net_src comp="94" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="599"><net_src comp="101" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="605"><net_src comp="200" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="610"><net_src comp="410" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="425" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {13 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {9 10 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		zext_ln25_1_cast : 1
		zext_ln31 : 1
		zext_ln31_1_cast : 1
	State 2
		next_mul5 : 1
		next_mul : 1
		icmp_ln18 : 1
		out_d : 1
		br_ln18 : 2
	State 3
		icmp_ln19 : 1
		out_h : 1
		br_ln19 : 2
		zext_ln25_1 : 1
		tmp2 : 2
	State 4
		zext_ln25_2 : 1
		tmp3 : 1
	State 5
		icmp_ln20 : 1
		out_w : 1
		br_ln20 : 2
		zext_ln25_3 : 1
		shl_ln25_1 : 1
		zext_ln25_4 : 2
	State 6
		trunc_ln23 : 1
		icmp_ln23 : 1
		in_h : 1
		br_ln23 : 2
		zext_ln25_5_cast : 1
		tmp4 : 2
		tmp : 3
	State 7
		tmp1 : 1
	State 8
		trunc_ln24 : 1
		icmp_ln24 : 1
		in_w : 1
		br_ln24 : 2
		zext_ln25_5 : 1
		add_ln25 : 2
		add_ln25_1 : 3
	State 9
		input_addr : 1
		tmp_6 : 2
	State 10
	State 11
		icmp_ln26 : 1
	State 12
		store_ln24 : 1
	State 13
		output_addr : 1
		store_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul5_fu_244       |    0    |    0    |    15   |
|          |        next_mul_fu_249        |    0    |    0    |    15   |
|          |          out_d_fu_259         |    0    |    0    |    15   |
|          |          out_h_fu_270         |    0    |    0    |    13   |
|          |          tmp2_fu_280          |    0    |    0    |    15   |
|          |          out_w_fu_311         |    0    |    0    |    13   |
|    add   |          in_h_fu_343          |    0    |    0    |    10   |
|          |          tmp4_fu_353          |    0    |    0    |    14   |
|          |           tmp_fu_359          |    0    |    0    |    14   |
|          |        add_ln31_fu_364        |    0    |    0    |    12   |
|          |          in_w_fu_386          |    0    |    0    |    10   |
|          |        add_ln25_fu_396        |    0    |    0    |    14   |
|          |       add_ln25_1_fu_401       |    0    |    0    |    14   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_301          |    0    |    0    |    41   |
|          |          tmp1_fu_371          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln18_fu_254       |    0    |    0    |    11   |
|          |        icmp_ln19_fu_265       |    0    |    0    |    9    |
|   icmp   |        icmp_ln20_fu_306       |    0    |    0    |    9    |
|          |        icmp_ln23_fu_337       |    0    |    0    |    8    |
|          |        icmp_ln24_fu_380       |    0    |    0    |    8    |
|          |        icmp_ln26_fu_410       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        buffer_2_fu_430        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln26_fu_415        |    0    |    0    |    2    |
|          |        or_ln26_1_fu_425       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |        xor_ln26_fu_419        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_64 |    0    |    0    |    0    |
|          | output_height_read_read_fu_70 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_76 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_82  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_88 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln9_fu_204        |    0    |    0    |    0    |
|   sext   |       sext_ln9_1_fu_208       |    0    |    0    |    0    |
|          |       sext_ln9_2_fu_212       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln25_fu_216       |    0    |    0    |    0    |
|          |    zext_ln25_1_cast_fu_220    |    0    |    0    |    0    |
|          |        zext_ln31_fu_224       |    0    |    0    |    0    |
|          |    zext_ln31_1_cast_fu_228    |    0    |    0    |    0    |
|          |       zext_ln25_1_fu_276      |    0    |    0    |    0    |
|          |       zext_ln25_2_fu_294      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_298       |    0    |    0    |    0    |
|          |       zext_ln25_3_fu_317      |    0    |    0    |    0    |
|          |       zext_ln25_4_fu_329      |    0    |    0    |    0    |
|          |    zext_ln25_5_cast_fu_349    |    0    |    0    |    0    |
|          |        tmp_cast_fu_368        |    0    |    0    |    0    |
|          |       zext_ln25_5_fu_392      |    0    |    0    |    0    |
|          |       zext_ln25_6_fu_406      |    0    |    0    |    0    |
|          |       zext_ln31_1_fu_441      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_232         |    0    |    0    |    0    |
|          |        empty_53_fu_236        |    0    |    0    |    0    |
|   trunc  |        empty_54_fu_240        |    0    |    0    |    0    |
|          |       trunc_ln23_fu_333       |    0    |    0    |    0    |
|          |       trunc_ln24_fu_376       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         shl_ln_fu_286         |    0    |    0    |    0    |
|          |       shl_ln25_1_fu_321       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   346   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln25_1_reg_586   |   14   |
|    add_ln31_reg_563    |   12   |
|  buffer_load_1_reg_602 |   16   |
|     buffer_reg_445     |   16   |
|    empty_53_reg_476    |    4   |
|    empty_54_reg_481    |    5   |
|      empty_reg_471     |    4   |
|    icmp_ln26_reg_607   |    1   |
|     in_h_0_reg_178     |    2   |
|      in_h_reg_553      |    2   |
|     in_w_0_reg_189     |    2   |
|      in_w_reg_581      |    2   |
|   input_addr_reg_591   |   14   |
|    next_mul5_reg_486   |    8   |
|    next_mul_reg_491    |    9   |
|     out_d_0_reg_120    |    5   |
|      out_d_reg_499     |    5   |
|     out_h_0_reg_155    |    4   |
|      out_h_reg_507     |    4   |
|     out_w_0_reg_167    |    4   |
|      out_w_reg_530     |    4   |
|    phi_mul4_reg_143    |    8   |
|     phi_mul_reg_131    |    9   |
|      tmp1_reg_568      |   14   |
|      tmp2_reg_512      |    8   |
|      tmp3_reg_522      |   12   |
|      tmp_6_reg_596     |   16   |
|       tmp_reg_558      |    9   |
|   trunc_ln23_reg_545   |    1   |
|   trunc_ln24_reg_573   |    1   |
|zext_ln25_1_cast_reg_456|   14   |
|   zext_ln25_2_reg_517  |    9   |
|   zext_ln25_3_reg_535  |   12   |
|   zext_ln25_4_reg_540  |   14   |
|    zext_ln25_reg_451   |    9   |
|zext_ln31_1_cast_reg_466|   12   |
|    zext_ln31_reg_461   |    8   |
+------------------------+--------+
|          Total         |   293  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_131  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul4_reg_143 |  p0  |   2  |   8  |   16   ||    9    |
|  out_h_0_reg_155  |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   70   ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   346  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   293  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    7   |   293  |   382  |
+-----------+--------+--------+--------+--------+
