// Seed: 3539889536
module module_0 (
    output tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input wand id_3,
    output supply0 id_4,
    output uwire id_5
);
  logic [1 : -1 'd0] id_7;
  assign id_7[-1] = -1;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  wire id_2,
    input  wire id_3
);
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire id_5;
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    input  wire id_2,
    output wire id_3,
    output tri1 id_4
);
  wire id_6;
  assign id_3 = 1;
endmodule
