{
  "Top": "fft_stages",
  "RtlTop": "fft_stages",
  "RtlPrefix": "",
  "RtlSubPrefix": "fft_stages_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "X_R": {
      "index": "0",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X_R_0_address0",
          "name": "X_R_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_0_ce0",
          "name": "X_R_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_0_q0",
          "name": "X_R_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_R_1_address0",
          "name": "X_R_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_1_ce0",
          "name": "X_R_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_1_q0",
          "name": "X_R_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_R_2_address0",
          "name": "X_R_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_2_ce0",
          "name": "X_R_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_2_q0",
          "name": "X_R_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_R_3_address0",
          "name": "X_R_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_3_ce0",
          "name": "X_R_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_R_3_q0",
          "name": "X_R_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "X_I": {
      "index": "1",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "X_I_0_address0",
          "name": "X_I_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_0_ce0",
          "name": "X_I_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_0_q0",
          "name": "X_I_0_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_I_1_address0",
          "name": "X_I_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_1_ce0",
          "name": "X_I_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_1_q0",
          "name": "X_I_1_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_I_2_address0",
          "name": "X_I_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_2_ce0",
          "name": "X_I_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_2_q0",
          "name": "X_I_2_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "X_I_3_address0",
          "name": "X_I_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_3_ce0",
          "name": "X_I_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "X_I_3_q0",
          "name": "X_I_3_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "stage": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "stage",
          "name": "stage",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUT_R": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "OUT_R_0_address0",
          "name": "OUT_R_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_0_ce0",
          "name": "OUT_R_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_0_we0",
          "name": "OUT_R_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_0_d0",
          "name": "OUT_R_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_address0",
          "name": "OUT_R_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_ce0",
          "name": "OUT_R_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_we0",
          "name": "OUT_R_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_1_d0",
          "name": "OUT_R_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_address0",
          "name": "OUT_R_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_ce0",
          "name": "OUT_R_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_we0",
          "name": "OUT_R_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_2_d0",
          "name": "OUT_R_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_address0",
          "name": "OUT_R_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_ce0",
          "name": "OUT_R_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_we0",
          "name": "OUT_R_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_R_3_d0",
          "name": "OUT_R_3_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "OUT_I": {
      "index": "4",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "OUT_I_0_address0",
          "name": "OUT_I_0_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_0_ce0",
          "name": "OUT_I_0_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_0_we0",
          "name": "OUT_I_0_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_0_d0",
          "name": "OUT_I_0_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_address0",
          "name": "OUT_I_1_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_ce0",
          "name": "OUT_I_1_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_we0",
          "name": "OUT_I_1_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_1_d0",
          "name": "OUT_I_1_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_address0",
          "name": "OUT_I_2_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_ce0",
          "name": "OUT_I_2_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_we0",
          "name": "OUT_I_2_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_2_d0",
          "name": "OUT_I_2_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_address0",
          "name": "OUT_I_3_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_ce0",
          "name": "OUT_I_3_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_we0",
          "name": "OUT_I_3_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "OUT_I_3_d0",
          "name": "OUT_I_3_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top -name fft_stages \"fft_stages\"",
      "set_directive_unroll -skip_exit_check -factor 2 \"butterfly\/butterfly\"",
      "set_directive_array_partition -type cyclic -factor 4 -dim 1 \"fft_stages\" X_R",
      "set_directive_array_partition -type cyclic -factor 4 -dim 1 \"fft_stages\" X_I",
      "set_directive_array_partition -type cyclic -factor 4 -dim 1 \"fft_stages\" OUT_R",
      "set_directive_array_partition -type cyclic -factor 4 -dim 1 \"fft_stages\" OUT_I",
      "set_directive_pipeline -rewind \"fft_stages\/DFTpts\"",
      "set_directive_top fft_stages -name fft_stages"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fft_stages"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "0",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fft_stages",
    "Version": "1.0",
    "DisplayName": "Fft_stages",
    "Revision": "2112735556",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fft_stages_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/FFT\/FFT\/HLS\/1_Subcomponents\/fft_stages\/fft_stages.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fft_stages_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stages_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/fft_stages_fsub_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/fft_stages_mul_9s_9s_9_1_1.vhd",
      "impl\/vhdl\/fft_stages_mux_42_32_1_1.vhd",
      "impl\/vhdl\/fft_stages_W_imag_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_stages_W_real_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/fft_stages.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fft_stages_faddfsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/fft_stages_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/fft_stages_fsub_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/fft_stages_mul_9s_9s_9_1_1.v",
      "impl\/verilog\/fft_stages_mux_42_32_1_1.v",
      "impl\/verilog\/fft_stages_W_imag_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_stages_W_imag_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_stages_W_real_ROM_AUTO_1R.dat",
      "impl\/verilog\/fft_stages_W_real_ROM_AUTO_1R.v",
      "impl\/verilog\/fft_stages.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/fft_stages_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl",
      "impl\/misc\/fft_stages_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/fft_stages_fsub_32ns_32ns_32_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fft_stages.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "fft_stages_faddfsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stages_faddfsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stages_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stages_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "fft_stages_fsub_32ns_32ns_32_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name fft_stages_fsub_32ns_32ns_32_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "X_R_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_R_0_address0": "DATA"},
      "ports": ["X_R_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_0_q0": "DATA"},
      "ports": ["X_R_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_R_1_address0": "DATA"},
      "ports": ["X_R_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_1_q0": "DATA"},
      "ports": ["X_R_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_R_2_address0": "DATA"},
      "ports": ["X_R_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_2_q0": "DATA"},
      "ports": ["X_R_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_R_3_address0": "DATA"},
      "ports": ["X_R_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_R_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_R_3_q0": "DATA"},
      "ports": ["X_R_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_R"
        }]
    },
    "X_I_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_I_0_address0": "DATA"},
      "ports": ["X_I_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_0_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_0_q0": "DATA"},
      "ports": ["X_I_0_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_I_1_address0": "DATA"},
      "ports": ["X_I_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_1_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_1_q0": "DATA"},
      "ports": ["X_I_1_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_I_2_address0": "DATA"},
      "ports": ["X_I_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_2_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_2_q0": "DATA"},
      "ports": ["X_I_2_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"X_I_3_address0": "DATA"},
      "ports": ["X_I_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "X_I_3_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"X_I_3_q0": "DATA"},
      "ports": ["X_I_3_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "X_I"
        }]
    },
    "stage": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"stage": "DATA"},
      "ports": ["stage"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "stage"
        }]
    },
    "OUT_R_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_0_address0": "DATA"},
      "ports": ["OUT_R_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_0_d0": "DATA"},
      "ports": ["OUT_R_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_1_address0": "DATA"},
      "ports": ["OUT_R_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_1_d0": "DATA"},
      "ports": ["OUT_R_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_2_address0": "DATA"},
      "ports": ["OUT_R_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_2_d0": "DATA"},
      "ports": ["OUT_R_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_R_3_address0": "DATA"},
      "ports": ["OUT_R_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_R_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_R_3_d0": "DATA"},
      "ports": ["OUT_R_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_R"
        }]
    },
    "OUT_I_0_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_0_address0": "DATA"},
      "ports": ["OUT_I_0_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_0_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_0_d0": "DATA"},
      "ports": ["OUT_I_0_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_1_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_1_address0": "DATA"},
      "ports": ["OUT_I_1_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_1_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_1_d0": "DATA"},
      "ports": ["OUT_I_1_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_2_address0": "DATA"},
      "ports": ["OUT_I_2_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_2_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_2_d0": "DATA"},
      "ports": ["OUT_I_2_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "8",
      "portMap": {"OUT_I_3_address0": "DATA"},
      "ports": ["OUT_I_3_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    },
    "OUT_I_3_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"OUT_I_3_d0": "DATA"},
      "ports": ["OUT_I_3_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "OUT_I"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "X_R_0_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_R_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_R_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_R_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_R_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_R_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_2_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_R_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_R_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_R_3_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_I_0_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_I_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_0_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_I_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_I_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_1_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_I_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_I_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_2_q0": {
      "dir": "in",
      "width": "32"
    },
    "X_I_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "X_I_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "X_I_3_q0": {
      "dir": "in",
      "width": "32"
    },
    "stage": {
      "dir": "in",
      "width": "32"
    },
    "OUT_R_0_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_0_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_1_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_2_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_R_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_R_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_R_3_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_0_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_0_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_0_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_0_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_1_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_1_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_1_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_2_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_2_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_2_d0": {
      "dir": "out",
      "width": "32"
    },
    "OUT_I_3_address0": {
      "dir": "out",
      "width": "8"
    },
    "OUT_I_3_ce0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_we0": {
      "dir": "out",
      "width": "1"
    },
    "OUT_I_3_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fft_stages"},
    "Info": {"fft_stages": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fft_stages": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "DFTpts",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "5",
            "PipelineDepth": "25"
          }],
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "2142",
          "AVAIL_FF": "106400",
          "UTIL_FF": "2",
          "LUT": "2769",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "5",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-10-21 21:16:06 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
