

================================================================
== Vitis HLS Report for 'SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'
================================================================
* Date:           Mon Oct 28 14:38:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.371 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    51202|    51202|  0.512 ms|  0.512 ms|  51202|  51202|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |    51200|    51200|         2|          1|          1|  51200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    331|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    422|    -|
|Register         |        -|    -|     145|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     145|    753|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln104_1_fu_595_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln104_fu_607_p2               |         +|   0|  0|  14|           7|           1|
    |add_ln105_fu_698_p2               |         +|   0|  0|  13|          10|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_condition_777                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_780                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_783                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_786                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_789                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_792                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_795                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_798                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_801                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_804                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_808                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_811                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_814                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_817                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_820                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_823                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_826                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_829                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_832                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_835                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_838                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_841                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_844                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_847                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op40_read_state2     |       and|   0|  0|   2|           1|           1|
    |valOut_last_fu_758_p2             |       and|   0|  0|   2|           1|           1|
    |cmp45_fu_643_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln104_fu_589_p2              |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln105_fu_613_p2              |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln108_fu_677_p2              |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln112_fu_754_p2              |      icmp|   0|  0|  39|          32|          32|
    |ult_fu_648_p2                     |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_condition_631                  |        or|   0|  0|   2|           1|           1|
    |ap_condition_648                  |        or|   0|  0|   2|           1|           1|
    |or_ln108_fu_688_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln104_1_fu_627_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln104_fu_619_p3            |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |rev_fu_653_p2                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln108_fu_682_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 331|         225|         202|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                           | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0      |  14|          3|   16|         48|
    |SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0         |  14|          3|   16|         48|
    |ap_done_int                                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                                    |   9|          2|    1|          2|
    |i_2_fu_176                                                 |   9|          2|    7|         14|
    |in_stream_a_TDATA_blk_n                                    |   9|          2|    1|          2|
    |indvar_flatten_fu_180                                      |   9|          2|   16|         32|
    |j_fu_172                                                   |   9|          2|   10|         20|
    |out_stream_TDATA_blk_n                                     |   9|          2|    1|          2|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0  |  14|          3|   16|         48|
    |p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0  |  14|          3|   16|         48|
    +-----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                      | 422|         91|  438|       1276|
    +-----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |cmp45_reg_822             |   1|   0|    1|          0|
    |i_2_fu_176                |   7|   0|    7|          0|
    |in_stream_a_read_reg_845  |  64|   0|   64|          0|
    |indvar_flatten_fu_180     |  16|   0|   16|          0|
    |j_fu_172                  |  10|   0|   10|          0|
    |or_ln108_reg_841          |   1|   0|    1|          0|
    |trunc_ln104_reg_817       |   6|   0|    6|          0|
    |trunc_ln105_reg_832       |   5|   0|    5|          0|
    |trunc_ln110_reg_850       |  16|   0|   16|          0|
    |trunc_ln_reg_837          |   5|   0|    5|          0|
    |zext_ln105_reg_827        |  10|   0|   32|         22|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 145|   0|  167|         22|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|                            RTL Ports                            | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                                                           |   in|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|ap_rst                                                           |   in|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|ap_start                                                         |   in|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|ap_done                                                          |  out|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|ap_idle                                                          |  out|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|ap_ready                                                         |  out|    1|  ap_ctrl_hs|  SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2|  return value|
|in_stream_a_TVALID                                               |   in|    1|        axis|                                             in_stream_a|       pointer|
|in_stream_a_TDATA                                                |   in|   64|        axis|                                             in_stream_a|       pointer|
|in_stream_a_TREADY                                               |  out|    1|        axis|                                             in_stream_a|       pointer|
|out_stream_TREADY                                                |   in|    1|        axis|                                              out_stream|       pointer|
|out_stream_TDATA                                                 |  out|   64|        axis|                                              out_stream|       pointer|
|out_stream_TVALID                                                |  out|    1|        axis|                                              out_stream|       pointer|
|sub47                                                            |   in|   32|     ap_none|                                                   sub47|        scalar|
|sub                                                              |   in|   32|     ap_none|                                                     sub|        scalar|
|empty                                                            |   in|   32|     ap_none|                                                   empty|        scalar|
|mul_ln101_1                                                      |   in|   32|     ap_none|                                             mul_ln101_1|        scalar|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0         |  out|   11|   ap_memory|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0              |  out|    1|   ap_memory|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we0              |  out|    1|   ap_memory|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d0               |  out|   16|   ap_memory|         SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0      |  out|   11|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we0           |  out|    1|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d0            |  out|   16|   ap_memory|      SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0  |  out|   11|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we0       |  out|    1|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24|         array|
|p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d0        |  out|   16|   ap_memory|  p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24|         array|
+-----------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%mul_ln101_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln101_1"   --->   Operation 10 'read' 'mul_ln101_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 12 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub47"   --->   Operation 13 'read' 'sub47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln104 = store i7 0, i7 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 15 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln105 = store i10 0, i10 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 16 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 18 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%icmp_ln104 = icmp_eq  i16 %indvar_flatten_load, i16 51200" [fixed_point_stream_convolution.cpp:104]   --->   Operation 19 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.07ns)   --->   "%add_ln104_1 = add i16 %indvar_flatten_load, i16 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 20 'add' 'add_ln104_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc58, void %if.end188.loopexit.exitStub" [fixed_point_stream_convolution.cpp:104]   --->   Operation 21 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_2_load = load i7 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 23 'load' 'i_2_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.87ns)   --->   "%add_ln104 = add i7 %i_2_load, i7 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 24 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%icmp_ln105 = icmp_eq  i10 %j_load, i10 800" [fixed_point_stream_convolution.cpp:105]   --->   Operation 25 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.68ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i10 0, i10 %j_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 26 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i7 %add_ln104, i7 %i_2_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 27 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i7 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 28 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 29 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.55ns)   --->   "%cmp45 = icmp_eq  i32 %zext_ln104, i32 %sub_read" [fixed_point_stream_convolution.cpp:104]   --->   Operation 30 'icmp' 'cmp45' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln104, i32 %tmp" [fixed_point_stream_convolution.cpp:104]   --->   Operation 31 'icmp' 'ult' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%rev = xor i1 %ult, i1 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 32 'xor' 'rev' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i10 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 33 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i10 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 34 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %select_ln104, i32 5, i32 9" [fixed_point_stream_convolution.cpp:105]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %mul_ln101_1_read" [fixed_point_stream_convolution.cpp:108]   --->   Operation 36 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [fixed_point_stream_convolution.cpp:108]   --->   Operation 37 'xor' 'xor_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %rev" [fixed_point_stream_convolution.cpp:108]   --->   Operation 38 'or' 'or_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then37, void %if.else51" [fixed_point_stream_convolution.cpp:108]   --->   Operation 39 'br' 'br_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:109]   --->   Operation 40 'read' 'in_stream_a_read' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:110]   --->   Operation 41 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.89ns)   --->   "%switch_ln110 = switch i5 %trunc_ln, void %arrayidx426.case.24, i5 0, void %arrayidx426.case.0, i5 1, void %arrayidx426.case.1, i5 2, void %arrayidx426.case.2, i5 3, void %arrayidx426.case.3, i5 4, void %arrayidx426.case.4, i5 5, void %arrayidx426.case.5, i5 6, void %arrayidx426.case.6, i5 7, void %arrayidx426.case.7, i5 8, void %arrayidx426.case.8, i5 9, void %arrayidx426.case.9, i5 10, void %arrayidx426.case.10, i5 11, void %arrayidx426.case.11, i5 12, void %arrayidx426.case.12, i5 13, void %arrayidx426.case.13, i5 14, void %arrayidx426.case.14, i5 15, void %arrayidx426.case.15, i5 16, void %arrayidx426.case.16, i5 17, void %arrayidx426.case.17, i5 18, void %arrayidx426.case.18, i5 19, void %arrayidx426.case.19, i5 20, void %arrayidx426.case.20, i5 21, void %arrayidx426.case.21, i5 22, void %arrayidx426.case.22, i5 23, void %arrayidx426.case.23" [fixed_point_stream_convolution.cpp:110]   --->   Operation 42 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.89>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 43 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 44 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 45 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 46 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 47 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 48 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 49 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 50 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 51 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 52 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 53 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 54 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 55 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 56 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 57 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 58 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 59 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 60 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 61 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 62 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 63 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 64 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 65 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 66 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 67 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 31) | (!icmp_ln104 & !or_ln108 & trunc_ln == 30) | (!icmp_ln104 & !or_ln108 & trunc_ln == 29) | (!icmp_ln104 & !or_ln108 & trunc_ln == 28) | (!icmp_ln104 & !or_ln108 & trunc_ln == 27) | (!icmp_ln104 & !or_ln108 & trunc_ln == 26) | (!icmp_ln104 & !or_ln108 & trunc_ln == 25) | (!icmp_ln104 & !or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.89ns)   --->   "%switch_ln117 = switch i5 %trunc_ln, void %arrayidx565.case.24, i5 0, void %arrayidx565.case.0, i5 1, void %arrayidx565.case.1, i5 2, void %arrayidx565.case.2, i5 3, void %arrayidx565.case.3, i5 4, void %arrayidx565.case.4, i5 5, void %arrayidx565.case.5, i5 6, void %arrayidx565.case.6, i5 7, void %arrayidx565.case.7, i5 8, void %arrayidx565.case.8, i5 9, void %arrayidx565.case.9, i5 10, void %arrayidx565.case.10, i5 11, void %arrayidx565.case.11, i5 12, void %arrayidx565.case.12, i5 13, void %arrayidx565.case.13, i5 14, void %arrayidx565.case.14, i5 15, void %arrayidx565.case.15, i5 16, void %arrayidx565.case.16, i5 17, void %arrayidx565.case.17, i5 18, void %arrayidx565.case.18, i5 19, void %arrayidx565.case.19, i5 20, void %arrayidx565.case.20, i5 21, void %arrayidx565.case.21, i5 22, void %arrayidx565.case.22, i5 23, void %arrayidx565.case.23" [fixed_point_stream_convolution.cpp:117]   --->   Operation 68 'switch' 'switch_ln117' <Predicate = (!icmp_ln104 & or_ln108)> <Delay = 1.89>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 69 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 70 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 71 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 72 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 73 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 74 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 75 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 76 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 77 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 78 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 79 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 80 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 81 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 82 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 83 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 84 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 85 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 86 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 87 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 88 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 89 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 90 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 91 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 92 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 93 'br' 'br_ln117' <Predicate = (!icmp_ln104 & or_ln108 & trunc_ln == 31) | (!icmp_ln104 & or_ln108 & trunc_ln == 30) | (!icmp_ln104 & or_ln108 & trunc_ln == 29) | (!icmp_ln104 & or_ln108 & trunc_ln == 28) | (!icmp_ln104 & or_ln108 & trunc_ln == 27) | (!icmp_ln104 & or_ln108 & trunc_ln == 26) | (!icmp_ln104 & or_ln108 & trunc_ln == 25) | (!icmp_ln104 & or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.73ns)   --->   "%add_ln105 = add i10 %select_ln104, i10 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 94 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln104 = store i16 %add_ln104_1, i16 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 95 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln104 = store i7 %select_ln104_1, i7 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 96 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln105 = store i10 %add_ln105, i10 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 97 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body34" [fixed_point_stream_convolution.cpp:105]   --->   Operation 98 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 185 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 99 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51200, i64 51200, i64 51200"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [fixed_point_stream_convolution.cpp:107]   --->   Operation 101 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln104, i5 %trunc_ln105" [fixed_point_stream_convolution.cpp:110]   --->   Operation 102 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i11 %tmp_3" [fixed_point_stream_convolution.cpp:110]   --->   Operation 103 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 104 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 105 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 106 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 107 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 108 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 109 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 110 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 111 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 112 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 113 'getelementptr' 'SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 114 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 115 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 116 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 117 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 118 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 119 'getelementptr' 'SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 120 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 121 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 122 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 123 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 124 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 125 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 126 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 127 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 0, i64 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 128 'getelementptr' 'p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 129 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 130 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 131 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 131 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 132 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 132 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 133 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 134 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 135 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 136 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:110]   --->   Operation 137 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 138 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 139 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 140 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 141 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 141 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 142 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 143 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 144 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 145 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 145 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 146 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 147 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 147 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 148 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 149 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 150 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 151 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 151 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 152 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 153 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 31) | (!or_ln108 & trunc_ln == 30) | (!or_ln108 & trunc_ln == 29) | (!or_ln108 & trunc_ln == 28) | (!or_ln108 & trunc_ln == 27) | (!or_ln108 & trunc_ln == 26) | (!or_ln108 & trunc_ln == 25) | (!or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 154 [1/1] (2.55ns)   --->   "%icmp_ln112 = icmp_eq  i32 %zext_ln105, i32 %sub47_read" [fixed_point_stream_convolution.cpp:112]   --->   Operation 154 'icmp' 'icmp_ln112' <Predicate = (!or_ln108)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.97ns)   --->   "%valOut_last = and i1 %cmp45, i1 %icmp_ln112" [fixed_point_stream_convolution.cpp:112]   --->   Operation 155 'and' 'valOut_last' <Predicate = (!or_ln108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%p_0 = bitset i64 @_ssdm_op_BitSet.i64.i64.i64.i1, i64 %in_stream_a_read, i64 32, i1 %valOut_last" [fixed_point_stream_convolution.cpp:114]   --->   Operation 156 'bitset' 'p_0' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %p_0" [fixed_point_stream_convolution.cpp:114]   --->   Operation 157 'write' 'write_ln114' <Predicate = (!or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [fixed_point_stream_convolution.cpp:115]   --->   Operation 158 'br' 'br_ln115' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 159 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 160 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 161 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 162 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 162 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 163 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 164 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 165 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 165 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 166 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 167 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:117]   --->   Operation 167 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 168 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 169 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 169 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 170 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 171 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 171 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 172 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 173 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 173 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 174 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 174 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 175 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 175 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 176 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 177 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 177 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 178 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 178 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 179 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 179 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 180 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 180 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 181 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 181 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 182 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 182 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 183 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i11 %p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 183 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 31) | (or_ln108 & trunc_ln == 30) | (or_ln108 & trunc_ln == 29) | (or_ln108 & trunc_ln == 28) | (or_ln108 & trunc_ln == 27) | (or_ln108 & trunc_ln == 26) | (or_ln108 & trunc_ln == 25) | (or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 184 'br' 'br_ln0' <Predicate = (or_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln101_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                           (alloca           ) [ 0110]
i_2                                                         (alloca           ) [ 0110]
indvar_flatten                                              (alloca           ) [ 0110]
specinterface_ln0                                           (specinterface    ) [ 0000]
specinterface_ln0                                           (specinterface    ) [ 0000]
mul_ln101_1_read                                            (read             ) [ 0110]
tmp                                                         (read             ) [ 0110]
sub_read                                                    (read             ) [ 0110]
sub47_read                                                  (read             ) [ 0111]
store_ln0                                                   (store            ) [ 0000]
store_ln104                                                 (store            ) [ 0000]
store_ln105                                                 (store            ) [ 0000]
br_ln0                                                      (br               ) [ 0000]
indvar_flatten_load                                         (load             ) [ 0000]
icmp_ln104                                                  (icmp             ) [ 0110]
add_ln104_1                                                 (add              ) [ 0000]
br_ln104                                                    (br               ) [ 0000]
j_load                                                      (load             ) [ 0000]
i_2_load                                                    (load             ) [ 0000]
add_ln104                                                   (add              ) [ 0000]
icmp_ln105                                                  (icmp             ) [ 0000]
select_ln104                                                (select           ) [ 0000]
select_ln104_1                                              (select           ) [ 0000]
trunc_ln104                                                 (trunc            ) [ 0101]
zext_ln104                                                  (zext             ) [ 0000]
cmp45                                                       (icmp             ) [ 0101]
ult                                                         (icmp             ) [ 0000]
rev                                                         (xor              ) [ 0000]
zext_ln105                                                  (zext             ) [ 0101]
trunc_ln105                                                 (trunc            ) [ 0101]
trunc_ln                                                    (partselect       ) [ 0111]
icmp_ln108                                                  (icmp             ) [ 0000]
xor_ln108                                                   (xor              ) [ 0000]
or_ln108                                                    (or               ) [ 0111]
br_ln108                                                    (br               ) [ 0000]
in_stream_a_read                                            (read             ) [ 0101]
trunc_ln110                                                 (trunc            ) [ 0101]
switch_ln110                                                (switch           ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
br_ln110                                                    (br               ) [ 0000]
switch_ln117                                                (switch           ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
br_ln117                                                    (br               ) [ 0000]
add_ln105                                                   (add              ) [ 0000]
store_ln104                                                 (store            ) [ 0000]
store_ln104                                                 (store            ) [ 0000]
store_ln105                                                 (store            ) [ 0000]
br_ln105                                                    (br               ) [ 0000]
specloopname_ln0                                            (specloopname     ) [ 0000]
speclooptripcount_ln0                                       (speclooptripcount) [ 0000]
specpipeline_ln107                                          (specpipeline     ) [ 0000]
tmp_3                                                       (bitconcatenate   ) [ 0000]
zext_ln110                                                  (zext             ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr        (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr     (getelementptr    ) [ 0000]
SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr     (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr (getelementptr    ) [ 0000]
SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B     (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr (getelementptr    ) [ 0000]
p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr (getelementptr    ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
store_ln110                                                 (store            ) [ 0000]
icmp_ln112                                                  (icmp             ) [ 0000]
valOut_last                                                 (and              ) [ 0000]
p_0                                                         (bitset           ) [ 0000]
write_ln114                                                 (write            ) [ 0000]
br_ln115                                                    (br               ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
store_ln117                                                 (store            ) [ 0000]
br_ln0                                                      (br               ) [ 0000]
ret_ln0                                                     (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub47">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub47"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln101_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i64.i1"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="172" class="1004" name="j_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mul_ln101_1_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln101_1_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sub_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="sub47_read_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub47_read/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="in_stream_a_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="0"/>
<pin id="211" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="write_ln114_write_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="0" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="64" slack="0"/>
<pin id="218" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="16" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="11" slack="0"/>
<pin id="225" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="11" slack="0"/>
<pin id="232" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="11" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="11" slack="0"/>
<pin id="253" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="11" slack="0"/>
<pin id="260" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="11" slack="0"/>
<pin id="267" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="11" slack="0"/>
<pin id="274" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="11" slack="0"/>
<pin id="281" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="11" slack="0"/>
<pin id="288" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="11" slack="0"/>
<pin id="295" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="11" slack="0"/>
<pin id="302" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="11" slack="0"/>
<pin id="309" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="11" slack="0"/>
<pin id="316" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="11" slack="0"/>
<pin id="323" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="11" slack="0"/>
<pin id="330" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="11" slack="0"/>
<pin id="337" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr_gep_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="0" index="2" bw="11" slack="0"/>
<pin id="344" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="11" slack="0"/>
<pin id="351" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="11" slack="0"/>
<pin id="358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="11" slack="0"/>
<pin id="365" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr_gep_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="0" index="2" bw="11" slack="0"/>
<pin id="372" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="11" slack="0"/>
<pin id="379" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="11" slack="0"/>
<pin id="386" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="11" slack="0"/>
<pin id="393" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="16" slack="0"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="16" slack="0"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="16" slack="0"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_access_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="11" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="11" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="11" slack="0"/>
<pin id="440" dir="0" index="1" bw="16" slack="0"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_access_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="11" slack="0"/>
<pin id="446" dir="0" index="1" bw="16" slack="0"/>
<pin id="447" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="grp_access_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="16" slack="0"/>
<pin id="453" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="454" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_access_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="16" slack="0"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_access_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="11" slack="0"/>
<pin id="476" dir="0" index="1" bw="16" slack="0"/>
<pin id="477" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="478" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_access_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="11" slack="0"/>
<pin id="482" dir="0" index="1" bw="16" slack="0"/>
<pin id="483" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="grp_access_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="0"/>
<pin id="494" dir="0" index="1" bw="16" slack="0"/>
<pin id="495" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_access_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="0"/>
<pin id="500" dir="0" index="1" bw="16" slack="0"/>
<pin id="501" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="502" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_access_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="11" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="0"/>
<pin id="507" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_access_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="11" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="514" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="11" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_access_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="532" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="grp_access_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="11" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_access_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="11" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/3 store_ln117/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln0_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="16" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln104_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="0"/>
<pin id="578" dir="0" index="1" bw="7" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln105_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="0"/>
<pin id="583" dir="0" index="1" bw="10" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="indvar_flatten_load_load_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="1"/>
<pin id="588" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln104_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="0"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln104_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="0"/>
<pin id="598" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="j_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="1"/>
<pin id="603" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="i_2_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="1"/>
<pin id="606" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="add_ln104_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="7" slack="0"/>
<pin id="609" dir="0" index="1" bw="1" slack="0"/>
<pin id="610" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="icmp_ln105_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="0"/>
<pin id="615" dir="0" index="1" bw="10" slack="0"/>
<pin id="616" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln104_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="0"/>
<pin id="621" dir="0" index="1" bw="10" slack="0"/>
<pin id="622" dir="0" index="2" bw="10" slack="0"/>
<pin id="623" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="select_ln104_1_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="7" slack="0"/>
<pin id="630" dir="0" index="2" bw="7" slack="0"/>
<pin id="631" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="trunc_ln104_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="639" class="1004" name="zext_ln104_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="cmp45_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="1"/>
<pin id="646" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp45/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="ult_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/2 "/>
</bind>
</comp>

<comp id="653" class="1004" name="rev_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="0" index="1" bw="1" slack="0"/>
<pin id="656" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/2 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln105_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="trunc_ln105_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="10" slack="0"/>
<pin id="665" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="5" slack="0"/>
<pin id="669" dir="0" index="1" bw="10" slack="0"/>
<pin id="670" dir="0" index="2" bw="4" slack="0"/>
<pin id="671" dir="0" index="3" bw="5" slack="0"/>
<pin id="672" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln108_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="0"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln108_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln108_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="trunc_ln110_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln105_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="10" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln104_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="16" slack="0"/>
<pin id="706" dir="0" index="1" bw="16" slack="1"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln104_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="0" index="1" bw="7" slack="1"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln105_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="10" slack="0"/>
<pin id="716" dir="0" index="1" bw="10" slack="1"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_3_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="0" index="1" bw="6" slack="1"/>
<pin id="722" dir="0" index="2" bw="5" slack="1"/>
<pin id="723" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln110_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/3 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln112_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="1"/>
<pin id="756" dir="0" index="1" bw="32" slack="2"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="valOut_last_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="1"/>
<pin id="760" dir="0" index="1" bw="1" slack="0"/>
<pin id="761" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="valOut_last/3 "/>
</bind>
</comp>

<comp id="763" class="1004" name="p_0_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="0" index="1" bw="64" slack="1"/>
<pin id="766" dir="0" index="2" bw="7" slack="0"/>
<pin id="767" dir="0" index="3" bw="1" slack="0"/>
<pin id="768" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="j_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="10" slack="0"/>
<pin id="775" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="780" class="1005" name="i_2_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="7" slack="0"/>
<pin id="782" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="787" class="1005" name="indvar_flatten_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="16" slack="0"/>
<pin id="789" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="794" class="1005" name="mul_ln101_1_read_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln101_1_read "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="804" class="1005" name="sub_read_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="809" class="1005" name="sub47_read_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="2"/>
<pin id="811" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sub47_read "/>
</bind>
</comp>

<comp id="817" class="1005" name="trunc_ln104_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="6" slack="1"/>
<pin id="819" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="822" class="1005" name="cmp45_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="1"/>
<pin id="824" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp45 "/>
</bind>
</comp>

<comp id="827" class="1005" name="zext_ln105_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="832" class="1005" name="trunc_ln105_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="5" slack="1"/>
<pin id="834" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln105 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="5" slack="1"/>
<pin id="839" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="841" class="1005" name="or_ln108_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln108 "/>
</bind>
</comp>

<comp id="845" class="1005" name="in_stream_a_read_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="64" slack="1"/>
<pin id="847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read "/>
</bind>
</comp>

<comp id="850" class="1005" name="trunc_ln110_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="62" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="76" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="76" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="8" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="76" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="100" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="4" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="170" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="2" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="12" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="164" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="164" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="164" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="18" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="164" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="164" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="164" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="24" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="164" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="164" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="164" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="164" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="164" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="164" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="36" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="164" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="38" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="164" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="164" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="164" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="164" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="164" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="164" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="164" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="164" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="164" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="164" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="164" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="164" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="401"><net_src comp="382" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="375" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="368" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="361" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="354" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="431"><net_src comp="347" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="340" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="443"><net_src comp="333" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="326" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="455"><net_src comp="319" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="461"><net_src comp="312" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="305" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="298" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="291" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="284" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="491"><net_src comp="277" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="497"><net_src comp="270" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="263" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="509"><net_src comp="256" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="515"><net_src comp="249" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="521"><net_src comp="242" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="527"><net_src comp="235" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="533"><net_src comp="228" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="539"><net_src comp="221" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="389" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="78" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="547"><net_src comp="78" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="549"><net_src comp="78" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="551"><net_src comp="78" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="552"><net_src comp="78" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="553"><net_src comp="78" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="555"><net_src comp="78" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="556"><net_src comp="78" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="558"><net_src comp="78" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="559"><net_src comp="78" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="561"><net_src comp="78" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="492" pin=1"/></net>

<net id="563"><net_src comp="78" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="564"><net_src comp="78" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="566"><net_src comp="78" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="567"><net_src comp="78" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="568"><net_src comp="78" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="569"><net_src comp="78" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="570"><net_src comp="78" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="575"><net_src comp="78" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="580"><net_src comp="80" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="585"><net_src comp="82" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="84" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="586" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="86" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="617"><net_src comp="601" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="90" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="624"><net_src comp="613" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="625"><net_src comp="82" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="626"><net_src comp="601" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="632"><net_src comp="613" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="607" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="604" pin="1"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="627" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="639" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="92" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="619" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="619" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="673"><net_src comp="94" pin="0"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="619" pin="3"/><net_sink comp="667" pin=1"/></net>

<net id="675"><net_src comp="96" pin="0"/><net_sink comp="667" pin=2"/></net>

<net id="676"><net_src comp="98" pin="0"/><net_sink comp="667" pin=3"/></net>

<net id="681"><net_src comp="659" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="686"><net_src comp="677" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="92" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="653" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="208" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="619" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="150" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="595" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="713"><net_src comp="627" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="698" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="162" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="719" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="733"><net_src comp="725" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="734"><net_src comp="725" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="735"><net_src comp="725" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="736"><net_src comp="725" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="737"><net_src comp="725" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="738"><net_src comp="725" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="739"><net_src comp="725" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="740"><net_src comp="725" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="741"><net_src comp="725" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="742"><net_src comp="725" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="743"><net_src comp="725" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="744"><net_src comp="725" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="745"><net_src comp="725" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="746"><net_src comp="725" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="747"><net_src comp="725" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="748"><net_src comp="725" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="749"><net_src comp="725" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="750"><net_src comp="725" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="751"><net_src comp="725" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="752"><net_src comp="725" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="753"><net_src comp="725" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="762"><net_src comp="754" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="166" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="168" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="771"><net_src comp="758" pin="2"/><net_sink comp="763" pin=3"/></net>

<net id="772"><net_src comp="763" pin="4"/><net_sink comp="214" pin=2"/></net>

<net id="776"><net_src comp="172" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="779"><net_src comp="773" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="783"><net_src comp="176" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="790"><net_src comp="180" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="797"><net_src comp="184" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="802"><net_src comp="190" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="807"><net_src comp="196" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="812"><net_src comp="202" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="820"><net_src comp="635" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="825"><net_src comp="643" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="830"><net_src comp="659" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="835"><net_src comp="663" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="719" pin=2"/></net>

<net id="840"><net_src comp="667" pin="4"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="688" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="848"><net_src comp="208" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="853"><net_src comp="694" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="860"><net_src comp="850" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="861"><net_src comp="850" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="862"><net_src comp="850" pin="1"/><net_sink comp="444" pin=1"/></net>

<net id="863"><net_src comp="850" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="864"><net_src comp="850" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="865"><net_src comp="850" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="866"><net_src comp="850" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="867"><net_src comp="850" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="868"><net_src comp="850" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="869"><net_src comp="850" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="870"><net_src comp="850" pin="1"/><net_sink comp="492" pin=1"/></net>

<net id="871"><net_src comp="850" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="872"><net_src comp="850" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="873"><net_src comp="850" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="874"><net_src comp="850" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="875"><net_src comp="850" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="876"><net_src comp="850" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="877"><net_src comp="850" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="878"><net_src comp="850" pin="1"/><net_sink comp="540" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {3 }
	Port: in_stream_a | {}
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {3 }
	Port: SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {3 }
	Port: p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {3 }
 - Input state : 
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : sub47 | {1 }
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : out_stream | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : in_stream_a | {2 }
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : sub | {1 }
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : empty | {1 }
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : mul_ln101_1 | {1 }
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {}
	Port: SMM_CIF_0_3_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln104 : 1
		store_ln105 : 1
	State 2
		icmp_ln104 : 1
		add_ln104_1 : 1
		br_ln104 : 2
		add_ln104 : 1
		icmp_ln105 : 1
		select_ln104 : 2
		select_ln104_1 : 2
		trunc_ln104 : 3
		zext_ln104 : 3
		cmp45 : 4
		ult : 4
		rev : 5
		zext_ln105 : 3
		trunc_ln105 : 3
		trunc_ln : 3
		icmp_ln108 : 4
		xor_ln108 : 5
		or_ln108 : 5
		br_ln108 : 5
		switch_ln110 : 4
		switch_ln117 : 4
		add_ln105 : 3
		store_ln104 : 2
		store_ln104 : 3
		store_ln105 : 4
	State 3
		zext_ln110 : 1
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr : 2
		SMM_CIF_0_3_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr : 2
		SMM_CIF_0_3_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr : 2
		p_ZZ11SMM_CIF_0_3RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr : 2
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		store_ln110 : 3
		valOut_last : 1
		p_0 : 1
		write_ln114 : 2
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3
		store_ln117 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln104_fu_589      |    0    |    23   |
|          |       icmp_ln105_fu_613      |    0    |    13   |
|   icmp   |         cmp45_fu_643         |    0    |    39   |
|          |          ult_fu_648          |    0    |    39   |
|          |       icmp_ln108_fu_677      |    0    |    39   |
|          |       icmp_ln112_fu_754      |    0    |    39   |
|----------|------------------------------|---------|---------|
|          |      add_ln104_1_fu_595      |    0    |    23   |
|    add   |       add_ln104_fu_607       |    0    |    14   |
|          |       add_ln105_fu_698       |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln104_fu_619     |    0    |    10   |
|          |     select_ln104_1_fu_627    |    0    |    7    |
|----------|------------------------------|---------|---------|
|    xor   |          rev_fu_653          |    0    |    2    |
|          |       xor_ln108_fu_682       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln108_fu_688       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |      valOut_last_fu_758      |    0    |    2    |
|----------|------------------------------|---------|---------|
|          | mul_ln101_1_read_read_fu_184 |    0    |    0    |
|          |        tmp_read_fu_190       |    0    |    0    |
|   read   |     sub_read_read_fu_196     |    0    |    0    |
|          |    sub47_read_read_fu_202    |    0    |    0    |
|          | in_stream_a_read_read_fu_208 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln114_write_fu_214   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln104_fu_635      |    0    |    0    |
|   trunc  |      trunc_ln105_fu_663      |    0    |    0    |
|          |      trunc_ln110_fu_694      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln104_fu_639      |    0    |    0    |
|   zext   |       zext_ln105_fu_659      |    0    |    0    |
|          |       zext_ln110_fu_725      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        trunc_ln_fu_667       |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_3_fu_719         |    0    |    0    |
|----------|------------------------------|---------|---------|
|  bitset  |          p_0_fu_763          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   267   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      cmp45_reg_822     |    1   |
|       i_2_reg_780      |    7   |
|in_stream_a_read_reg_845|   64   |
| indvar_flatten_reg_787 |   16   |
|        j_reg_773       |   10   |
|mul_ln101_1_read_reg_794|   32   |
|    or_ln108_reg_841    |    1   |
|   sub47_read_reg_809   |   32   |
|    sub_read_reg_804    |   32   |
|       tmp_reg_799      |   32   |
|   trunc_ln104_reg_817  |    6   |
|   trunc_ln105_reg_832  |    5   |
|   trunc_ln110_reg_850  |   16   |
|    trunc_ln_reg_837    |    5   |
|   zext_ln105_reg_827   |   32   |
+------------------------+--------+
|          Total         |   291  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_396 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_402 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_408 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_414 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_420 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_426 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_432 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_438 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_444 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_450 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_456 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_462 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_468 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_474 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_480 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_486 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_492 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_498 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_504 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_510 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_516 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_522 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_528 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_534 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_540 |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   800  ||   39.7  ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   267  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   39   |    -   |   225  |
|  Register |    -   |   291  |    -   |
+-----------+--------+--------+--------+
|   Total   |   39   |   291  |   492  |
+-----------+--------+--------+--------+
