<stg><name>compute_q_matmul_k.5</name>


<trans_list>

<trans id="616" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %dim_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_block"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %attn_blocks_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %attn_blocks_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %attn_blocks_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %attn_blocks_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_3"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %attn_blocks_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %attn_blocks_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %attn_blocks_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %attn_blocks_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %attn_blocks_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %attn_blocks_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_9"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %attn_blocks_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_10"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %attn_blocks_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_11"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="32">
<![CDATA[
entry:13 %k_patch = alloca i32 1

]]></Node>
<StgValue><ssdm name="k_patch"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="32">
<![CDATA[
entry:14 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32">
<![CDATA[
entry:15 %q_patch_base = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_patch_base"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="32">
<![CDATA[
entry:16 %indvar_flatten47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %qxk_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %k_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %q_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %q_blocks_data_M_elems_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %q_blocks_data_M_elems_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %q_blocks_data_M_elems_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %q_blocks_data_M_elems_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %q_blocks_data_M_elems_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %q_blocks_data_M_elems_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %q_blocks_data_M_elems_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %q_blocks_data_M_elems_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %q_blocks_data_M_elems_V_0_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %q_blocks_data_M_elems_V_1_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %q_blocks_data_M_elems_V_2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %q_blocks_data_M_elems_V_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %q_blocks_data_M_elems_V_4_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %q_blocks_data_M_elems_V_5_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %q_blocks_data_M_elems_V_6_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %q_blocks_data_M_elems_V_7_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %q_blocks_data_M_elems_V_0_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %q_blocks_data_M_elems_V_1_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %q_blocks_data_M_elems_V_2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_2"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %q_blocks_data_M_elems_V_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %q_blocks_data_M_elems_V_4_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %q_blocks_data_M_elems_V_5_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %q_blocks_data_M_elems_V_6_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %q_blocks_data_M_elems_V_7_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %q_blocks_data_M_elems_V_0_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_3"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %q_blocks_data_M_elems_V_1_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_3"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %q_blocks_data_M_elems_V_2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_3"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %q_blocks_data_M_elems_V_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %q_blocks_data_M_elems_V_4_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %q_blocks_data_M_elems_V_5_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_3"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %q_blocks_data_M_elems_V_6_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %q_blocks_data_M_elems_V_7_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_3"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:52 %store_ln75 = store i17 0, i17 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:53 %store_ln75 = store i8 0, i8 %q_patch_base

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:54 %store_ln75 = store i13 0, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:55 %store_ln75 = store i8 0, i8 %k_patch

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:56 %store_ln75 = store i5 0, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
entry:57 %br_ln75 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body29:0 %k_patch_3 = load i8 %k_patch

]]></Node>
<StgValue><ssdm name="k_patch_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body29:1 %indvar_flatten_load = load i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body29:2 %q_patch_base_2 = load i8 %q_patch_base

]]></Node>
<StgValue><ssdm name="q_patch_base_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body29:3 %indvar_flatten47_load = load i17 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="indvar_flatten47_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
for.body29:4 %zext_ln75 = zext i8 %q_patch_base_2

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8">
<![CDATA[
for.body29:5 %zext_ln77 = zext i8 %k_patch_3

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body29:6 %empty = add i9 %zext_ln77, i9 %zext_ln75

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body29:7 %tmp_471 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k_patch_3, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_471"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body29:8 %icmp = icmp_ne  i6 %tmp_471, i6 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body29:9 %cmp31_not = icmp_ugt  i9 %empty, i9 128

]]></Node>
<StgValue><ssdm name="cmp31_not"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body29:10 %brmerge = or i1 %icmp, i1 %cmp31_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:11 %icmp_ln75 = icmp_eq  i17 %indvar_flatten47_load, i17 102168

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body29:12 %add_ln75_1 = add i17 %indvar_flatten47_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln75_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body29:13 %br_ln75 = br i1 %icmp_ln75, void %for.inc122, void %for.end125

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc122:0 %dim_block_load = load i5 %dim_block

]]></Node>
<StgValue><ssdm name="dim_block_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc122:1 %add_ln75 = add i8 %q_patch_base_2, i8 4

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc122:4 %icmp_ln77 = icmp_eq  i13 %indvar_flatten_load, i13 3096

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc122:5 %select_ln75 = select i1 %icmp_ln77, i8 0, i8 %k_patch_3

]]></Node>
<StgValue><ssdm name="select_ln75"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc122:6 %select_ln75_1 = select i1 %icmp_ln77, i8 %add_ln75, i8 %q_patch_base_2

]]></Node>
<StgValue><ssdm name="select_ln75_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="8">
<![CDATA[
for.inc122:7 %zext_ln75_1 = zext i8 %select_ln75_1

]]></Node>
<StgValue><ssdm name="zext_ln75_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc122:8 %cmp31_not_mid139 = icmp_ugt  i8 %add_ln75, i8 128

]]></Node>
<StgValue><ssdm name="cmp31_not_mid139"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122:9 %select_ln75_2 = select i1 %icmp_ln77, i1 %cmp31_not_mid139, i1 %brmerge

]]></Node>
<StgValue><ssdm name="select_ln75_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="8">
<![CDATA[
for.inc122:10 %empty_205 = trunc i8 %k_patch_3

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:11 %select_ln75_3 = select i1 %icmp_ln77, i2 0, i2 %empty_205

]]></Node>
<StgValue><ssdm name="select_ln75_3"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122:12 %xor_ln75 = xor i1 %icmp_ln77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln75"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc122:13 %icmp_ln79 = icmp_eq  i5 %dim_block_load, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122:14 %and_ln75 = and i1 %icmp_ln79, i1 %xor_ln75

]]></Node>
<StgValue><ssdm name="and_ln75"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc122:15 %add_ln77 = add i8 %select_ln75, i8 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122:17 %or_ln77 = or i1 %and_ln75, i1 %icmp_ln77

]]></Node>
<StgValue><ssdm name="or_ln77"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc122:18 %select_ln77 = select i1 %or_ln77, i5 0, i5 %dim_block_load

]]></Node>
<StgValue><ssdm name="select_ln77"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8">
<![CDATA[
for.inc122:19 %zext_ln77_1 = zext i8 %add_ln77

]]></Node>
<StgValue><ssdm name="zext_ln77_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc122:20 %p_mid1 = add i9 %zext_ln77_1, i9 %zext_ln75_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc122:21 %tmp_472 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %add_ln77, i32 2, i32 7

]]></Node>
<StgValue><ssdm name="tmp_472"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc122:22 %icmp443 = icmp_ne  i6 %tmp_472, i6 0

]]></Node>
<StgValue><ssdm name="icmp443"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc122:23 %cmp31_not_mid1 = icmp_ugt  i9 %p_mid1, i9 128

]]></Node>
<StgValue><ssdm name="cmp31_not_mid1"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc122:24 %brmerge_mid1 = or i1 %icmp443, i1 %cmp31_not_mid1

]]></Node>
<StgValue><ssdm name="brmerge_mid1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc122:25 %select_ln77_1 = select i1 %and_ln75, i1 %brmerge_mid1, i1 %select_ln75_2

]]></Node>
<StgValue><ssdm name="select_ln77_1"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="8">
<![CDATA[
for.inc122:26 %empty_206 = trunc i8 %add_ln77

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc122:27 %select_ln77_2 = select i1 %and_ln75, i2 %empty_206, i2 %select_ln75_3

]]></Node>
<StgValue><ssdm name="select_ln77_2"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc122:28 %select_ln77_3 = select i1 %and_ln75, i8 %add_ln77, i8 %select_ln75

]]></Node>
<StgValue><ssdm name="select_ln77_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc122:32 %br_ln85 = br i1 %select_ln77_1, void %if.then, void %xlx_occurrence.for.body43.1

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then:13 %switch_ln87 = switch i2 %select_ln77_2, void %arrayidx335.0.0.7.0.0.0298.case.3, i2 0, void %arrayidx335.0.0.7.0.0.0298.case.0, i2 1, void %arrayidx335.0.0.7.0.0.0298.case.1, i2 2, void %arrayidx335.0.0.7.0.0.0298.case.2

]]></Node>
<StgValue><ssdm name="switch_ln87"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
<literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.exit:0 %br_ln88 = br void %xlx_occurrence.for.body43.1

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc115:0 %add_ln79 = add i5 %select_ln77, i5 1

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc115:1 %add_ln77_1 = add i13 %indvar_flatten_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln77_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
for.inc115:2 %select_ln77_4 = select i1 %icmp_ln77, i13 1, i13 %add_ln77_1

]]></Node>
<StgValue><ssdm name="select_ln77_4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc115:3 %store_ln79 = store i17 %add_ln75_1, i17 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc115:4 %store_ln79 = store i8 %select_ln75_1, i8 %q_patch_base

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc115:5 %store_ln79 = store i13 %select_ln77_4, i13 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc115:6 %store_ln79 = store i8 %select_ln77_3, i8 %k_patch

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc115:19 %store_ln79 = store i5 %add_ln79, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln75_for_block_q_patch_ln77_for_each_k_patch_ln79_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc122:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102168, i64 102168, i64 102168

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122:16 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln77_for_each_k_patch_ln79_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="5">
<![CDATA[
for.inc122:29 %zext_ln79 = zext i5 %select_ln77

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc122:30 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc122:31 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
if.then:0 %q_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %q_stream

]]></Node>
<StgValue><ssdm name="q_stream_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="256">
<![CDATA[
if.then:1 %trunc_ln87 = trunc i256 %q_stream_read

]]></Node>
<StgValue><ssdm name="trunc_ln87"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:2 %trunc_ln87_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln87_6"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:3 %trunc_ln87_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln87_7"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:4 %q_blocks_data_M_elems_V_0_addr = getelementptr i32 %q_blocks_data_M_elems_V_0, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:5 %q_blocks_data_M_elems_V_0_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_1_addr"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:6 %q_blocks_data_M_elems_V_0_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:7 %q_blocks_data_M_elems_V_0_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_0_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_3_addr"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:8 %tmp = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:9 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:10 %tmp_193 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:11 %tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:12 %tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %q_stream_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:0 %store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:1 %q_blocks_data_M_elems_V_1_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_2_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:2 %store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:3 %q_blocks_data_M_elems_V_2_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_2_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:4 %store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:5 %q_blocks_data_M_elems_V_3_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_2_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:6 %store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:7 %q_blocks_data_M_elems_V_4_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_2_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:8 %store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:9 %q_blocks_data_M_elems_V_5_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_2_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:10 %store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:11 %q_blocks_data_M_elems_V_6_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_2_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:12 %store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:13 %q_blocks_data_M_elems_V_7_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_2_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:14 %store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.2:15 %br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:0 %store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:1 %q_blocks_data_M_elems_V_1_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_1_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:2 %store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:3 %q_blocks_data_M_elems_V_2_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_1_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:4 %store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:5 %q_blocks_data_M_elems_V_3_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:6 %store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:7 %q_blocks_data_M_elems_V_4_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_1_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:8 %store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:9 %q_blocks_data_M_elems_V_5_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_1_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:10 %store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:11 %q_blocks_data_M_elems_V_6_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_1_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:12 %store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:13 %q_blocks_data_M_elems_V_7_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_1_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:14 %store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.1:15 %br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:0 %store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:1 %q_blocks_data_M_elems_V_1_addr = getelementptr i32 %q_blocks_data_M_elems_V_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:2 %store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:3 %q_blocks_data_M_elems_V_2_addr = getelementptr i32 %q_blocks_data_M_elems_V_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:4 %store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:5 %q_blocks_data_M_elems_V_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:6 %store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:7 %q_blocks_data_M_elems_V_4_addr = getelementptr i32 %q_blocks_data_M_elems_V_4, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:8 %store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:9 %q_blocks_data_M_elems_V_5_addr = getelementptr i32 %q_blocks_data_M_elems_V_5, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:10 %store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:11 %q_blocks_data_M_elems_V_6_addr = getelementptr i32 %q_blocks_data_M_elems_V_6, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:12 %store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:13 %q_blocks_data_M_elems_V_7_addr = getelementptr i32 %q_blocks_data_M_elems_V_7, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:14 %store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.0:15 %br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:0 %store_ln87 = store i32 %trunc_ln87, i5 %q_blocks_data_M_elems_V_0_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:1 %q_blocks_data_M_elems_V_1_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_1_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_3_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:2 %store_ln87 = store i32 %tmp, i5 %q_blocks_data_M_elems_V_1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:3 %q_blocks_data_M_elems_V_2_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_2_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_3_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:4 %store_ln87 = store i32 %tmp_s, i5 %q_blocks_data_M_elems_V_2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:5 %q_blocks_data_M_elems_V_3_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_3_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_3_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:6 %store_ln87 = store i32 %tmp_193, i5 %q_blocks_data_M_elems_V_3_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:7 %q_blocks_data_M_elems_V_4_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_4_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_3_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:8 %store_ln87 = store i32 %tmp_194, i5 %q_blocks_data_M_elems_V_4_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:9 %q_blocks_data_M_elems_V_5_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_5_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_3_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:10 %store_ln87 = store i32 %tmp_195, i5 %q_blocks_data_M_elems_V_5_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:11 %q_blocks_data_M_elems_V_6_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_6_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_3_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:12 %store_ln87 = store i32 %trunc_ln87_6, i5 %q_blocks_data_M_elems_V_6_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:13 %q_blocks_data_M_elems_V_7_3_addr = getelementptr i32 %q_blocks_data_M_elems_V_7_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_3_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:14 %store_ln87 = store i32 %trunc_ln87_7, i5 %q_blocks_data_M_elems_V_7_3_addr

]]></Node>
<StgValue><ssdm name="store_ln87"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln77_1" val="0"/>
<literal name="select_ln77_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
arrayidx335.0.0.7.0.0.0298.case.3:15 %br_ln87 = br void %arrayidx335.0.0.7.0.0.0298.exit

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="201" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:37 %q_blocks_data_M_elems_V_0_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:38 %r_V = load i5 %q_blocks_data_M_elems_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:39 %q_blocks_data_M_elems_V_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:40 %r_V_556 = load i5 %q_blocks_data_M_elems_V_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_556"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:41 %q_blocks_data_M_elems_V_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:42 %r_V_558 = load i5 %q_blocks_data_M_elems_V_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_558"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:43 %q_blocks_data_M_elems_V_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:44 %r_V_560 = load i5 %q_blocks_data_M_elems_V_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_560"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:45 %q_blocks_data_M_elems_V_4_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:46 %r_V_562 = load i5 %q_blocks_data_M_elems_V_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_562"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:47 %q_blocks_data_M_elems_V_5_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:48 %r_V_564 = load i5 %q_blocks_data_M_elems_V_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_564"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:121 %q_blocks_data_M_elems_V_0_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:122 %r_V_572 = load i5 %q_blocks_data_M_elems_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_572"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:123 %q_blocks_data_M_elems_V_1_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:124 %r_V_574 = load i5 %q_blocks_data_M_elems_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_574"/></StgValue>
</operation>

<operation id="217" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:125 %q_blocks_data_M_elems_V_2_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_1_addr_1"/></StgValue>
</operation>

<operation id="218" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:126 %r_V_576 = load i5 %q_blocks_data_M_elems_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_576"/></StgValue>
</operation>

<operation id="219" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:127 %q_blocks_data_M_elems_V_3_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_1_addr_1"/></StgValue>
</operation>

<operation id="220" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:128 %r_V_578 = load i5 %q_blocks_data_M_elems_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_578"/></StgValue>
</operation>

<operation id="221" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:129 %q_blocks_data_M_elems_V_4_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_1_addr_1"/></StgValue>
</operation>

<operation id="222" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:130 %r_V_580 = load i5 %q_blocks_data_M_elems_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_580"/></StgValue>
</operation>

<operation id="223" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:131 %q_blocks_data_M_elems_V_5_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_1_addr_1"/></StgValue>
</operation>

<operation id="224" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:132 %r_V_582 = load i5 %q_blocks_data_M_elems_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_582"/></StgValue>
</operation>

<operation id="225" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:191 %q_blocks_data_M_elems_V_0_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_2_addr_1"/></StgValue>
</operation>

<operation id="226" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:192 %r_V_590 = load i5 %q_blocks_data_M_elems_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_590"/></StgValue>
</operation>

<operation id="227" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:193 %q_blocks_data_M_elems_V_1_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_2_addr_1"/></StgValue>
</operation>

<operation id="228" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:194 %r_V_592 = load i5 %q_blocks_data_M_elems_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_592"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:195 %q_blocks_data_M_elems_V_2_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_2_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:196 %r_V_594 = load i5 %q_blocks_data_M_elems_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_594"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:197 %q_blocks_data_M_elems_V_3_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_2_addr_1"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:198 %r_V_596 = load i5 %q_blocks_data_M_elems_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_596"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:199 %q_blocks_data_M_elems_V_4_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_2_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:200 %r_V_598 = load i5 %q_blocks_data_M_elems_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_598"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:201 %q_blocks_data_M_elems_V_5_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_2_addr_1"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:202 %r_V_600 = load i5 %q_blocks_data_M_elems_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_600"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:261 %q_blocks_data_M_elems_V_0_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_0_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_0_3_addr_1"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:262 %r_V_608 = load i5 %q_blocks_data_M_elems_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_608"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:263 %q_blocks_data_M_elems_V_1_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_1_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_1_3_addr_1"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:264 %r_V_610 = load i5 %q_blocks_data_M_elems_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_610"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:265 %q_blocks_data_M_elems_V_2_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_2_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_2_3_addr_1"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:266 %r_V_612 = load i5 %q_blocks_data_M_elems_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_612"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:267 %q_blocks_data_M_elems_V_3_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_3_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_3_3_addr_1"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:268 %r_V_614 = load i5 %q_blocks_data_M_elems_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_614"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:269 %q_blocks_data_M_elems_V_4_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_4_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_4_3_addr_1"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:270 %r_V_616 = load i5 %q_blocks_data_M_elems_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_616"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:271 %q_blocks_data_M_elems_V_5_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_5_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_5_3_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:272 %r_V_618 = load i5 %q_blocks_data_M_elems_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_618"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
xlx_occurrence.for.body43.1:331 %icmp_ln121 = icmp_eq  i5 %select_ln77, i5 23

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:332 %br_ln121 = br i1 %icmp_ln121, void %for.inc115, void %xlx_occurrence.for.inc107.3.0

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="251" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
xlx_occurrence.for.body43.1:12 %k_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %k_stream

]]></Node>
<StgValue><ssdm name="k_stream_read"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="256">
<![CDATA[
xlx_occurrence.for.body43.1:13 %trunc_ln91 = trunc i256 %k_stream_read

]]></Node>
<StgValue><ssdm name="trunc_ln91"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:14 %trunc_ln91_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln91_6"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:15 %trunc_ln91_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln91_7"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:16 %tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:17 %tmp_197 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:18 %tmp_198 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:19 %tmp_199 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:20 %tmp_200 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %k_stream_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:38 %r_V = load i5 %q_blocks_data_M_elems_V_0_addr_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:40 %r_V_556 = load i5 %q_blocks_data_M_elems_V_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_556"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:42 %r_V_558 = load i5 %q_blocks_data_M_elems_V_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_558"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:44 %r_V_560 = load i5 %q_blocks_data_M_elems_V_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_560"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:46 %r_V_562 = load i5 %q_blocks_data_M_elems_V_4_addr_1

]]></Node>
<StgValue><ssdm name="r_V_562"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:48 %r_V_564 = load i5 %q_blocks_data_M_elems_V_5_addr_1

]]></Node>
<StgValue><ssdm name="r_V_564"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:49 %q_blocks_data_M_elems_V_6_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_addr_1"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:50 %r_V_566 = load i5 %q_blocks_data_M_elems_V_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_566"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:51 %q_blocks_data_M_elems_V_7_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_addr_1"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:52 %r_V_568 = load i5 %q_blocks_data_M_elems_V_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_568"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:53 %sext_ln1270 = sext i32 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1270"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:54 %sext_ln1273 = sext i32 %trunc_ln91

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:55 %r_V_555 = mul i54 %sext_ln1270, i54 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_555"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:56 %tmp_480 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_555, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_480"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:57 %lhs = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_480, i22 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:58 %sext_ln1270_42 = sext i32 %r_V_556

]]></Node>
<StgValue><ssdm name="sext_ln1270_42"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:59 %sext_ln1273_135 = sext i32 %tmp_196

]]></Node>
<StgValue><ssdm name="sext_ln1273_135"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:60 %r_V_557 = mul i54 %sext_ln1270_42, i54 %sext_ln1273_135

]]></Node>
<StgValue><ssdm name="r_V_557"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:61 %ret_V = add i54 %lhs, i54 %r_V_557

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:62 %tmp_481 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_481"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:64 %sext_ln1270_43 = sext i32 %r_V_558

]]></Node>
<StgValue><ssdm name="sext_ln1270_43"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:65 %sext_ln1273_136 = sext i32 %tmp_197

]]></Node>
<StgValue><ssdm name="sext_ln1273_136"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:66 %r_V_559 = mul i54 %sext_ln1270_43, i54 %sext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_559"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:70 %sext_ln1270_44 = sext i32 %r_V_560

]]></Node>
<StgValue><ssdm name="sext_ln1270_44"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:71 %sext_ln1273_137 = sext i32 %tmp_198

]]></Node>
<StgValue><ssdm name="sext_ln1273_137"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:72 %r_V_561 = mul i54 %sext_ln1270_44, i54 %sext_ln1273_137

]]></Node>
<StgValue><ssdm name="r_V_561"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:76 %sext_ln1270_45 = sext i32 %r_V_562

]]></Node>
<StgValue><ssdm name="sext_ln1270_45"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:77 %sext_ln1273_138 = sext i32 %tmp_199

]]></Node>
<StgValue><ssdm name="sext_ln1273_138"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:78 %r_V_563 = mul i54 %sext_ln1270_45, i54 %sext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_563"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:122 %r_V_572 = load i5 %q_blocks_data_M_elems_V_0_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_572"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:124 %r_V_574 = load i5 %q_blocks_data_M_elems_V_1_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_574"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:126 %r_V_576 = load i5 %q_blocks_data_M_elems_V_2_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_576"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:128 %r_V_578 = load i5 %q_blocks_data_M_elems_V_3_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_578"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:130 %r_V_580 = load i5 %q_blocks_data_M_elems_V_4_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_580"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:132 %r_V_582 = load i5 %q_blocks_data_M_elems_V_5_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_582"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:133 %q_blocks_data_M_elems_V_6_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_1_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:134 %r_V_584 = load i5 %q_blocks_data_M_elems_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_584"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:135 %q_blocks_data_M_elems_V_7_1_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_1, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_1_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:136 %r_V_586 = load i5 %q_blocks_data_M_elems_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_586"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:137 %sext_ln1270_50 = sext i32 %r_V_572

]]></Node>
<StgValue><ssdm name="sext_ln1270_50"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:138 %r_V_573 = mul i54 %sext_ln1270_50, i54 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_573"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:139 %tmp_487 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_573, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_487"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:140 %lhs_281 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_487, i22 0

]]></Node>
<StgValue><ssdm name="lhs_281"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:141 %sext_ln1270_51 = sext i32 %r_V_574

]]></Node>
<StgValue><ssdm name="sext_ln1270_51"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:142 %r_V_575 = mul i54 %sext_ln1270_51, i54 %sext_ln1273_135

]]></Node>
<StgValue><ssdm name="r_V_575"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:143 %ret_V_261 = add i54 %lhs_281, i54 %r_V_575

]]></Node>
<StgValue><ssdm name="ret_V_261"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:144 %tmp_488 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_261, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_488"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:146 %sext_ln1270_52 = sext i32 %r_V_576

]]></Node>
<StgValue><ssdm name="sext_ln1270_52"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:147 %r_V_577 = mul i54 %sext_ln1270_52, i54 %sext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_577"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:151 %sext_ln1270_53 = sext i32 %r_V_578

]]></Node>
<StgValue><ssdm name="sext_ln1270_53"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:152 %r_V_579 = mul i54 %sext_ln1270_53, i54 %sext_ln1273_137

]]></Node>
<StgValue><ssdm name="r_V_579"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:156 %sext_ln1270_54 = sext i32 %r_V_580

]]></Node>
<StgValue><ssdm name="sext_ln1270_54"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:157 %r_V_581 = mul i54 %sext_ln1270_54, i54 %sext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_581"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:192 %r_V_590 = load i5 %q_blocks_data_M_elems_V_0_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_590"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:194 %r_V_592 = load i5 %q_blocks_data_M_elems_V_1_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_592"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:196 %r_V_594 = load i5 %q_blocks_data_M_elems_V_2_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_594"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:198 %r_V_596 = load i5 %q_blocks_data_M_elems_V_3_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_596"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:200 %r_V_598 = load i5 %q_blocks_data_M_elems_V_4_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_598"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:202 %r_V_600 = load i5 %q_blocks_data_M_elems_V_5_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_600"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:203 %q_blocks_data_M_elems_V_6_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_2_addr_1"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:204 %r_V_602 = load i5 %q_blocks_data_M_elems_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_602"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:205 %q_blocks_data_M_elems_V_7_2_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_2, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_2_addr_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:206 %r_V_604 = load i5 %q_blocks_data_M_elems_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_604"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:207 %sext_ln1270_59 = sext i32 %r_V_590

]]></Node>
<StgValue><ssdm name="sext_ln1270_59"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:208 %r_V_591 = mul i54 %sext_ln1270_59, i54 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_591"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:209 %tmp_494 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_591, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:210 %lhs_289 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_494, i22 0

]]></Node>
<StgValue><ssdm name="lhs_289"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:211 %sext_ln1270_60 = sext i32 %r_V_592

]]></Node>
<StgValue><ssdm name="sext_ln1270_60"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:212 %r_V_593 = mul i54 %sext_ln1270_60, i54 %sext_ln1273_135

]]></Node>
<StgValue><ssdm name="r_V_593"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:213 %ret_V_268 = add i54 %lhs_289, i54 %r_V_593

]]></Node>
<StgValue><ssdm name="ret_V_268"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:214 %tmp_495 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_268, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:216 %sext_ln1270_61 = sext i32 %r_V_594

]]></Node>
<StgValue><ssdm name="sext_ln1270_61"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:217 %r_V_595 = mul i54 %sext_ln1270_61, i54 %sext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_595"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:221 %sext_ln1270_62 = sext i32 %r_V_596

]]></Node>
<StgValue><ssdm name="sext_ln1270_62"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:222 %r_V_597 = mul i54 %sext_ln1270_62, i54 %sext_ln1273_137

]]></Node>
<StgValue><ssdm name="r_V_597"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:226 %sext_ln1270_63 = sext i32 %r_V_598

]]></Node>
<StgValue><ssdm name="sext_ln1270_63"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:227 %r_V_599 = mul i54 %sext_ln1270_63, i54 %sext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_599"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:262 %r_V_608 = load i5 %q_blocks_data_M_elems_V_0_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_608"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:264 %r_V_610 = load i5 %q_blocks_data_M_elems_V_1_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_610"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:266 %r_V_612 = load i5 %q_blocks_data_M_elems_V_2_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_612"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:268 %r_V_614 = load i5 %q_blocks_data_M_elems_V_3_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_614"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:270 %r_V_616 = load i5 %q_blocks_data_M_elems_V_4_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_616"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:272 %r_V_618 = load i5 %q_blocks_data_M_elems_V_5_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_618"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:273 %q_blocks_data_M_elems_V_6_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_6_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_6_3_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:274 %r_V_620 = load i5 %q_blocks_data_M_elems_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_620"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
xlx_occurrence.for.body43.1:275 %q_blocks_data_M_elems_V_7_3_addr_1 = getelementptr i32 %q_blocks_data_M_elems_V_7_3, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="q_blocks_data_M_elems_V_7_3_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:276 %r_V_622 = load i5 %q_blocks_data_M_elems_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_622"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:277 %sext_ln1270_68 = sext i32 %r_V_608

]]></Node>
<StgValue><ssdm name="sext_ln1270_68"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:278 %r_V_609 = mul i54 %sext_ln1270_68, i54 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_609"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:279 %tmp_501 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %r_V_609, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:280 %lhs_297 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_501, i22 0

]]></Node>
<StgValue><ssdm name="lhs_297"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:281 %sext_ln1270_69 = sext i32 %r_V_610

]]></Node>
<StgValue><ssdm name="sext_ln1270_69"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:282 %r_V_611 = mul i54 %sext_ln1270_69, i54 %sext_ln1273_135

]]></Node>
<StgValue><ssdm name="r_V_611"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:283 %ret_V_275 = add i54 %lhs_297, i54 %r_V_611

]]></Node>
<StgValue><ssdm name="ret_V_275"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:284 %tmp_502 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_275, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:286 %sext_ln1270_70 = sext i32 %r_V_612

]]></Node>
<StgValue><ssdm name="sext_ln1270_70"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:287 %r_V_613 = mul i54 %sext_ln1270_70, i54 %sext_ln1273_136

]]></Node>
<StgValue><ssdm name="r_V_613"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:291 %sext_ln1270_71 = sext i32 %r_V_614

]]></Node>
<StgValue><ssdm name="sext_ln1270_71"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:292 %r_V_615 = mul i54 %sext_ln1270_71, i54 %sext_ln1273_137

]]></Node>
<StgValue><ssdm name="r_V_615"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:296 %sext_ln1270_72 = sext i32 %r_V_616

]]></Node>
<StgValue><ssdm name="sext_ln1270_72"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:297 %r_V_617 = mul i54 %sext_ln1270_72, i54 %sext_ln1273_138

]]></Node>
<StgValue><ssdm name="r_V_617"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="361" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:50 %r_V_566 = load i5 %q_blocks_data_M_elems_V_6_addr_1

]]></Node>
<StgValue><ssdm name="r_V_566"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:52 %r_V_568 = load i5 %q_blocks_data_M_elems_V_7_addr_1

]]></Node>
<StgValue><ssdm name="r_V_568"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:63 %lhs_274 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_481, i22 0

]]></Node>
<StgValue><ssdm name="lhs_274"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:67 %ret_V_255 = add i54 %lhs_274, i54 %r_V_559

]]></Node>
<StgValue><ssdm name="ret_V_255"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:68 %tmp_482 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_255, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_482"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:69 %lhs_275 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_482, i22 0

]]></Node>
<StgValue><ssdm name="lhs_275"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:73 %ret_V_256 = add i54 %lhs_275, i54 %r_V_561

]]></Node>
<StgValue><ssdm name="ret_V_256"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:74 %tmp_483 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_256, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_483"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:75 %lhs_276 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_483, i22 0

]]></Node>
<StgValue><ssdm name="lhs_276"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:79 %ret_V_257 = add i54 %lhs_276, i54 %r_V_563

]]></Node>
<StgValue><ssdm name="ret_V_257"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:80 %tmp_484 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_257, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_484"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:81 %lhs_277 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_484, i22 0

]]></Node>
<StgValue><ssdm name="lhs_277"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:82 %sext_ln1270_46 = sext i32 %r_V_564

]]></Node>
<StgValue><ssdm name="sext_ln1270_46"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:83 %sext_ln1273_139 = sext i32 %tmp_200

]]></Node>
<StgValue><ssdm name="sext_ln1273_139"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:84 %r_V_565 = mul i54 %sext_ln1270_46, i54 %sext_ln1273_139

]]></Node>
<StgValue><ssdm name="r_V_565"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:85 %ret_V_258 = add i54 %lhs_277, i54 %r_V_565

]]></Node>
<StgValue><ssdm name="ret_V_258"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:86 %tmp_485 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_258, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_485"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:87 %lhs_278 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_485, i22 0

]]></Node>
<StgValue><ssdm name="lhs_278"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:88 %sext_ln1270_47 = sext i32 %r_V_566

]]></Node>
<StgValue><ssdm name="sext_ln1270_47"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:89 %sext_ln1273_140 = sext i32 %trunc_ln91_6

]]></Node>
<StgValue><ssdm name="sext_ln1273_140"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:90 %r_V_567 = mul i54 %sext_ln1270_47, i54 %sext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_567"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:91 %ret_V_259 = add i54 %lhs_278, i54 %r_V_567

]]></Node>
<StgValue><ssdm name="ret_V_259"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:92 %tmp_486 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_259, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_486"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:93 %lhs_279 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_486, i22 0

]]></Node>
<StgValue><ssdm name="lhs_279"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:94 %sext_ln1270_48 = sext i32 %r_V_568

]]></Node>
<StgValue><ssdm name="sext_ln1270_48"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:95 %sext_ln1273_141 = sext i32 %trunc_ln91_7

]]></Node>
<StgValue><ssdm name="sext_ln1273_141"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:96 %r_V_569 = mul i54 %sext_ln1270_48, i54 %sext_ln1273_141

]]></Node>
<StgValue><ssdm name="r_V_569"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:97 %ret_V_260 = add i54 %lhs_279, i54 %r_V_569

]]></Node>
<StgValue><ssdm name="ret_V_260"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:98 %attn_addend_V = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_260, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="attn_addend_V"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:134 %r_V_584 = load i5 %q_blocks_data_M_elems_V_6_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_584"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:136 %r_V_586 = load i5 %q_blocks_data_M_elems_V_7_1_addr_1

]]></Node>
<StgValue><ssdm name="r_V_586"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:145 %lhs_282 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_488, i22 0

]]></Node>
<StgValue><ssdm name="lhs_282"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:148 %ret_V_262 = add i54 %lhs_282, i54 %r_V_577

]]></Node>
<StgValue><ssdm name="ret_V_262"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:149 %tmp_489 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_262, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_489"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:150 %lhs_283 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_489, i22 0

]]></Node>
<StgValue><ssdm name="lhs_283"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:153 %ret_V_263 = add i54 %lhs_283, i54 %r_V_579

]]></Node>
<StgValue><ssdm name="ret_V_263"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:154 %tmp_490 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_263, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:155 %lhs_284 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_490, i22 0

]]></Node>
<StgValue><ssdm name="lhs_284"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:158 %ret_V_264 = add i54 %lhs_284, i54 %r_V_581

]]></Node>
<StgValue><ssdm name="ret_V_264"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:159 %tmp_491 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_264, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:160 %lhs_285 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_491, i22 0

]]></Node>
<StgValue><ssdm name="lhs_285"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:161 %sext_ln1270_55 = sext i32 %r_V_582

]]></Node>
<StgValue><ssdm name="sext_ln1270_55"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:162 %r_V_583 = mul i54 %sext_ln1270_55, i54 %sext_ln1273_139

]]></Node>
<StgValue><ssdm name="r_V_583"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:163 %ret_V_265 = add i54 %lhs_285, i54 %r_V_583

]]></Node>
<StgValue><ssdm name="ret_V_265"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:164 %tmp_492 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_265, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:165 %lhs_286 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_492, i22 0

]]></Node>
<StgValue><ssdm name="lhs_286"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:166 %sext_ln1270_56 = sext i32 %r_V_584

]]></Node>
<StgValue><ssdm name="sext_ln1270_56"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:167 %r_V_585 = mul i54 %sext_ln1270_56, i54 %sext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_585"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:168 %ret_V_266 = add i54 %lhs_286, i54 %r_V_585

]]></Node>
<StgValue><ssdm name="ret_V_266"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:169 %tmp_493 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_266, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:170 %lhs_287 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_493, i22 0

]]></Node>
<StgValue><ssdm name="lhs_287"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:171 %sext_ln1270_57 = sext i32 %r_V_586

]]></Node>
<StgValue><ssdm name="sext_ln1270_57"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:172 %r_V_587 = mul i54 %sext_ln1270_57, i54 %sext_ln1273_141

]]></Node>
<StgValue><ssdm name="r_V_587"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:173 %ret_V_267 = add i54 %lhs_287, i54 %r_V_587

]]></Node>
<StgValue><ssdm name="ret_V_267"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:174 %attn_addend_V_2 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_267, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="attn_addend_V_2"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:204 %r_V_602 = load i5 %q_blocks_data_M_elems_V_6_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_602"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:206 %r_V_604 = load i5 %q_blocks_data_M_elems_V_7_2_addr_1

]]></Node>
<StgValue><ssdm name="r_V_604"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:215 %lhs_290 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_495, i22 0

]]></Node>
<StgValue><ssdm name="lhs_290"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:218 %ret_V_269 = add i54 %lhs_290, i54 %r_V_595

]]></Node>
<StgValue><ssdm name="ret_V_269"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:219 %tmp_496 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_269, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:220 %lhs_291 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_496, i22 0

]]></Node>
<StgValue><ssdm name="lhs_291"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:223 %ret_V_270 = add i54 %lhs_291, i54 %r_V_597

]]></Node>
<StgValue><ssdm name="ret_V_270"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:224 %tmp_497 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_270, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:225 %lhs_292 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_497, i22 0

]]></Node>
<StgValue><ssdm name="lhs_292"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:228 %ret_V_271 = add i54 %lhs_292, i54 %r_V_599

]]></Node>
<StgValue><ssdm name="ret_V_271"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:229 %tmp_498 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_271, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:230 %lhs_293 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_498, i22 0

]]></Node>
<StgValue><ssdm name="lhs_293"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:231 %sext_ln1270_64 = sext i32 %r_V_600

]]></Node>
<StgValue><ssdm name="sext_ln1270_64"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:232 %r_V_601 = mul i54 %sext_ln1270_64, i54 %sext_ln1273_139

]]></Node>
<StgValue><ssdm name="r_V_601"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:233 %ret_V_272 = add i54 %lhs_293, i54 %r_V_601

]]></Node>
<StgValue><ssdm name="ret_V_272"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:234 %tmp_499 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_272, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:235 %lhs_294 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_499, i22 0

]]></Node>
<StgValue><ssdm name="lhs_294"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:236 %sext_ln1270_65 = sext i32 %r_V_602

]]></Node>
<StgValue><ssdm name="sext_ln1270_65"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:237 %r_V_603 = mul i54 %sext_ln1270_65, i54 %sext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_603"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:238 %ret_V_273 = add i54 %lhs_294, i54 %r_V_603

]]></Node>
<StgValue><ssdm name="ret_V_273"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:239 %tmp_500 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_273, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:240 %lhs_295 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_500, i22 0

]]></Node>
<StgValue><ssdm name="lhs_295"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:241 %sext_ln1270_66 = sext i32 %r_V_604

]]></Node>
<StgValue><ssdm name="sext_ln1270_66"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:242 %r_V_605 = mul i54 %sext_ln1270_66, i54 %sext_ln1273_141

]]></Node>
<StgValue><ssdm name="r_V_605"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:243 %ret_V_274 = add i54 %lhs_295, i54 %r_V_605

]]></Node>
<StgValue><ssdm name="ret_V_274"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:244 %attn_addend_V_4 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_274, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="attn_addend_V_4"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:274 %r_V_620 = load i5 %q_blocks_data_M_elems_V_6_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_620"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:276 %r_V_622 = load i5 %q_blocks_data_M_elems_V_7_3_addr_1

]]></Node>
<StgValue><ssdm name="r_V_622"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:285 %lhs_298 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_502, i22 0

]]></Node>
<StgValue><ssdm name="lhs_298"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:288 %ret_V_276 = add i54 %lhs_298, i54 %r_V_613

]]></Node>
<StgValue><ssdm name="ret_V_276"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:289 %tmp_503 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_276, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:290 %lhs_299 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_503, i22 0

]]></Node>
<StgValue><ssdm name="lhs_299"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:293 %ret_V_277 = add i54 %lhs_299, i54 %r_V_615

]]></Node>
<StgValue><ssdm name="ret_V_277"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:294 %tmp_504 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_277, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:295 %lhs_300 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_504, i22 0

]]></Node>
<StgValue><ssdm name="lhs_300"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:298 %ret_V_278 = add i54 %lhs_300, i54 %r_V_617

]]></Node>
<StgValue><ssdm name="ret_V_278"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:299 %tmp_505 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_278, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:300 %lhs_301 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_505, i22 0

]]></Node>
<StgValue><ssdm name="lhs_301"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:301 %sext_ln1270_73 = sext i32 %r_V_618

]]></Node>
<StgValue><ssdm name="sext_ln1270_73"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:302 %r_V_619 = mul i54 %sext_ln1270_73, i54 %sext_ln1273_139

]]></Node>
<StgValue><ssdm name="r_V_619"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:303 %ret_V_279 = add i54 %lhs_301, i54 %r_V_619

]]></Node>
<StgValue><ssdm name="ret_V_279"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:304 %tmp_506 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_279, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:305 %lhs_302 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_506, i22 0

]]></Node>
<StgValue><ssdm name="lhs_302"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:306 %sext_ln1270_74 = sext i32 %r_V_620

]]></Node>
<StgValue><ssdm name="sext_ln1270_74"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:307 %r_V_621 = mul i54 %sext_ln1270_74, i54 %sext_ln1273_140

]]></Node>
<StgValue><ssdm name="r_V_621"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:308 %ret_V_280 = add i54 %lhs_302, i54 %r_V_621

]]></Node>
<StgValue><ssdm name="ret_V_280"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:309 %tmp_507 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_280, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
xlx_occurrence.for.body43.1:310 %lhs_303 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %tmp_507, i22 0

]]></Node>
<StgValue><ssdm name="lhs_303"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="54" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:311 %sext_ln1270_75 = sext i32 %r_V_622

]]></Node>
<StgValue><ssdm name="sext_ln1270_75"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:312 %r_V_623 = mul i54 %sext_ln1270_75, i54 %sext_ln1273_141

]]></Node>
<StgValue><ssdm name="r_V_623"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
xlx_occurrence.for.body43.1:313 %ret_V_281 = add i54 %lhs_303, i54 %r_V_623

]]></Node>
<StgValue><ssdm name="ret_V_281"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:314 %attn_addend_V_6 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V_281, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="attn_addend_V_6"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0">
<![CDATA[
for.end125:0 %ret_ln138 = ret

]]></Node>
<StgValue><ssdm name="ret_ln138"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="468" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:0 %attn_blocks_V_load = load i32 %attn_blocks_V

]]></Node>
<StgValue><ssdm name="attn_blocks_V_load"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:1 %attn_blocks_V_1_load = load i32 %attn_blocks_V_1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_1_load"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:2 %attn_blocks_V_2_load = load i32 %attn_blocks_V_2

]]></Node>
<StgValue><ssdm name="attn_blocks_V_2_load"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:3 %attn_blocks_V_3_load = load i32 %attn_blocks_V_3

]]></Node>
<StgValue><ssdm name="attn_blocks_V_3_load"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:4 %attn_blocks_V_4_load = load i32 %attn_blocks_V_4

]]></Node>
<StgValue><ssdm name="attn_blocks_V_4_load"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:5 %attn_blocks_V_5_load = load i32 %attn_blocks_V_5

]]></Node>
<StgValue><ssdm name="attn_blocks_V_5_load"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:6 %attn_blocks_V_6_load = load i32 %attn_blocks_V_6

]]></Node>
<StgValue><ssdm name="attn_blocks_V_6_load"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:7 %attn_blocks_V_7_load = load i32 %attn_blocks_V_7

]]></Node>
<StgValue><ssdm name="attn_blocks_V_7_load"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:8 %attn_blocks_V_8_load = load i32 %attn_blocks_V_8

]]></Node>
<StgValue><ssdm name="attn_blocks_V_8_load"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:9 %attn_blocks_V_9_load = load i32 %attn_blocks_V_9

]]></Node>
<StgValue><ssdm name="attn_blocks_V_9_load"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:10 %attn_blocks_V_10_load = load i32 %attn_blocks_V_10

]]></Node>
<StgValue><ssdm name="attn_blocks_V_10_load"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:11 %attn_blocks_V_11_load = load i32 %attn_blocks_V_11

]]></Node>
<StgValue><ssdm name="attn_blocks_V_11_load"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
xlx_occurrence.for.body43.1:21 %icmp_ln93 = icmp_eq  i5 %select_ln77, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:22 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.for.body43.1:23 %specoccurrence_ln104 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24

]]></Node>
<StgValue><ssdm name="specoccurrence_ln104"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:24 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:25 %attn_blocks_V_23 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_11_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_23"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:26 %attn_blocks_V_22 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_10_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_22"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:27 %attn_blocks_V_21 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_9_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_21"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:28 %attn_blocks_V_20 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_8_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_20"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:29 %attn_blocks_V_19 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_7_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_19"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:30 %attn_blocks_V_18 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_6_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_18"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:31 %attn_blocks_V_17 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_5_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_17"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:32 %attn_blocks_V_16 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_4_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_16"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:33 %attn_blocks_V_15 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_3_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_15"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:34 %attn_blocks_V_14 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_2_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_14"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:35 %attn_blocks_V_13 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_1_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_13"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:36 %attn_blocks_V_12 = select i1 %icmp_ln93, i32 0, i32 %attn_blocks_V_load

]]></Node>
<StgValue><ssdm name="attn_blocks_V_12"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="52" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:99 %sext_ln1270_49 = sext i32 %attn_addend_V

]]></Node>
<StgValue><ssdm name="sext_ln1270_49"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="20">
<![CDATA[
xlx_occurrence.for.body43.1:100 %attn_scale_V_load = load i20 %attn_scale_V

]]></Node>
<StgValue><ssdm name="attn_scale_V_load"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="52" op_0_bw="20">
<![CDATA[
xlx_occurrence.for.body43.1:101 %zext_ln1273 = zext i20 %attn_scale_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
xlx_occurrence.for.body43.1:102 %r_V_571 = mul i52 %sext_ln1270_49, i52 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_571"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="30" op_0_bw="30" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:103 %attn_addend_V_1 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_571, i32 22, i32 51

]]></Node>
<StgValue><ssdm name="attn_addend_V_1"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:104 %sext_ln818 = sext i30 %attn_addend_V_1

]]></Node>
<StgValue><ssdm name="sext_ln818"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:105 %trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %select_ln77, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:106 %lhs_280 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_12, i32 %attn_blocks_V_13, i32 %attn_blocks_V_14, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="lhs_280"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="33" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:107 %sext_ln813 = sext i32 %lhs_280

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="33" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:108 %sext_ln813_44 = sext i30 %attn_addend_V_1

]]></Node>
<StgValue><ssdm name="sext_ln813_44"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:109 %sub_ln1420 = sub i33 0, i33 %sext_ln813

]]></Node>
<StgValue><ssdm name="sub_ln1420"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:110 %icmp_ln808 = icmp_eq  i2 %trunc_ln, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln808"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:111 %icmp_ln808_1 = icmp_eq  i2 %trunc_ln, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln808_1"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:112 %icmp_ln1420 = icmp_ne  i33 %sext_ln813_44, i33 %sub_ln1420

]]></Node>
<StgValue><ssdm name="icmp_ln1420"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:113 %or_ln808 = or i1 %icmp_ln808, i1 %icmp_ln808_1

]]></Node>
<StgValue><ssdm name="or_ln808"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:114 %or_ln808_1 = or i1 %or_ln808, i1 %icmp_ln1420

]]></Node>
<StgValue><ssdm name="or_ln808_1"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:115 %attn_blocks_V_24 = select i1 %or_ln808_1, i32 %attn_blocks_V_14, i32 0

]]></Node>
<StgValue><ssdm name="attn_blocks_V_24"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:116 %attn_blocks_V_25 = add i32 %lhs_280, i32 %sext_ln818

]]></Node>
<StgValue><ssdm name="attn_blocks_V_25"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:117 %or_ln813 = or i1 %icmp_ln808, i1 %icmp_ln808_1

]]></Node>
<StgValue><ssdm name="or_ln813"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:118 %attn_blocks_V_26 = select i1 %or_ln813, i32 %attn_blocks_V_24, i32 %attn_blocks_V_25

]]></Node>
<StgValue><ssdm name="attn_blocks_V_26"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:119 %attn_blocks_V_27 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_25, i32 %attn_blocks_V_13

]]></Node>
<StgValue><ssdm name="attn_blocks_V_27"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:120 %attn_blocks_V_28 = select i1 %icmp_ln808, i32 %attn_blocks_V_25, i32 %attn_blocks_V_12

]]></Node>
<StgValue><ssdm name="attn_blocks_V_28"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="52" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:175 %sext_ln1270_58 = sext i32 %attn_addend_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1270_58"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
xlx_occurrence.for.body43.1:176 %r_V_589 = mul i52 %sext_ln1270_58, i52 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_589"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="30" op_0_bw="30" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:177 %attn_addend_V_3 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_589, i32 22, i32 51

]]></Node>
<StgValue><ssdm name="attn_addend_V_3"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:178 %sext_ln818_1 = sext i30 %attn_addend_V_3

]]></Node>
<StgValue><ssdm name="sext_ln818_1"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:179 %lhs_288 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_15, i32 %attn_blocks_V_16, i32 %attn_blocks_V_17, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="lhs_288"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="33" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:180 %sext_ln813_45 = sext i32 %lhs_288

]]></Node>
<StgValue><ssdm name="sext_ln813_45"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="33" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:181 %sext_ln813_46 = sext i30 %attn_addend_V_3

]]></Node>
<StgValue><ssdm name="sext_ln813_46"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:182 %sub_ln1420_14 = sub i33 0, i33 %sext_ln813_45

]]></Node>
<StgValue><ssdm name="sub_ln1420_14"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:183 %icmp_ln1420_14 = icmp_ne  i33 %sext_ln813_46, i33 %sub_ln1420_14

]]></Node>
<StgValue><ssdm name="icmp_ln1420_14"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:184 %or_ln808_2 = or i1 %icmp_ln808, i1 %icmp_ln808_1

]]></Node>
<StgValue><ssdm name="or_ln808_2"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:185 %or_ln808_3 = or i1 %or_ln808_2, i1 %icmp_ln1420_14

]]></Node>
<StgValue><ssdm name="or_ln808_3"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:186 %attn_blocks_V_29 = select i1 %or_ln808_3, i32 %attn_blocks_V_17, i32 0

]]></Node>
<StgValue><ssdm name="attn_blocks_V_29"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:187 %attn_blocks_V_30 = add i32 %lhs_288, i32 %sext_ln818_1

]]></Node>
<StgValue><ssdm name="attn_blocks_V_30"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:188 %attn_blocks_V_31 = select i1 %or_ln813, i32 %attn_blocks_V_29, i32 %attn_blocks_V_30

]]></Node>
<StgValue><ssdm name="attn_blocks_V_31"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:189 %attn_blocks_V_32 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_30, i32 %attn_blocks_V_16

]]></Node>
<StgValue><ssdm name="attn_blocks_V_32"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:190 %attn_blocks_V_33 = select i1 %icmp_ln808, i32 %attn_blocks_V_30, i32 %attn_blocks_V_15

]]></Node>
<StgValue><ssdm name="attn_blocks_V_33"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="52" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:245 %sext_ln1270_67 = sext i32 %attn_addend_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1270_67"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
xlx_occurrence.for.body43.1:246 %r_V_607 = mul i52 %sext_ln1270_67, i52 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_607"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="30" op_0_bw="30" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:247 %attn_addend_V_5 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_607, i32 22, i32 51

]]></Node>
<StgValue><ssdm name="attn_addend_V_5"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:248 %sext_ln818_2 = sext i30 %attn_addend_V_5

]]></Node>
<StgValue><ssdm name="sext_ln818_2"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:249 %lhs_296 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_18, i32 %attn_blocks_V_19, i32 %attn_blocks_V_20, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="lhs_296"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="33" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:250 %sext_ln813_47 = sext i32 %lhs_296

]]></Node>
<StgValue><ssdm name="sext_ln813_47"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="33" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:251 %sext_ln813_48 = sext i30 %attn_addend_V_5

]]></Node>
<StgValue><ssdm name="sext_ln813_48"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:252 %sub_ln1420_15 = sub i33 0, i33 %sext_ln813_47

]]></Node>
<StgValue><ssdm name="sub_ln1420_15"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:253 %icmp_ln1420_15 = icmp_ne  i33 %sext_ln813_48, i33 %sub_ln1420_15

]]></Node>
<StgValue><ssdm name="icmp_ln1420_15"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:254 %or_ln808_4 = or i1 %icmp_ln808, i1 %icmp_ln808_1

]]></Node>
<StgValue><ssdm name="or_ln808_4"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:255 %or_ln808_5 = or i1 %or_ln808_4, i1 %icmp_ln1420_15

]]></Node>
<StgValue><ssdm name="or_ln808_5"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:256 %attn_blocks_V_34 = select i1 %or_ln808_5, i32 %attn_blocks_V_20, i32 0

]]></Node>
<StgValue><ssdm name="attn_blocks_V_34"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:257 %attn_blocks_V_35 = add i32 %lhs_296, i32 %sext_ln818_2

]]></Node>
<StgValue><ssdm name="attn_blocks_V_35"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:258 %attn_blocks_V_36 = select i1 %or_ln813, i32 %attn_blocks_V_34, i32 %attn_blocks_V_35

]]></Node>
<StgValue><ssdm name="attn_blocks_V_36"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:259 %attn_blocks_V_37 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_35, i32 %attn_blocks_V_19

]]></Node>
<StgValue><ssdm name="attn_blocks_V_37"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:260 %attn_blocks_V_38 = select i1 %icmp_ln808, i32 %attn_blocks_V_35, i32 %attn_blocks_V_18

]]></Node>
<StgValue><ssdm name="attn_blocks_V_38"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="52" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:315 %sext_ln1270_76 = sext i32 %attn_addend_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1270_76"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="52" op_0_bw="52" op_1_bw="52">
<![CDATA[
xlx_occurrence.for.body43.1:316 %r_V_625 = mul i52 %sext_ln1270_76, i52 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_625"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="30" op_0_bw="30" op_1_bw="52" op_2_bw="32" op_3_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:317 %attn_addend_V_7 = partselect i30 @_ssdm_op_PartSelect.i30.i52.i32.i32, i52 %r_V_625, i32 22, i32 51

]]></Node>
<StgValue><ssdm name="attn_addend_V_7"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:318 %sext_ln818_3 = sext i30 %attn_addend_V_7

]]></Node>
<StgValue><ssdm name="sext_ln818_3"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
xlx_occurrence.for.body43.1:319 %lhs_304 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %attn_blocks_V_21, i32 %attn_blocks_V_22, i32 %attn_blocks_V_23, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="lhs_304"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="33" op_0_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:320 %sext_ln813_49 = sext i32 %lhs_304

]]></Node>
<StgValue><ssdm name="sext_ln813_49"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="33" op_0_bw="30">
<![CDATA[
xlx_occurrence.for.body43.1:321 %sext_ln813_50 = sext i30 %attn_addend_V_7

]]></Node>
<StgValue><ssdm name="sext_ln813_50"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:322 %sub_ln1420_16 = sub i33 0, i33 %sext_ln813_49

]]></Node>
<StgValue><ssdm name="sub_ln1420_16"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
xlx_occurrence.for.body43.1:323 %icmp_ln1420_16 = icmp_ne  i33 %sext_ln813_50, i33 %sub_ln1420_16

]]></Node>
<StgValue><ssdm name="icmp_ln1420_16"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:324 %or_ln808_6 = or i1 %icmp_ln808, i1 %icmp_ln808_1

]]></Node>
<StgValue><ssdm name="or_ln808_6"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
xlx_occurrence.for.body43.1:325 %or_ln808_7 = or i1 %or_ln808_6, i1 %icmp_ln1420_16

]]></Node>
<StgValue><ssdm name="or_ln808_7"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:326 %attn_blocks_V_39 = select i1 %or_ln808_7, i32 %attn_blocks_V_23, i32 0

]]></Node>
<StgValue><ssdm name="attn_blocks_V_39"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:327 %attn_blocks_V_40 = add i32 %lhs_304, i32 %sext_ln818_3

]]></Node>
<StgValue><ssdm name="attn_blocks_V_40"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:328 %attn_blocks_V_41 = select i1 %or_ln813, i32 %attn_blocks_V_39, i32 %attn_blocks_V_40

]]></Node>
<StgValue><ssdm name="attn_blocks_V_41"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:329 %attn_blocks_V_42 = select i1 %icmp_ln808_1, i32 %attn_blocks_V_40, i32 %attn_blocks_V_22

]]></Node>
<StgValue><ssdm name="attn_blocks_V_42"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.body43.1:330 %attn_blocks_V_43 = select i1 %icmp_ln808, i32 %attn_blocks_V_40, i32 %attn_blocks_V_21

]]></Node>
<StgValue><ssdm name="attn_blocks_V_43"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.for.inc107.3.0:0 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.inc107.3.0:1 %tmp_201 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_36, i32 %attn_blocks_V_37

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="96" op_0_bw="64">
<![CDATA[
xlx_occurrence.for.inc107.3.0:2 %zext_ln133 = zext i64 %tmp_201

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.inc107.3.0:3 %tmp_202 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_31, i32 %attn_blocks_V_32

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="96" op_0_bw="64">
<![CDATA[
xlx_occurrence.for.inc107.3.0:4 %zext_ln133_1 = zext i64 %tmp_202

]]></Node>
<StgValue><ssdm name="zext_ln133_1"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.inc107.3.0:5 %tmp_203 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %attn_blocks_V_26, i32 %attn_blocks_V_27

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="96" op_0_bw="64">
<![CDATA[
xlx_occurrence.for.inc107.3.0:6 %zext_ln133_2 = zext i64 %tmp_203

]]></Node>
<StgValue><ssdm name="zext_ln133_2"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="480" op_0_bw="480" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="96" op_5_bw="32" op_6_bw="96" op_7_bw="32" op_8_bw="96" op_9_bw="32">
<![CDATA[
xlx_occurrence.for.inc107.3.0:7 %tmp_204 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i32.i32.i96.i32.i96.i32.i96.i32, i32 %attn_blocks_V_41, i32 %attn_blocks_V_42, i32 %attn_blocks_V_43, i96 %zext_ln133, i32 %attn_blocks_V_38, i96 %zext_ln133_1, i32 %attn_blocks_V_33, i96 %zext_ln133_2, i32 %attn_blocks_V_28

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="512" op_0_bw="480">
<![CDATA[
xlx_occurrence.for.inc107.3.0:8 %zext_ln133_3 = zext i480 %tmp_204

]]></Node>
<StgValue><ssdm name="zext_ln133_3"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
xlx_occurrence.for.inc107.3.0:9 %write_ln133 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %qxk_stream, i512 %zext_ln133_3

]]></Node>
<StgValue><ssdm name="write_ln133"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.for.inc107.3.0:10 %specoccurrence_ln134 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24

]]></Node>
<StgValue><ssdm name="specoccurrence_ln134"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.for.inc107.3.0:11 %rend278 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend278"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence.for.inc107.3.0:12 %br_ln134 = br void %for.inc115

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:7 %store_ln79 = store i32 %attn_blocks_V_41, i32 %attn_blocks_V_11

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:8 %store_ln79 = store i32 %attn_blocks_V_42, i32 %attn_blocks_V_10

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:9 %store_ln79 = store i32 %attn_blocks_V_43, i32 %attn_blocks_V_9

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:10 %store_ln79 = store i32 %attn_blocks_V_36, i32 %attn_blocks_V_8

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:11 %store_ln79 = store i32 %attn_blocks_V_37, i32 %attn_blocks_V_7

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:12 %store_ln79 = store i32 %attn_blocks_V_38, i32 %attn_blocks_V_6

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:13 %store_ln79 = store i32 %attn_blocks_V_31, i32 %attn_blocks_V_5

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:14 %store_ln79 = store i32 %attn_blocks_V_32, i32 %attn_blocks_V_4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:15 %store_ln79 = store i32 %attn_blocks_V_33, i32 %attn_blocks_V_3

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:16 %store_ln79 = store i32 %attn_blocks_V_26, i32 %attn_blocks_V_2

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:17 %store_ln79 = store i32 %attn_blocks_V_27, i32 %attn_blocks_V_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc115:18 %store_ln79 = store i32 %attn_blocks_V_28, i32 %attn_blocks_V

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0">
<![CDATA[
for.inc115:20 %br_ln79 = br void %for.body29

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
