<div id="pf78" class="pf w0 h0" data-page-no="78"><div class="pc pc78 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg78.png"/><div class="t m0 x9a h6 y5f5 ff1 fs3 fc0 sc0 ls0 ws0">FTFA_FOPT [4,0]<span class="_ _5a"> </span>Core/system clock<span class="_ _5e"> </span>Bus/Flash clock<span class="_ _119"> </span>Description</div><div class="t m0 x89 h7 y8b6 ff2 fs4 fc0 sc0 ls0 ws0">00<span class="_ _133"> </span>0x7 (divide by 8)<span class="_ _71"> </span>0x1 (divide by 2)<span class="_ _71"> </span>Low power boot</div><div class="t m0 x89 h7 y934 ff2 fs4 fc0 sc0 ls0 ws0">01<span class="_ _133"> </span>0x3 (divide by 4)<span class="_ _71"> </span>0x1 (divide by 2)<span class="_ _71"> </span>Low power boot</div><div class="t m0 x89 h7 y935 ff2 fs4 fc0 sc0 ls0 ws0">10<span class="_ _133"> </span>0x1 (divide by 2)<span class="_ _71"> </span>0x1 (divide by 2)<span class="_ _71"> </span>Low power boot</div><div class="t m0 x89 h7 y936 ff2 fs4 fc0 sc0 ls0 ws0">11<span class="_ _133"> </span>0x0 (divide by 1)<span class="_ _71"> </span>0x1 (divide by 2)<span class="_ _71"> </span>Fast clock boot</div><div class="t m0 x9 hf y937 ff3 fs5 fc0 sc0 ls0 ws0">This gives the user flexibility in selecting between a lower frequency, low-power boot</div><div class="t m0 x9 hf y938 ff3 fs5 fc0 sc0 ls0 ws0">option vs. higher frequency, higher power during and after reset.</div><div class="t m0 x9 hf y939 ff3 fs5 fc0 sc0 ls0 ws0">The flash erased state defaults to fast clocking mode, since these bits reside in flash,</div><div class="t m0 x9 hf y93a ff3 fs5 fc0 sc0 ls0 ws0">which is logic 1 in the flash erased state. To enable a lower power boot option, program</div><div class="t m0 x9 hf y93b ff3 fs5 fc0 sc0 ls0 ws0">the appropriate bits in FTFA_FOPT. During the reset sequence, if either of the control</div><div class="t m0 x9 hf y93c ff3 fs5 fc0 sc0 ls0 ws0">bits is cleared, the system is in a slower clock configuration. Upon any system reset, the</div><div class="t m0 x9 hf y93d ff3 fs5 fc0 sc0 ls0 ws0">clock dividers return to this configurable reset state.</div><div class="t m0 x9 he y93e ff1 fs1 fc0 sc0 ls0 ws0">5.5.2<span class="_ _b"> </span>VLPR mode clocking</div><div class="t m0 x9 hf y93f ff3 fs5 fc0 sc0 ls0 ws0">The clock dividers cannot be changed while in VLPR mode. They must be programmed</div><div class="t m0 x9 hf y940 ff3 fs5 fc0 sc0 ls0 ws0">prior to entering VLPR mode to guarantee operation. Max frequency limitations for</div><div class="t m0 x9 hf y941 ff3 fs5 fc0 sc0 ls0 ws0">VLPR mode is as follows :</div><div class="t m0 x33 hf y942 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>the core/system clocks are less than or equal to 4 MHz, and</div><div class="t m0 x33 hf y943 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>the bus and flash clocks are less than or equal to 1 MHz</div><div class="t m0 x14 h8 y944 ff1 fs5 fc0 sc0 ls0">NOTE</div><div class="t m0 x3e hf y945 ff3 fs5 fc0 sc0 ls0 ws0">When the MCG is in BLPI and clocking is derived from the</div><div class="t m0 x3e hf y946 ff3 fs5 fc0 sc0 ls0 ws0">Fast IRC, the clock divider controls (MCG_SC[FCRDIV],</div><div class="t m0 x3e hf y947 ff3 fs5 fc0 sc0 ls0 ws0">SIM_CLKDIV1[OUTDIV1], and SIM_CLKDIV1[OUTDIV4])</div><div class="t m0 x3e hf y948 ff3 fs5 fc0 sc0 ls0 ws0">must be programmed such that the resulting flash clock nominal</div><div class="t m0 x3e hf y949 ff3 fs5 fc0 sc0 ls0 ws0">frequency is 800 kHz or less. In this case, one example of</div><div class="t m0 x3e hf y94a ff3 fs5 fc0 sc0 ls0 ws0">correct configuration is MCG_SC[FCRDIV]=000b,</div><div class="t m0 x3e hf y94b ff3 fs5 fc0 sc0 ls0 ws0">SIM_CLKDIV1[OUTDIV1]=0000b and</div><div class="t m0 x3e hf y94c ff3 fs5 fc0 sc0 ls0 ws0">SIM_CLKDIV1[OUTDIV4]=100b, resulting in a divide by 5</div><div class="t m0 x3e hf y94d ff3 fs5 fc0 sc0 ls0">setting.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Internal clocking requirements</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">120<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
