#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 13 13:53:12 2023
# Process ID: 13936
# Current directory: C:/Users/smj59/final_real/final_real
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2208 C:\Users\smj59\final_real\final_real\final_real.xpr
# Log file: C:/Users/smj59/final_real/final_real/vivado.log
# Journal file: C:/Users/smj59/final_real/final_real\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smj59/final_real/final_real/final_real.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yk/final_real' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/LaunchImage/launch_1320x770_8_paint.coe', nor could it be found using path 'C:/Users/yk/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/LaunchImage/launch_1320x770_8_paint.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/final.coe', nor could it be found using path 'C:/Users/yk/Downloads/final.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/intro.coe', nor could it be found using path 'C:/Users/yk/Desktop/intro.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/intro1.coe', nor could it be found using path 'C:/Users/yk/Desktop/intro1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/finalintro.coe', nor could it be found using path 'C:/Users/yk/Desktop/finalintro.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/Code/xdc/Nexys4DDR_Master.xdc', nor could it be found using path 'C:/Users/yk/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/Code/xdc/Nexys4DDR_Master.xdc'.
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Runs 36-378] The checkpoint 'C:/Users/smj59/final_real/final_real/final_real.srcs/utils_1/imports/synth_1/top.dcp' was created with 'Vivado v2022.2 (64-bit)', and cannot be opened in this version.
open_project C:/Users/smj59/final_real/final_real/final_real.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/yk/final_real' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/LaunchImage/launch_1320x770_8_paint.coe', nor could it be found using path 'C:/Users/yk/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/LaunchImage/launch_1320x770_8_paint.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/final.coe', nor could it be found using path 'C:/Users/yk/Downloads/final.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/intro.coe', nor could it be found using path 'C:/Users/yk/Desktop/intro.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/intro1.coe', nor could it be found using path 'C:/Users/yk/Desktop/intro1.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Desktop/finalintro.coe', nor could it be found using path 'C:/Users/yk/Desktop/finalintro.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/smj59/final_real/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/Code/xdc/Nexys4DDR_Master.xdc', nor could it be found using path 'C:/Users/yk/Downloads/Greedy-Snake-Verilog-master/Greedy-Snake-Verilog-master/Code/xdc/Nexys4DDR_Master.xdc'.
ERROR: [Project 1-208] No val for DA Elab Attr
ERROR: [Runs 36-378] The checkpoint 'C:/Users/smj59/final_real/final_real/final_real.srcs/utils_1/imports/synth_1/top.dcp' was created with 'Vivado v2022.2 (64-bit)', and cannot be opened in this version.
create_project project_14 C:/Users/smj59/project_14 -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 761.969 ; gain = 62.266
add_files -norecurse {C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci}
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci' cannot be added to the fileset 'sources_1'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci': Could not find IP definition in IP file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci'. The IP file may be corrupt.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci' cannot be added to the fileset 'sources_1'.
add_files -norecurse {C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/bcdto8segment_dataflow.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/seg.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/apple.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/fsm.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/turn.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/snake.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/audio.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/debounce_pulse.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/top.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/ps2_kbd_new.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/display.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/score.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/pwm.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/vga_sync_generator.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/ps2_kbd_top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} CONFIG.CLKOUT1_JITTER {217.614} CONFIG.CLKOUT1_PHASE_ERROR {245.344}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
[Wed Dec 13 13:58:12 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/smj59/final_real/final_real/finalintro.coe' provided. It will be converted relative to IP Instance files '../../../../finalintro.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {1016400} CONFIG.Read_Width_A {1} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/smj59/final_real/final_real/finalintro.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/smj59/final_real/final_real/finalintro.coe' provided. It will be converted relative to IP Instance files '../../../../../final_real/final_real/finalintro.coe'
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
generate_target: Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 1328.914 ; gain = 7.852
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Wed Dec 13 14:00:43 2023] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/smj59/final_real/final_real/LUT_sinefull.coe' provided. It will be converted relative to IP Instance files '../../../../LUT_sinefull.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {11} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {11} CONFIG.Write_Width_B {11} CONFIG.Read_Width_B {11} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/smj59/final_real/final_real/LUT_sinefull.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/smj59/final_real/final_real/LUT_sinefull.coe' provided. It will be converted relative to IP Instance files '../../../../../final_real/final_real/LUT_sinefull.coe'
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
[Wed Dec 13 14:01:49 2023] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_0]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_0'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_0'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
launch_runs -jobs 4 c_counter_binary_0_synth_1
[Wed Dec 13 14:03:11 2023] Launched c_counter_binary_0_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/c_counter_binary_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_1 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_1]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_1'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_1'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_1] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
launch_runs -jobs 4 c_counter_binary_1_synth_1
[Wed Dec 13 14:03:46 2023] Launched c_counter_binary_1_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/c_counter_binary_1_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_2 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_2]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_2'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_2'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_2, cache-ID = f834ca529d3c6cfa; cache size = 1.527 MB.
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci'
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_3 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_3]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'c_counter_binary_3'...
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'c_counter_binary_3'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'c_counter_binary_3'...
catch { config_ip_cache -export [get_ips -all c_counter_binary_3] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP c_counter_binary_3, cache-ID = f834ca529d3c6cfa; cache size = 1.527 MB.
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci'
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci' is already up-to-date
[Wed Dec 13 14:05:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/synth_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/smj59/Downloads/Nexys-A7-100T-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci' is already up-to-date
[Wed Dec 13 14:07:31 2023] Launched synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/synth_1/runme.log
[Wed Dec 13 14:07:31 2023] Launched impl_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/impl_1/runme.log
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
[Wed Dec 13 14:11:09 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/smj59/project_14/project_14.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci' is already up-to-date
[Wed Dec 13 14:11:28 2023] Launched clk_wiz_0_synth_1, synth_1...
Run output will be captured here:
clk_wiz_0_synth_1: C:/Users/smj59/project_14/project_14.runs/clk_wiz_0_synth_1/runme.log
synth_1: C:/Users/smj59/project_14/project_14.runs/synth_1/runme.log
[Wed Dec 13 14:11:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/smj59/project_14/project_14.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B306D2A
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B306D2A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B306D2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292B306D2A
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_148'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'u1/u2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.dcp' for cell 'u6/u0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.dcp' for cell 'u6/u1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.dcp' for cell 'u6/u2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.dcp' for cell 'u6/u3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.dcp' for cell 'u8/bram'
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_148/inst/clkin1_ibufg, from the path connected to top-level port: CLK100MHZ 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_148/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_148/inst'
Finished Parsing XDC File [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_148/inst'
Parsing XDC File [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_148/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3061.766 ; gain = 525.930
Finished Parsing XDC File [c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_148/inst'
Parsing XDC File [C:/Users/smj59/Downloads/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/smj59/Downloads/Nexys-A7-100T-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3062.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3148.207 ; gain = 732.477
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 174 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_148/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.232 . Memory (MB): peak = 3246.574 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 3246.574 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3246.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292B306D2A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 13 22:38:05 2023...
