ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"n32g430_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c"
  20              		.section	.rodata.APBAHBPresTable,"a"
  21              		.align	2
  24              	APBAHBPresTable:
  25 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004\001\002\003\004\006"
  25      01020304 
  25      01020304 
  25      06
  26 000d 070809   		.ascii	"\007\010\011"
  27              		.section	.rodata.ADCHCLKPresTable,"a"
  28              		.align	2
  31              	ADCHCLKPresTable:
  32 0000 01020406 		.ascii	"\001\002\004\006\010\012\014\020        "
  32      080A0C10 
  32      20202020 
  32      20202020 
  33              		.section	.rodata.ADCPLLCLKPresTable,"a"
  34              		.align	2
  37              	ADCPLLCLKPresTable:
  38 0000 0100     		.short	1
  39 0002 0200     		.short	2
  40 0004 0400     		.short	4
  41 0006 0600     		.short	6
  42 0008 0800     		.short	8
  43 000a 0A00     		.short	10
  44 000c 0C00     		.short	12
  45 000e 1000     		.short	16
  46 0010 2000     		.short	32
  47 0012 4000     		.short	64
  48 0014 8000     		.short	128
  49 0016 0001     		.short	256
  50 0018 0001     		.short	256
  51 001a 0001     		.short	256
  52 001c 0001     		.short	256
  53 001e 0001     		.short	256
  54              		.section	.text.RCC_Reset,"ax",%progbits
  55              		.align	1
  56              		.global	RCC_Reset
  57              		.syntax unified
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 2


  58              		.thumb
  59              		.thumb_func
  61              	RCC_Reset:
  62              	.LFB130:
   1:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
   2:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Copyright (c) 2022, Nations Technologies Inc.
   3:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
   4:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All rights reserved.
   5:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
   6:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     This software is the exclusive property of Nations Technologies Inc. (Hereinafter 
   7:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * referred to as NATIONS). This software, and the product of NATIONS described herein 
   8:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * (Hereinafter referred to as the Product) are owned by NATIONS under the laws and treaties
   9:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * of the People’s Republic of China and other applicable jurisdictions worldwide.
  10:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  11:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS does not grant any license under its patents, copyrights, trademarks, or other 
  12:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * intellectual property rights. Names and brands of third party may be mentioned or referred 
  13:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * thereto (if any) for identification purposes only.
  14:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  15:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS reserves the right to make changes, corrections, enhancements, modifications, and 
  16:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * improvements to this software at any time without notice. Please contact NATIONS and obtain 
  17:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * the latest version of this software before placing orders.
  18:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  19:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Although NATIONS has attempted to provide accurate and reliable information, NATIONS assumes 
  20:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * no responsibility for the accuracy and reliability of this software.
  21:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * 
  22:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     It is the responsibility of the user of this software to properly design, program, and test 
  23:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * the functionality and safety of any application made of this information and any resulting produc
  24:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * In no event shall NATIONS be liable for any direct, indirect, incidental, special,exemplary, or 
  25:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * consequential damages arising in any way out of the use of this software or the Product.
  26:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  27:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS Products are neither intended nor warranted for usage in systems or equipment, any
  28:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * malfunction or failure of which may cause loss of human life, bodily injury or severe property 
  29:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * damage. Such applications are deemed, “Insecure Usage”.
  30:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  31:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     All Insecure Usage shall be made at user’s risk. User shall indemnify NATIONS and hold NATI
  32:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * harmless from and against all claims, costs, damages, and other liabilities, arising from or rela
  33:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * to any customer’s Insecure Usage.
  34:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  35:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Any express or implied warranty with regard to this software or the Product, including,but no
  36:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * limited to, the warranties of merchantability, fitness for a particular purpose and non-infringem
  37:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * are disclaimed to the fullest extent permitted by law.
  38:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  39:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     Unless otherwise explicitly permitted by NATIONS, anyone may not duplicate, modify, transcrib
  40:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * or otherwise distribute this software for any purposes, in whole or in part.
  41:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *
  42:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *     NATIONS products and technologies shall not be used for or incorporated into any products or 
  43:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or re
  44:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * User shall comply with any applicable export control laws and regulations promulgated and adminis
  45:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** * the governments of any countries asserting jurisdiction over the parties or transactions.
  46:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  47:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  48:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  49:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\file n32g430_rcc.c
  50:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\author Nations
  51:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\version v1.0.2
  52:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\copyright Copyright (c) 2022, Nations Technologies Inc. All rights reserved. 
  53:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 3


  54:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** #include "n32g430_rcc.h"
  55:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  56:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  57:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Private Defines **/
  58:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t APBAHBPresTable[16]     = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
  59:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint8_t ADCHCLKPresTable[16]    = {1, 2, 4, 6, 8, 10, 12, 16, 32, 32, 32, 32, 32, 32, 
  60:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** static const uint16_t ADCPLLCLKPresTable[16] = {1, 2, 4, 6, 8, 10, 12, 16, 32, 64, 128, 256, 256, 2
  61:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  62:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  63:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /** RCC Driving Functions Declaration **/ 
  64:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  65:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
  66:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset.
  67:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Reset the RCC registers.
  68:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none 
  69:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
  70:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
  71:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset(void)
  72:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
  63              		.loc 1 72 1
  64              		.cfi_startproc
  65              		@ args = 0, pretend = 0, frame = 0
  66              		@ frame_needed = 1, uses_anonymous_args = 0
  67              		@ link register save eliminated.
  68 0000 80B4     		push	{r7}
  69              	.LCFI0:
  70              		.cfi_def_cfa_offset 4
  71              		.cfi_offset 7, -4
  72 0002 00AF     		add	r7, sp, #0
  73              	.LCFI1:
  74              		.cfi_def_cfa_register 7
  73:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set HSIEN bit */
  74:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL |= RCC_CTRL_HSIEN;            
  75              		.loc 1 74 8
  76 0004 194B     		ldr	r3, .L2
  77 0006 1B68     		ldr	r3, [r3]
  78 0008 184A     		ldr	r2, .L2
  79              		.loc 1 74 15
  80 000a 43F00103 		orr	r3, r3, #1
  81 000e 1360     		str	r3, [r2]
  75:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  76:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset SCLKSW, AHBPRES, APB1PRES, APB2PRES and MCO bits */   
  77:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_SCLKSW|RCC_CFG_AHBPRES|RCC_CFG_APB1PRES|RCC_CFG_APB2PRES|RCC_CFG_MCO);
  82              		.loc 1 77 8
  83 0010 164B     		ldr	r3, .L2
  84 0012 5A68     		ldr	r2, [r3, #4]
  85 0014 1549     		ldr	r1, .L2
  86              		.loc 1 77 14
  87 0016 164B     		ldr	r3, .L2+4
  88 0018 1340     		ands	r3, r3, r2
  89 001a 4B60     		str	r3, [r1, #4]
  78:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  79:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN, CLKSSEN and PLLEN bits */
  80:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~(RCC_CTRL_HSEEN|RCC_CTRL_CLKSSEN|RCC_CTRL_PLLEN);
  90              		.loc 1 80 8
  91 001c 134B     		ldr	r3, .L2
  92 001e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 4


  93 0020 124A     		ldr	r2, .L2
  94              		.loc 1 80 15
  95 0022 23F08473 		bic	r3, r3, #17301504
  96 0026 23F48033 		bic	r3, r3, #65536
  97 002a 1360     		str	r3, [r2]
  81:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  82:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
  83:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= ~RCC_CTRL_HSEBP;
  98              		.loc 1 83 8
  99 002c 0F4B     		ldr	r3, .L2
 100 002e 1B68     		ldr	r3, [r3]
 101 0030 0E4A     		ldr	r2, .L2
 102              		.loc 1 83 15
 103 0032 23F48023 		bic	r3, r3, #262144
 104 0036 1360     		str	r3, [r2]
  84:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  85:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLSRC, PLLHSEPRES, PLLMULFCT bits */
  86:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG &= ~(RCC_CFG_PLLSRC|RCC_CFG_PLLHSEPRES|RCC_CFG_PLLMULFCT);
 105              		.loc 1 86 8
 106 0038 0C4B     		ldr	r3, .L2
 107 003a 5B68     		ldr	r3, [r3, #4]
 108 003c 0B4A     		ldr	r2, .L2
 109              		.loc 1 86 14
 110 003e 23F00363 		bic	r3, r3, #137363456
 111 0042 23F47023 		bic	r3, r3, #983040
 112 0046 5360     		str	r3, [r2, #4]
  87:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  88:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset CFG2 register */
  89:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = RCC_CFG2_ADC1MPRES_DIV8;
 113              		.loc 1 89 8
 114 0048 084B     		ldr	r3, .L2
 115              		.loc 1 89 15
 116 004a 4FF46052 		mov	r2, #14336
 117 004e DA62     		str	r2, [r3, #44]
  90:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  91:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset PLLHSIPRE register */
  92:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE |= RCC_PLLHSIPRE_PLLHSIPRE;
 118              		.loc 1 92 8
 119 0050 064B     		ldr	r3, .L2
 120 0052 1B6C     		ldr	r3, [r3, #64]
 121 0054 054A     		ldr	r2, .L2
 122              		.loc 1 92 20
 123 0056 43F00103 		orr	r3, r3, #1
 124 005a 1364     		str	r3, [r2, #64]
  93:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
  94:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Disable all interrupts and clear pending bits  */
  95:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT = (RCC_CLKINT_LSIRDICLR|RCC_CLKINT_LSERDICLR|RCC_CLKINT_HSIRDICLR
 125              		.loc 1 95 8
 126 005c 034B     		ldr	r3, .L2
 127              		.loc 1 95 17
 128 005e 054A     		ldr	r2, .L2+8
 129 0060 9A60     		str	r2, [r3, #8]
  96:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_HSERDICLR|RCC_CLKINT_PLLRDICLR
  97:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****                   |RCC_CLKINT_CLKSSICLR|RCC_CLKINT_LSESSICLR);
  98:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 130              		.loc 1 98 1
 131 0062 00BF     		nop
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 5


 132 0064 BD46     		mov	sp, r7
 133              	.LCFI2:
 134              		.cfi_def_cfa_register 13
 135              		@ sp needed
 136 0066 5DF8047B 		ldr	r7, [sp], #4
 137              	.LCFI3:
 138              		.cfi_restore 7
 139              		.cfi_def_cfa_offset 0
 140 006a 7047     		bx	lr
 141              	.L3:
 142              		.align	2
 143              	.L2:
 144 006c 00100240 		.word	1073876992
 145 0070 0CC07FF8 		.word	-125845492
 146 0074 00009F04 		.word	77529088
 147              		.cfi_endproc
 148              	.LFE130:
 150              		.section	.text.RCC_HSE_Config,"ax",%progbits
 151              		.align	1
 152              		.global	RCC_HSE_Config
 153              		.syntax unified
 154              		.thumb
 155              		.thumb_func
 157              	RCC_HSE_Config:
 158              	.LFB131:
  99:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 100:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 101:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 102:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Config.
 103:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External High Speed oscillator (HSE).
 104:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_HSE :
 105:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_DISABLE    HSE oscillator OFF 
 106:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_ENABLE     HSE oscillator ON
 107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_HSE_BYPASS     HSE oscillator bypassed with external clock
 108:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none:
 109:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    HSE can not be stopped if it is used directly or through the PLL as system clock
 110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 111:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSE_Config(uint32_t RCC_HSE)
 112:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 159              		.loc 1 112 1
 160              		.cfi_startproc
 161              		@ args = 0, pretend = 0, frame = 8
 162              		@ frame_needed = 1, uses_anonymous_args = 0
 163              		@ link register save eliminated.
 164 0000 80B4     		push	{r7}
 165              	.LCFI4:
 166              		.cfi_def_cfa_offset 4
 167              		.cfi_offset 7, -4
 168 0002 83B0     		sub	sp, sp, #12
 169              	.LCFI5:
 170              		.cfi_def_cfa_offset 16
 171 0004 00AF     		add	r7, sp, #0
 172              	.LCFI6:
 173              		.cfi_def_cfa_register 7
 174 0006 7860     		str	r0, [r7, #4]
 113:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN and HSEBP bits before configuring the HSE */
 114:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEEN bit */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 6


 115:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_ENABLE);
 175              		.loc 1 115 8
 176 0008 134B     		ldr	r3, .L8
 177 000a 1B68     		ldr	r3, [r3]
 178 000c 124A     		ldr	r2, .L8
 179              		.loc 1 115 15
 180 000e 23F48033 		bic	r3, r3, #65536
 181 0012 1360     		str	r3, [r2]
 116:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset HSEBP bit */
 117:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL &= (~RCC_HSE_BYPASS);
 182              		.loc 1 117 8
 183 0014 104B     		ldr	r3, .L8
 184 0016 1B68     		ldr	r3, [r3]
 185 0018 0F4A     		ldr	r2, .L8
 186              		.loc 1 117 15
 187 001a 23F48023 		bic	r3, r3, #262144
 188 001e 1360     		str	r3, [r2]
 118:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure HSE (RC_HSE_DISABLE is already covered by the code section above) */
 119:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if(RCC_HSE == RCC_HSE_ENABLE)
 189              		.loc 1 119 7
 190 0020 7B68     		ldr	r3, [r7, #4]
 191 0022 B3F5803F 		cmp	r3, #65536
 192 0026 06D1     		bne	.L5
 120:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 121:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEEN bit */
 122:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_ENABLE;
 193              		.loc 1 122 12
 194 0028 0B4B     		ldr	r3, .L8
 195 002a 1B68     		ldr	r3, [r3]
 196 002c 0A4A     		ldr	r2, .L8
 197              		.loc 1 122 19
 198 002e 43F48033 		orr	r3, r3, #65536
 199 0032 1360     		str	r3, [r2]
 123:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }   
 124:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else if (RCC_HSE == RCC_HSE_BYPASS)
 125:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 126:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* Set HSEBP and HSEEN bits */
 127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         RCC->CTRL |= RCC_HSE_BYPASS | RCC_HSE_ENABLE;
 128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 130:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 131:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* No process */
 132:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 133:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 200              		.loc 1 134 1
 201 0034 09E0     		b	.L7
 202              	.L5:
 124:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 203              		.loc 1 124 13
 204 0036 7B68     		ldr	r3, [r7, #4]
 205 0038 B3F5802F 		cmp	r3, #262144
 206 003c 05D1     		bne	.L7
 127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 207              		.loc 1 127 12
 208 003e 064B     		ldr	r3, .L8
 209 0040 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 7


 210 0042 054A     		ldr	r2, .L8
 127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 211              		.loc 1 127 19
 212 0044 43F4A023 		orr	r3, r3, #327680
 213 0048 1360     		str	r3, [r2]
 214              	.L7:
 215              		.loc 1 134 1
 216 004a 00BF     		nop
 217 004c 0C37     		adds	r7, r7, #12
 218              	.LCFI7:
 219              		.cfi_def_cfa_offset 4
 220 004e BD46     		mov	sp, r7
 221              	.LCFI8:
 222              		.cfi_def_cfa_register 13
 223              		@ sp needed
 224 0050 5DF8047B 		ldr	r7, [sp], #4
 225              	.LCFI9:
 226              		.cfi_restore 7
 227              		.cfi_def_cfa_offset 0
 228 0054 7047     		bx	lr
 229              	.L9:
 230 0056 00BF     		.align	2
 231              	.L8:
 232 0058 00100240 		.word	1073876992
 233              		.cfi_endproc
 234              	.LFE131:
 236              		.section	.text.RCC_HSE_Stable_Wait,"ax",%progbits
 237              		.align	1
 238              		.global	RCC_HSE_Stable_Wait
 239              		.syntax unified
 240              		.thumb
 241              		.thumb_func
 243              	RCC_HSE_Stable_Wait:
 244              	.LFB132:
 135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 136:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 137:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSE_Stable_Wait.
 138:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSE start-up.
 139:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSE oscillator is stable and ready to use
 142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSE oscillator not yet ready
 143:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSE_Stable_Wait(void)
 145:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 245              		.loc 1 145 1
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 40
 248              		@ frame_needed = 1, uses_anonymous_args = 0
 249 0000 80B5     		push	{r7, lr}
 250              	.LCFI10:
 251              		.cfi_def_cfa_offset 8
 252              		.cfi_offset 7, -8
 253              		.cfi_offset 14, -4
 254 0002 8AB0     		sub	sp, sp, #40
 255              	.LCFI11:
 256              		.cfi_def_cfa_offset 48
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 8


 257 0004 00AF     		add	r7, sp, #0
 258              	.LCFI12:
 259              		.cfi_def_cfa_register 7
 146:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 260              		.loc 1 146 19
 261 0006 0023     		movs	r3, #0
 262 0008 FB61     		str	r3, [r7, #28]
 147:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 263              		.loc 1 147 14
 264 000a 0023     		movs	r3, #0
 265 000c 7B62     		str	r3, [r7, #36]
 148:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 266              		.loc 1 148 16
 267 000e 0023     		movs	r3, #0
 268 0010 87F82330 		strb	r3, [r7, #35]
 149:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 150:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 151:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 269              		.loc 1 151 5
 270 0014 3B1D     		adds	r3, r7, #4
 271 0016 1846     		mov	r0, r3
 272 0018 FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 152:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 273              		.loc 1 152 82
 274 001c 7B68     		ldr	r3, [r7, #4]
 275              		.loc 1 152 69
 276 001e 134A     		ldr	r2, .L16
 277 0020 B2FBF3F3 		udiv	r3, r2, r3
 278              		.loc 1 152 19
 279 0024 4FF40052 		mov	r2, #8192
 280 0028 B2FBF3F3 		udiv	r3, r2, r3
 281 002c 7B62     		str	r3, [r7, #36]
 282              	.L12:
 153:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 154:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSE is ready and if Time out is reached exit */
 155:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 156:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 157:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSERD);
 283              		.loc 1 157 24 discriminator 2
 284 002e 3120     		movs	r0, #49
 285 0030 FFF7FEFF 		bl	RCC_Flag_Status_Get
 286 0034 0346     		mov	r3, r0
 287 0036 87F82330 		strb	r3, [r7, #35]
 158:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 288              		.loc 1 158 22 discriminator 2
 289 003a FB69     		ldr	r3, [r7, #28]
 290 003c 0133     		adds	r3, r3, #1
 291 003e FB61     		str	r3, [r7, #28]
 159:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 292              		.loc 1 159 29 discriminator 2
 293 0040 FB69     		ldr	r3, [r7, #28]
 294              		.loc 1 159 47 discriminator 2
 295 0042 7A6A     		ldr	r2, [r7, #36]
 296 0044 9A42     		cmp	r2, r3
 297 0046 03D0     		beq	.L11
 298              		.loc 1 159 47 is_stmt 0 discriminator 1
 299 0048 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 9


 300 004c 002B     		cmp	r3, #0
 301 004e EED0     		beq	.L12
 302              	.L11:
 160:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 161:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSERD) != RESET)
 303              		.loc 1 161 9 is_stmt 1
 304 0050 3120     		movs	r0, #49
 305 0052 FFF7FEFF 		bl	RCC_Flag_Status_Get
 306 0056 0346     		mov	r3, r0
 307              		.loc 1 161 8
 308 0058 002B     		cmp	r3, #0
 309 005a 01D0     		beq	.L13
 162:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 163:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 310              		.loc 1 163 16
 311 005c 0123     		movs	r3, #1
 312 005e 00E0     		b	.L15
 313              	.L13:
 164:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 165:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 166:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 167:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 314              		.loc 1 167 16
 315 0060 0023     		movs	r3, #0
 316              	.L15:
 168:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 169:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 317              		.loc 1 169 1 discriminator 1
 318 0062 1846     		mov	r0, r3
 319 0064 2837     		adds	r7, r7, #40
 320              	.LCFI13:
 321              		.cfi_def_cfa_offset 8
 322 0066 BD46     		mov	sp, r7
 323              	.LCFI14:
 324              		.cfi_def_cfa_register 13
 325              		@ sp needed
 326 0068 80BD     		pop	{r7, pc}
 327              	.L17:
 328 006a 00BF     		.align	2
 329              	.L16:
 330 006c 0020A107 		.word	128000000
 331              		.cfi_endproc
 332              	.LFE132:
 334              		.section	.text.RCC_Clock_Security_System_Enable,"ax",%progbits
 335              		.align	1
 336              		.global	RCC_Clock_Security_System_Enable
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	RCC_Clock_Security_System_Enable:
 342              	.LFB133:
 170:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 171:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 172:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Enable.
 173:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the HSE Clock Security System.
 174:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 175:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 10


 176:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 177:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Enable(void)
 178:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 343              		.loc 1 178 1
 344              		.cfi_startproc
 345              		@ args = 0, pretend = 0, frame = 0
 346              		@ frame_needed = 1, uses_anonymous_args = 0
 347              		@ link register save eliminated.
 348 0000 80B4     		push	{r7}
 349              	.LCFI15:
 350              		.cfi_def_cfa_offset 4
 351              		.cfi_offset 7, -4
 352 0002 00AF     		add	r7, sp, #0
 353              	.LCFI16:
 354              		.cfi_def_cfa_register 7
 179:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)ENABLE;
 355              		.loc 1 179 5
 356 0004 034B     		ldr	r3, .L19
 357              		.loc 1 179 42
 358 0006 0122     		movs	r2, #1
 359 0008 1A60     		str	r2, [r3]
 180:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 360              		.loc 1 180 1
 361 000a 00BF     		nop
 362 000c BD46     		mov	sp, r7
 363              	.LCFI17:
 364              		.cfi_def_cfa_register 13
 365              		@ sp needed
 366 000e 5DF8047B 		ldr	r7, [sp], #4
 367              	.LCFI18:
 368              		.cfi_restore 7
 369              		.cfi_def_cfa_offset 0
 370 0012 7047     		bx	lr
 371              	.L20:
 372              		.align	2
 373              	.L19:
 374 0014 4C004242 		.word	1111621708
 375              		.cfi_endproc
 376              	.LFE133:
 378              		.section	.text.RCC_Clock_Security_System_Disable,"ax",%progbits
 379              		.align	1
 380              		.global	RCC_Clock_Security_System_Disable
 381              		.syntax unified
 382              		.thumb
 383              		.thumb_func
 385              	RCC_Clock_Security_System_Disable:
 386              	.LFB134:
 181:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 182:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 183:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clock_Security_System_Disable.
 184:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the HSE Clock Security System.
 185:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 186:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 187:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 188:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clock_Security_System_Disable(void)
 189:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 387              		.loc 1 189 1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 11


 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 1, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 392 0000 80B4     		push	{r7}
 393              	.LCFI19:
 394              		.cfi_def_cfa_offset 4
 395              		.cfi_offset 7, -4
 396 0002 00AF     		add	r7, sp, #0
 397              	.LCFI20:
 398              		.cfi_def_cfa_register 7
 190:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_CLKSSEN_BITBAND = (uint32_t)DISABLE;
 399              		.loc 1 190 5
 400 0004 034B     		ldr	r3, .L22
 401              		.loc 1 190 42
 402 0006 0022     		movs	r2, #0
 403 0008 1A60     		str	r2, [r3]
 191:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 404              		.loc 1 191 1
 405 000a 00BF     		nop
 406 000c BD46     		mov	sp, r7
 407              	.LCFI21:
 408              		.cfi_def_cfa_register 13
 409              		@ sp needed
 410 000e 5DF8047B 		ldr	r7, [sp], #4
 411              	.LCFI22:
 412              		.cfi_restore 7
 413              		.cfi_def_cfa_offset 0
 414 0012 7047     		bx	lr
 415              	.L23:
 416              		.align	2
 417              	.L22:
 418 0014 4C004242 		.word	1111621708
 419              		.cfi_endproc
 420              	.LFE134:
 422              		.section	.text.RCC_HSI_Calibration_Value_Set,"ax",%progbits
 423              		.align	1
 424              		.global	RCC_HSI_Calibration_Value_Set
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	RCC_HSI_Calibration_Value_Set:
 430              	.LFB135:
 192:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 193:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 194:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Calibration_Value_Set.
 195:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Adjusts the Internal High Speed oscillator (HSI) calibration value.
 196:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   calibration_value(the calibration trimming value):
 197:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        This parameter must be a number between 0 and 0x1F
 198:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 199:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 200:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Calibration_Value_Set(uint8_t calibration_value) 
 201:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 431              		.loc 1 201 1
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 16
 434              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 12


 435              		@ link register save eliminated.
 436 0000 80B4     		push	{r7}
 437              	.LCFI23:
 438              		.cfi_def_cfa_offset 4
 439              		.cfi_offset 7, -4
 440 0002 85B0     		sub	sp, sp, #20
 441              	.LCFI24:
 442              		.cfi_def_cfa_offset 24
 443 0004 00AF     		add	r7, sp, #0
 444              	.LCFI25:
 445              		.cfi_def_cfa_register 7
 446 0006 0346     		mov	r3, r0
 447 0008 FB71     		strb	r3, [r7, #7]
 202:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 448              		.loc 1 202 14
 449 000a 0023     		movs	r3, #0
 450 000c FB60     		str	r3, [r7, #12]
 203:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 204:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CTRL;
 451              		.loc 1 204 21
 452 000e 0A4B     		ldr	r3, .L25
 453              		.loc 1 204 16
 454 0010 1B68     		ldr	r3, [r3]
 455 0012 FB60     		str	r3, [r7, #12]
 205:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear HSITRIM[4:0] bits */
 206:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_HSITRIM_MASK;
 456              		.loc 1 206 16
 457 0014 FB68     		ldr	r3, [r7, #12]
 458 0016 23F0F803 		bic	r3, r3, #248
 459 001a FB60     		str	r3, [r7, #12]
 207:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 208:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (uint32_t)calibration_value << RCC_CTRL_HSITRIM_OFFSET; 
 460              		.loc 1 208 19
 461 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 462              		.loc 1 208 47
 463 001e DB00     		lsls	r3, r3, #3
 464              		.loc 1 208 16
 465 0020 FA68     		ldr	r2, [r7, #12]
 466 0022 1343     		orrs	r3, r3, r2
 467 0024 FB60     		str	r3, [r7, #12]
 209:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 210:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRL = temp_value;
 468              		.loc 1 210 8
 469 0026 044A     		ldr	r2, .L25
 470              		.loc 1 210 15
 471 0028 FB68     		ldr	r3, [r7, #12]
 472 002a 1360     		str	r3, [r2]
 211:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 473              		.loc 1 211 1
 474 002c 00BF     		nop
 475 002e 1437     		adds	r7, r7, #20
 476              	.LCFI26:
 477              		.cfi_def_cfa_offset 4
 478 0030 BD46     		mov	sp, r7
 479              	.LCFI27:
 480              		.cfi_def_cfa_register 13
 481              		@ sp needed
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 13


 482 0032 5DF8047B 		ldr	r7, [sp], #4
 483              	.LCFI28:
 484              		.cfi_restore 7
 485              		.cfi_def_cfa_offset 0
 486 0036 7047     		bx	lr
 487              	.L26:
 488              		.align	2
 489              	.L25:
 490 0038 00100240 		.word	1073876992
 491              		.cfi_endproc
 492              	.LFE135:
 494              		.section	.text.RCC_HSI_Enable,"ax",%progbits
 495              		.align	1
 496              		.global	RCC_HSI_Enable
 497              		.syntax unified
 498              		.thumb
 499              		.thumb_func
 501              	RCC_HSI_Enable:
 502              	.LFB136:
 212:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 213:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 214:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Enable.
 215:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal High Speed oscillator (HSI).
 216:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 217:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 218:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 219:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Enable(void)
 220:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 503              		.loc 1 220 1
 504              		.cfi_startproc
 505              		@ args = 0, pretend = 0, frame = 0
 506              		@ frame_needed = 1, uses_anonymous_args = 0
 507              		@ link register save eliminated.
 508 0000 80B4     		push	{r7}
 509              	.LCFI29:
 510              		.cfi_def_cfa_offset 4
 511              		.cfi_offset 7, -4
 512 0002 00AF     		add	r7, sp, #0
 513              	.LCFI30:
 514              		.cfi_def_cfa_register 7
 221:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)ENABLE;
 515              		.loc 1 221 5
 516 0004 034B     		ldr	r3, .L28
 517              		.loc 1 221 40
 518 0006 0122     		movs	r2, #1
 519 0008 1A60     		str	r2, [r3]
 222:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 520              		.loc 1 222 1
 521 000a 00BF     		nop
 522 000c BD46     		mov	sp, r7
 523              	.LCFI31:
 524              		.cfi_def_cfa_register 13
 525              		@ sp needed
 526 000e 5DF8047B 		ldr	r7, [sp], #4
 527              	.LCFI32:
 528              		.cfi_restore 7
 529              		.cfi_def_cfa_offset 0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 14


 530 0012 7047     		bx	lr
 531              	.L29:
 532              		.align	2
 533              	.L28:
 534 0014 00004242 		.word	1111621632
 535              		.cfi_endproc
 536              	.LFE136:
 538              		.section	.text.RCC_HSI_Disable,"ax",%progbits
 539              		.align	1
 540              		.global	RCC_HSI_Disable
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	RCC_HSI_Disable:
 546              	.LFB137:
 223:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  
 224:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 225:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Disable.
 226:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal High Speed oscillator (HSI).
 227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 229:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 230:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_HSI_Disable(void)
 231:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 547              		.loc 1 231 1
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 1, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 552 0000 80B4     		push	{r7}
 553              	.LCFI33:
 554              		.cfi_def_cfa_offset 4
 555              		.cfi_offset 7, -4
 556 0002 00AF     		add	r7, sp, #0
 557              	.LCFI34:
 558              		.cfi_def_cfa_register 7
 232:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_HSIEN_BITBAND = (uint32_t)DISABLE;
 559              		.loc 1 232 5
 560 0004 034B     		ldr	r3, .L31
 561              		.loc 1 232 40
 562 0006 0022     		movs	r2, #0
 563 0008 1A60     		str	r2, [r3]
 233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 564              		.loc 1 233 1
 565 000a 00BF     		nop
 566 000c BD46     		mov	sp, r7
 567              	.LCFI35:
 568              		.cfi_def_cfa_register 13
 569              		@ sp needed
 570 000e 5DF8047B 		ldr	r7, [sp], #4
 571              	.LCFI36:
 572              		.cfi_restore 7
 573              		.cfi_def_cfa_offset 0
 574 0012 7047     		bx	lr
 575              	.L32:
 576              		.align	2
 577              	.L31:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 15


 578 0014 00004242 		.word	1111621632
 579              		.cfi_endproc
 580              	.LFE137:
 582              		.section	.text.RCC_HSI_Stable_Wait,"ax",%progbits
 583              		.align	1
 584              		.global	RCC_HSI_Stable_Wait
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 589              	RCC_HSI_Stable_Wait:
 590              	.LFB138:
 234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 235:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 236:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_HSI_Stable_Wait.
 237:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for HSI start-up.
 238:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    HSI oscillator is stable and ready to use
 241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      HSI oscillator not yet ready
 242:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_HSI_Stable_Wait(void)
 244:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 591              		.loc 1 244 1
 592              		.cfi_startproc
 593              		@ args = 0, pretend = 0, frame = 40
 594              		@ frame_needed = 1, uses_anonymous_args = 0
 595 0000 80B5     		push	{r7, lr}
 596              	.LCFI37:
 597              		.cfi_def_cfa_offset 8
 598              		.cfi_offset 7, -8
 599              		.cfi_offset 14, -4
 600 0002 8AB0     		sub	sp, sp, #40
 601              	.LCFI38:
 602              		.cfi_def_cfa_offset 48
 603 0004 00AF     		add	r7, sp, #0
 604              	.LCFI39:
 605              		.cfi_def_cfa_register 7
 245:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 606              		.loc 1 245 19
 607 0006 0023     		movs	r3, #0
 608 0008 FB61     		str	r3, [r7, #28]
 246:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;  
 609              		.loc 1 246 14
 610 000a 0023     		movs	r3, #0
 611 000c 7B62     		str	r3, [r7, #36]
 247:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 612              		.loc 1 247 16
 613 000e 0023     		movs	r3, #0
 614 0010 87F82330 		strb	r3, [r7, #35]
 248:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 249:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 250:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 615              		.loc 1 250 5
 616 0014 3B1D     		adds	r3, r7, #4
 617 0016 1846     		mov	r0, r3
 618 0018 FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 251:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 16


 619              		.loc 1 251 82
 620 001c 7B68     		ldr	r3, [r7, #4]
 621              		.loc 1 251 69
 622 001e 134A     		ldr	r2, .L39
 623 0020 B2FBF3F3 		udiv	r3, r2, r3
 624              		.loc 1 251 19
 625 0024 4FF40052 		mov	r2, #8192
 626 0028 B2FBF3F3 		udiv	r3, r2, r3
 627 002c 7B62     		str	r3, [r7, #36]
 628              	.L35:
 252:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 253:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till HSI is ready and if Time out is reached exit */
 254:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 255:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 256:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_HSIRD);
 629              		.loc 1 256 24 discriminator 2
 630 002e 2120     		movs	r0, #33
 631 0030 FFF7FEFF 		bl	RCC_Flag_Status_Get
 632 0034 0346     		mov	r3, r0
 633 0036 87F82330 		strb	r3, [r7, #35]
 257:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 634              		.loc 1 257 22 discriminator 2
 635 003a FB69     		ldr	r3, [r7, #28]
 636 003c 0133     		adds	r3, r3, #1
 637 003e FB61     		str	r3, [r7, #28]
 258:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 638              		.loc 1 258 29 discriminator 2
 639 0040 FB69     		ldr	r3, [r7, #28]
 640              		.loc 1 258 47 discriminator 2
 641 0042 7A6A     		ldr	r2, [r7, #36]
 642 0044 9A42     		cmp	r2, r3
 643 0046 03D0     		beq	.L34
 644              		.loc 1 258 47 is_stmt 0 discriminator 1
 645 0048 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 646 004c 002B     		cmp	r3, #0
 647 004e EED0     		beq	.L35
 648              	.L34:
 259:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 260:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_HSIRD) != RESET)
 649              		.loc 1 260 9 is_stmt 1
 650 0050 2120     		movs	r0, #33
 651 0052 FFF7FEFF 		bl	RCC_Flag_Status_Get
 652 0056 0346     		mov	r3, r0
 653              		.loc 1 260 8
 654 0058 002B     		cmp	r3, #0
 655 005a 01D0     		beq	.L36
 261:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 262:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 656              		.loc 1 262 16
 657 005c 0123     		movs	r3, #1
 658 005e 00E0     		b	.L38
 659              	.L36:
 263:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 264:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 265:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 266:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 660              		.loc 1 266 16
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 17


 661 0060 0023     		movs	r3, #0
 662              	.L38:
 267:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 268:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 663              		.loc 1 268 1 discriminator 1
 664 0062 1846     		mov	r0, r3
 665 0064 2837     		adds	r7, r7, #40
 666              	.LCFI40:
 667              		.cfi_def_cfa_offset 8
 668 0066 BD46     		mov	sp, r7
 669              	.LCFI41:
 670              		.cfi_def_cfa_register 13
 671              		@ sp needed
 672 0068 80BD     		pop	{r7, pc}
 673              	.L40:
 674 006a 00BF     		.align	2
 675              	.L39:
 676 006c 0020A107 		.word	128000000
 677              		.cfi_endproc
 678              	.LFE138:
 680              		.section	.text.RCC_PLL_Config,"ax",%progbits
 681              		.align	1
 682              		.global	RCC_PLL_Config
 683              		.syntax unified
 684              		.thumb
 685              		.thumb_func
 687              	RCC_PLL_Config:
 688              	.LFB139:
 269:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 270:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 271:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Config.
 272:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the PLL clock source and multiplication factor.
 273:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_source(PLL entry clock source):
 274:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV1    HSI oscillator clock selected as PLL clock entry
 275:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSI_DIV2    HSI oscillator clock divided by 2 selected as PLL clock ent
 276:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV1    HSE oscillator clock selected as PLL clock entry
 277:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_SRC_HSE_DIV2    HSE oscillator clock divided by 2 selected as PLL clock ent
 278:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   PLL_multiplication(PLL multiplication factor):
 279:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_2 
 280:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_3  
 281:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_4  
 282:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_5  
 283:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_6  
 284:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_7  
 285:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_8  
 286:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_9  
 287:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_10 
 288:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_11 
 289:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_12 
 290:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_13 
 291:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_14 
 292:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_15
 293:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_16
 294:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_17
 295:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_18
 296:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_19
 297:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_20
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 18


 298:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_21
 299:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_22
 300:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_23
 301:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_24
 302:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_25
 303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_26
 304:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_27
 305:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_28
 306:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_29
 307:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_30
 308:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_31
 309:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_PLL_MUL_32 
 310:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 311:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only when the PLL is disabled.
 312:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    PLL frequency must be greater than or equal to 32MHz.
 313:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 314:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Config(uint32_t PLL_source, uint32_t PLL_multiplication)
 315:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 689              		.loc 1 315 1
 690              		.cfi_startproc
 691              		@ args = 0, pretend = 0, frame = 16
 692              		@ frame_needed = 1, uses_anonymous_args = 0
 693              		@ link register save eliminated.
 694 0000 80B4     		push	{r7}
 695              	.LCFI42:
 696              		.cfi_def_cfa_offset 4
 697              		.cfi_offset 7, -4
 698 0002 85B0     		sub	sp, sp, #20
 699              	.LCFI43:
 700              		.cfi_def_cfa_offset 24
 701 0004 00AF     		add	r7, sp, #0
 702              	.LCFI44:
 703              		.cfi_def_cfa_register 7
 704 0006 7860     		str	r0, [r7, #4]
 705 0008 3960     		str	r1, [r7]
 316:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value1,temp_value2 = 0;  
 706              		.loc 1 316 26
 707 000a 0023     		movs	r3, #0
 708 000c BB60     		str	r3, [r7, #8]
 317:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 318:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 = RCC->CFG;
 709              		.loc 1 318 22
 710 000e 184B     		ldr	r3, .L45
 711              		.loc 1 318 17
 712 0010 5B68     		ldr	r3, [r3, #4]
 713 0012 FB60     		str	r3, [r7, #12]
 319:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 = RCC->PLLHSIPRE;
 714              		.loc 1 319 22
 715 0014 164B     		ldr	r3, .L45
 716              		.loc 1 319 17
 717 0016 1B6C     		ldr	r3, [r3, #64]
 718 0018 BB60     		str	r3, [r7, #8]
 320:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLSRC, PLLHSEPRES and PLLMULFCT[4:0] bits */
 321:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value1 &= RCC_PLL_MASK;
 719              		.loc 1 321 17
 720 001a FB68     		ldr	r3, [r7, #12]
 721 001c 23F00363 		bic	r3, r3, #137363456
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 19


 722 0020 23F47023 		bic	r3, r3, #983040
 723 0024 FB60     		str	r3, [r7, #12]
 322:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear PLLHSIPRE bits */
 323:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value2 &= RCC_PLLHSIPRE_MASK;
 724              		.loc 1 323 17
 725 0026 BB68     		ldr	r3, [r7, #8]
 726 0028 23F00103 		bic	r3, r3, #1
 727 002c BB60     		str	r3, [r7, #8]
 324:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set the PLL configuration bits */
 325:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if((PLL_source == RCC_PLL_SRC_HSI_DIV1) || (PLL_source == RCC_PLL_SRC_HSI_DIV2))
 728              		.loc 1 325 7
 729 002e 7B68     		ldr	r3, [r7, #4]
 730 0030 002B     		cmp	r3, #0
 731 0032 02D0     		beq	.L42
 732              		.loc 1 325 45 discriminator 1
 733 0034 7B68     		ldr	r3, [r7, #4]
 734 0036 012B     		cmp	r3, #1
 735 0038 08D1     		bne	.L43
 736              	.L42:
 326:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 327:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_multiplication;
 737              		.loc 1 327 21
 738 003a FA68     		ldr	r2, [r7, #12]
 739 003c 3B68     		ldr	r3, [r7]
 740 003e 1343     		orrs	r3, r3, r2
 741 0040 FB60     		str	r3, [r7, #12]
 328:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value2 |= PLL_source;
 742              		.loc 1 328 21
 743 0042 BA68     		ldr	r2, [r7, #8]
 744 0044 7B68     		ldr	r3, [r7, #4]
 745 0046 1343     		orrs	r3, r3, r2
 746 0048 BB60     		str	r3, [r7, #8]
 747 004a 05E0     		b	.L44
 748              	.L43:
 329:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 330:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* (PLL_source == RCC_PLL_SRC_HSE_DIV1) || (PLL_source == RCC_PLL_SRC_HSE_DIV2) */
 331:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 332:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 333:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         temp_value1 |= PLL_source | PLL_multiplication;
 749              		.loc 1 333 35
 750 004c 7A68     		ldr	r2, [r7, #4]
 751 004e 3B68     		ldr	r3, [r7]
 752 0050 1343     		orrs	r3, r3, r2
 753              		.loc 1 333 21
 754 0052 FA68     		ldr	r2, [r7, #12]
 755 0054 1343     		orrs	r3, r3, r2
 756 0056 FB60     		str	r3, [r7, #12]
 757              	.L44:
 334:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 335:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 336:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG       = temp_value1;
 758              		.loc 1 336 8
 759 0058 054A     		ldr	r2, .L45
 760              		.loc 1 336 20
 761 005a FB68     		ldr	r3, [r7, #12]
 762 005c 5360     		str	r3, [r2, #4]
 337:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->PLLHSIPRE = temp_value2;
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 20


 763              		.loc 1 337 8
 764 005e 044A     		ldr	r2, .L45
 765              		.loc 1 337 20
 766 0060 BB68     		ldr	r3, [r7, #8]
 767 0062 1364     		str	r3, [r2, #64]
 338:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 768              		.loc 1 338 1
 769 0064 00BF     		nop
 770 0066 1437     		adds	r7, r7, #20
 771              	.LCFI45:
 772              		.cfi_def_cfa_offset 4
 773 0068 BD46     		mov	sp, r7
 774              	.LCFI46:
 775              		.cfi_def_cfa_register 13
 776              		@ sp needed
 777 006a 5DF8047B 		ldr	r7, [sp], #4
 778              	.LCFI47:
 779              		.cfi_restore 7
 780              		.cfi_def_cfa_offset 0
 781 006e 7047     		bx	lr
 782              	.L46:
 783              		.align	2
 784              	.L45:
 785 0070 00100240 		.word	1073876992
 786              		.cfi_endproc
 787              	.LFE139:
 789              		.section	.text.RCC_PLL_Enable,"ax",%progbits
 790              		.align	1
 791              		.global	RCC_PLL_Enable
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	RCC_PLL_Enable:
 797              	.LFB140:
 339:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 340:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 341:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Enable.
 342:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the PLL.
 343:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 344:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 345:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/ 
 346:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Enable(void)
 347:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 798              		.loc 1 347 1
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 0
 801              		@ frame_needed = 1, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803 0000 80B4     		push	{r7}
 804              	.LCFI48:
 805              		.cfi_def_cfa_offset 4
 806              		.cfi_offset 7, -4
 807 0002 00AF     		add	r7, sp, #0
 808              	.LCFI49:
 809              		.cfi_def_cfa_register 7
 348:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)ENABLE;
 810              		.loc 1 348 5
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 21


 811 0004 034B     		ldr	r3, .L48
 812              		.loc 1 348 40
 813 0006 0122     		movs	r2, #1
 814 0008 1A60     		str	r2, [r3]
 349:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 815              		.loc 1 349 1
 816 000a 00BF     		nop
 817 000c BD46     		mov	sp, r7
 818              	.LCFI50:
 819              		.cfi_def_cfa_register 13
 820              		@ sp needed
 821 000e 5DF8047B 		ldr	r7, [sp], #4
 822              	.LCFI51:
 823              		.cfi_restore 7
 824              		.cfi_def_cfa_offset 0
 825 0012 7047     		bx	lr
 826              	.L49:
 827              		.align	2
 828              	.L48:
 829 0014 60004242 		.word	1111621728
 830              		.cfi_endproc
 831              	.LFE140:
 833              		.section	.text.RCC_PLL_Disable,"ax",%progbits
 834              		.align	1
 835              		.global	RCC_PLL_Disable
 836              		.syntax unified
 837              		.thumb
 838              		.thumb_func
 840              	RCC_PLL_Disable:
 841              	.LFB141:
 350:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 351:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 352:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_PLL_Disable.
 353:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the PLL.
 354:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 355:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 356:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 357:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_PLL_Disable(void)
 358:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 842              		.loc 1 358 1
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
 845              		@ frame_needed = 1, uses_anonymous_args = 0
 846              		@ link register save eliminated.
 847 0000 80B4     		push	{r7}
 848              	.LCFI52:
 849              		.cfi_def_cfa_offset 4
 850              		.cfi_offset 7, -4
 851 0002 00AF     		add	r7, sp, #0
 852              	.LCFI53:
 853              		.cfi_def_cfa_register 7
 359:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_PLLEN_BITBAND = (uint32_t)DISABLE;
 854              		.loc 1 359 5
 855 0004 034B     		ldr	r3, .L51
 856              		.loc 1 359 40
 857 0006 0022     		movs	r2, #0
 858 0008 1A60     		str	r2, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 22


 360:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 859              		.loc 1 360 1
 860 000a 00BF     		nop
 861 000c BD46     		mov	sp, r7
 862              	.LCFI54:
 863              		.cfi_def_cfa_register 13
 864              		@ sp needed
 865 000e 5DF8047B 		ldr	r7, [sp], #4
 866              	.LCFI55:
 867              		.cfi_restore 7
 868              		.cfi_def_cfa_offset 0
 869 0012 7047     		bx	lr
 870              	.L52:
 871              		.align	2
 872              	.L51:
 873 0014 60004242 		.word	1111621728
 874              		.cfi_endproc
 875              	.LFE141:
 877              		.section	.text.RCC_Sysclk_Config,"ax",%progbits
 878              		.align	1
 879              		.global	RCC_Sysclk_Config
 880              		.syntax unified
 881              		.thumb
 882              		.thumb_func
 884              	RCC_Sysclk_Config:
 885              	.LFB142:
 361:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 362:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 363:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Config.
 364:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the system clock (SYSCLK).
 365:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_source(clock source used as system clock):
 366:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSI       HSI selected as system clock
 367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_HSE       HSE selected as system clock
 368:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_SRC_PLLCLK    PLL selected as system clock
 369:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 371:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Sysclk_Config(uint32_t sysclk_source)
 372:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 886              		.loc 1 372 1
 887              		.cfi_startproc
 888              		@ args = 0, pretend = 0, frame = 16
 889              		@ frame_needed = 1, uses_anonymous_args = 0
 890              		@ link register save eliminated.
 891 0000 80B4     		push	{r7}
 892              	.LCFI56:
 893              		.cfi_def_cfa_offset 4
 894              		.cfi_offset 7, -4
 895 0002 85B0     		sub	sp, sp, #20
 896              	.LCFI57:
 897              		.cfi_def_cfa_offset 24
 898 0004 00AF     		add	r7, sp, #0
 899              	.LCFI58:
 900              		.cfi_def_cfa_register 7
 901 0006 7860     		str	r0, [r7, #4]
 373:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 902              		.loc 1 373 14
 903 0008 0023     		movs	r3, #0
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 23


 904 000a FB60     		str	r3, [r7, #12]
 374:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 375:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 905              		.loc 1 375 21
 906 000c 094B     		ldr	r3, .L54
 907              		.loc 1 375 16
 908 000e 5B68     		ldr	r3, [r3, #4]
 909 0010 FB60     		str	r3, [r7, #12]
 376:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear SCLKSW[1:0] bits */
 377:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_SRC_MASK;
 910              		.loc 1 377 16
 911 0012 FB68     		ldr	r3, [r7, #12]
 912 0014 23F00303 		bic	r3, r3, #3
 913 0018 FB60     		str	r3, [r7, #12]
 378:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set SCLKSW[1:0] bits according to sysclk_source value */
 379:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_source;
 914              		.loc 1 379 16
 915 001a FA68     		ldr	r2, [r7, #12]
 916 001c 7B68     		ldr	r3, [r7, #4]
 917 001e 1343     		orrs	r3, r3, r2
 918 0020 FB60     		str	r3, [r7, #12]
 380:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 381:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 919              		.loc 1 381 8
 920 0022 044A     		ldr	r2, .L54
 921              		.loc 1 381 14
 922 0024 FB68     		ldr	r3, [r7, #12]
 923 0026 5360     		str	r3, [r2, #4]
 382:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 924              		.loc 1 382 1
 925 0028 00BF     		nop
 926 002a 1437     		adds	r7, r7, #20
 927              	.LCFI59:
 928              		.cfi_def_cfa_offset 4
 929 002c BD46     		mov	sp, r7
 930              	.LCFI60:
 931              		.cfi_def_cfa_register 13
 932              		@ sp needed
 933 002e 5DF8047B 		ldr	r7, [sp], #4
 934              	.LCFI61:
 935              		.cfi_restore 7
 936              		.cfi_def_cfa_offset 0
 937 0032 7047     		bx	lr
 938              	.L55:
 939              		.align	2
 940              	.L54:
 941 0034 00100240 		.word	1073876992
 942              		.cfi_endproc
 943              	.LFE142:
 945              		.section	.text.RCC_Sysclk_Source_Get,"ax",%progbits
 946              		.align	1
 947              		.global	RCC_Sysclk_Source_Get
 948              		.syntax unified
 949              		.thumb
 950              		.thumb_func
 952              	RCC_Sysclk_Source_Get:
 953              	.LFB143:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 24


 383:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 384:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 385:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Sysclk_Source_Get.
 386:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the clock source used as system clock.
 387:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 388:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  (The clock source used as system clock):
 389:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00    HSI used as system clock  
 390:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x04    HSE used as system clock
 391:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x08    PLL used as system clock
 392:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 393:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** uint8_t RCC_Sysclk_Source_Get(void)  
 394:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {  
 954              		.loc 1 394 1
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 0
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959 0000 80B4     		push	{r7}
 960              	.LCFI62:
 961              		.cfi_def_cfa_offset 4
 962              		.cfi_offset 7, -4
 963 0002 00AF     		add	r7, sp, #0
 964              	.LCFI63:
 965              		.cfi_def_cfa_register 7
 395:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     return ((uint8_t)(RCC->CFG & RCC_SYSCLK_STS_MASK));
 966              		.loc 1 395 26
 967 0004 054B     		ldr	r3, .L58
 968 0006 5B68     		ldr	r3, [r3, #4]
 969              		.loc 1 395 13
 970 0008 DBB2     		uxtb	r3, r3
 971 000a 03F00C03 		and	r3, r3, #12
 972 000e DBB2     		uxtb	r3, r3
 396:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 973              		.loc 1 396 1
 974 0010 1846     		mov	r0, r3
 975 0012 BD46     		mov	sp, r7
 976              	.LCFI64:
 977              		.cfi_def_cfa_register 13
 978              		@ sp needed
 979 0014 5DF8047B 		ldr	r7, [sp], #4
 980              	.LCFI65:
 981              		.cfi_restore 7
 982              		.cfi_def_cfa_offset 0
 983 0018 7047     		bx	lr
 984              	.L59:
 985 001a 00BF     		.align	2
 986              	.L58:
 987 001c 00100240 		.word	1073876992
 988              		.cfi_endproc
 989              	.LFE143:
 991              		.section	.text.RCC_Hclk_Config,"ax",%progbits
 992              		.align	1
 993              		.global	RCC_Hclk_Config
 994              		.syntax unified
 995              		.thumb
 996              		.thumb_func
 998              	RCC_Hclk_Config:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 25


 999              	.LFB144:
 397:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 398:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 399:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Hclk_Config.
 400:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the AHB clock (HCLK).
 401:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   sysclk_div(AHB clock is derived from the system clock (SYSCLK)):
 402:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV1      AHB clock = SYSCLK
 403:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV2      AHB clock = SYSCLK/2
 404:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV4      AHB clock = SYSCLK/4
 405:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV8      AHB clock = SYSCLK/8
 406:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV16     AHB clock = SYSCLK/16
 407:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV64     AHB clock = SYSCLK/64
 408:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV128    AHB clock = SYSCLK/128
 409:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV256    AHB clock = SYSCLK/256
 410:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_SYSCLK_DIV512    AHB clock = SYSCLK/512
 411:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 412:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 413:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Hclk_Config(uint32_t sysclk_div)
 414:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1000              		.loc 1 414 1
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 16
 1003              		@ frame_needed = 1, uses_anonymous_args = 0
 1004              		@ link register save eliminated.
 1005 0000 80B4     		push	{r7}
 1006              	.LCFI66:
 1007              		.cfi_def_cfa_offset 4
 1008              		.cfi_offset 7, -4
 1009 0002 85B0     		sub	sp, sp, #20
 1010              	.LCFI67:
 1011              		.cfi_def_cfa_offset 24
 1012 0004 00AF     		add	r7, sp, #0
 1013              	.LCFI68:
 1014              		.cfi_def_cfa_register 7
 1015 0006 7860     		str	r0, [r7, #4]
 415:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1016              		.loc 1 415 14
 1017 0008 0023     		movs	r3, #0
 1018 000a FB60     		str	r3, [r7, #12]
 416:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 1019              		.loc 1 416 21
 1020 000c 094B     		ldr	r3, .L61
 1021              		.loc 1 416 16
 1022 000e 5B68     		ldr	r3, [r3, #4]
 1023 0010 FB60     		str	r3, [r7, #12]
 417:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear AHBPRES[3:0] bits */
 418:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_SYSCLK_DIV_MASK;
 1024              		.loc 1 418 16
 1025 0012 FB68     		ldr	r3, [r7, #12]
 1026 0014 23F0F003 		bic	r3, r3, #240
 1027 0018 FB60     		str	r3, [r7, #12]
 419:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set AHBPRES[3:0] bits according to rcc_sysclk value */
 420:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= sysclk_div;
 1028              		.loc 1 420 16
 1029 001a FA68     		ldr	r2, [r7, #12]
 1030 001c 7B68     		ldr	r3, [r7, #4]
 1031 001e 1343     		orrs	r3, r3, r2
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 26


 1032 0020 FB60     		str	r3, [r7, #12]
 421:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 422:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 1033              		.loc 1 422 8
 1034 0022 044A     		ldr	r2, .L61
 1035              		.loc 1 422 14
 1036 0024 FB68     		ldr	r3, [r7, #12]
 1037 0026 5360     		str	r3, [r2, #4]
 423:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1038              		.loc 1 423 1
 1039 0028 00BF     		nop
 1040 002a 1437     		adds	r7, r7, #20
 1041              	.LCFI69:
 1042              		.cfi_def_cfa_offset 4
 1043 002c BD46     		mov	sp, r7
 1044              	.LCFI70:
 1045              		.cfi_def_cfa_register 13
 1046              		@ sp needed
 1047 002e 5DF8047B 		ldr	r7, [sp], #4
 1048              	.LCFI71:
 1049              		.cfi_restore 7
 1050              		.cfi_def_cfa_offset 0
 1051 0032 7047     		bx	lr
 1052              	.L62:
 1053              		.align	2
 1054              	.L61:
 1055 0034 00100240 		.word	1073876992
 1056              		.cfi_endproc
 1057              	.LFE144:
 1059              		.section	.text.RCC_Pclk1_Config,"ax",%progbits
 1060              		.align	1
 1061              		.global	RCC_Pclk1_Config
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	RCC_Pclk1_Config:
 1067              	.LFB145:
 424:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 425:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 426:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk1_Config.
 427:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the Low Speed APB clock (PCLK1).
 428:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB1 clock is derived from the AHB clock (HCLK)):
 429:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB1 clock = HCLK
 430:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB1 clock = HCLK/2
 431:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB1 clock = HCLK/4
 432:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB1 clock = HCLK/8
 433:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB1 clock = HCLK/16
 434:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 435:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 436:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk1_Config(uint32_t hclk_div)
 437:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1068              		.loc 1 437 1
 1069              		.cfi_startproc
 1070              		@ args = 0, pretend = 0, frame = 16
 1071              		@ frame_needed = 1, uses_anonymous_args = 0
 1072              		@ link register save eliminated.
 1073 0000 80B4     		push	{r7}
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 27


 1074              	.LCFI72:
 1075              		.cfi_def_cfa_offset 4
 1076              		.cfi_offset 7, -4
 1077 0002 85B0     		sub	sp, sp, #20
 1078              	.LCFI73:
 1079              		.cfi_def_cfa_offset 24
 1080 0004 00AF     		add	r7, sp, #0
 1081              	.LCFI74:
 1082              		.cfi_def_cfa_register 7
 1083 0006 7860     		str	r0, [r7, #4]
 438:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1084              		.loc 1 438 14
 1085 0008 0023     		movs	r3, #0
 1086 000a FB60     		str	r3, [r7, #12]
 439:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 1087              		.loc 1 439 21
 1088 000c 094B     		ldr	r3, .L64
 1089              		.loc 1 439 16
 1090 000e 5B68     		ldr	r3, [r3, #4]
 1091 0010 FB60     		str	r3, [r7, #12]
 440:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB1PRES[2:0] bits */
 441:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB1_DIV_MASK;
 1092              		.loc 1 441 16
 1093 0012 FB68     		ldr	r3, [r7, #12]
 1094 0014 23F4E063 		bic	r3, r3, #1792
 1095 0018 FB60     		str	r3, [r7, #12]
 442:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB1PRES[2:0] bits according to hclk_div value */
 443:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div;
 1096              		.loc 1 443 16
 1097 001a FA68     		ldr	r2, [r7, #12]
 1098 001c 7B68     		ldr	r3, [r7, #4]
 1099 001e 1343     		orrs	r3, r3, r2
 1100 0020 FB60     		str	r3, [r7, #12]
 444:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 445:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 1101              		.loc 1 445 8
 1102 0022 044A     		ldr	r2, .L64
 1103              		.loc 1 445 14
 1104 0024 FB68     		ldr	r3, [r7, #12]
 1105 0026 5360     		str	r3, [r2, #4]
 446:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1106              		.loc 1 446 1
 1107 0028 00BF     		nop
 1108 002a 1437     		adds	r7, r7, #20
 1109              	.LCFI75:
 1110              		.cfi_def_cfa_offset 4
 1111 002c BD46     		mov	sp, r7
 1112              	.LCFI76:
 1113              		.cfi_def_cfa_register 13
 1114              		@ sp needed
 1115 002e 5DF8047B 		ldr	r7, [sp], #4
 1116              	.LCFI77:
 1117              		.cfi_restore 7
 1118              		.cfi_def_cfa_offset 0
 1119 0032 7047     		bx	lr
 1120              	.L65:
 1121              		.align	2
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 28


 1122              	.L64:
 1123 0034 00100240 		.word	1073876992
 1124              		.cfi_endproc
 1125              	.LFE145:
 1127              		.section	.text.RCC_Pclk2_Config,"ax",%progbits
 1128              		.align	1
 1129              		.global	RCC_Pclk2_Config
 1130              		.syntax unified
 1131              		.thumb
 1132              		.thumb_func
 1134              	RCC_Pclk2_Config:
 1135              	.LFB146:
 447:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 448:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 449:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Pclk2_Config.
 450:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the High Speed APB clock (PCLK2).
 451:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   hclk_div(APB2 clock is derived from the AHB clock (HCLK)):
 452:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV1     APB2 clock = HCLK
 453:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV2     APB2 clock = HCLK/2
 454:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV4     APB2 clock = HCLK/4
 455:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV8     APB2 clock = HCLK/8
 456:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_HCLK_DIV16    APB2 clock = HCLK/16
 457:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 458:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 459:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Pclk2_Config(uint32_t hclk_div)
 460:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1136              		.loc 1 460 1
 1137              		.cfi_startproc
 1138              		@ args = 0, pretend = 0, frame = 16
 1139              		@ frame_needed = 1, uses_anonymous_args = 0
 1140              		@ link register save eliminated.
 1141 0000 80B4     		push	{r7}
 1142              	.LCFI78:
 1143              		.cfi_def_cfa_offset 4
 1144              		.cfi_offset 7, -4
 1145 0002 85B0     		sub	sp, sp, #20
 1146              	.LCFI79:
 1147              		.cfi_def_cfa_offset 24
 1148 0004 00AF     		add	r7, sp, #0
 1149              	.LCFI80:
 1150              		.cfi_def_cfa_register 7
 1151 0006 7860     		str	r0, [r7, #4]
 461:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1152              		.loc 1 461 14
 1153 0008 0023     		movs	r3, #0
 1154 000a FB60     		str	r3, [r7, #12]
 462:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 1155              		.loc 1 462 21
 1156 000c 0A4B     		ldr	r3, .L67
 1157              		.loc 1 462 16
 1158 000e 5B68     		ldr	r3, [r3, #4]
 1159 0010 FB60     		str	r3, [r7, #12]
 463:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear APB2PRES[2:0] bits */
 464:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_APB2_DIV_MASK;
 1160              		.loc 1 464 16
 1161 0012 FB68     		ldr	r3, [r7, #12]
 1162 0014 23F46053 		bic	r3, r3, #14336
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 29


 1163 0018 FB60     		str	r3, [r7, #12]
 465:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set APB2PRES[2:0] bits according to hclk_div value */
 466:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= hclk_div << RCC_APB2PRES_OFFSET; 
 1164              		.loc 1 466 28
 1165 001a 7B68     		ldr	r3, [r7, #4]
 1166 001c DB00     		lsls	r3, r3, #3
 1167              		.loc 1 466 16
 1168 001e FA68     		ldr	r2, [r7, #12]
 1169 0020 1343     		orrs	r3, r3, r2
 1170 0022 FB60     		str	r3, [r7, #12]
 467:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 468:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 1171              		.loc 1 468 8
 1172 0024 044A     		ldr	r2, .L67
 1173              		.loc 1 468 14
 1174 0026 FB68     		ldr	r3, [r7, #12]
 1175 0028 5360     		str	r3, [r2, #4]
 469:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1176              		.loc 1 469 1
 1177 002a 00BF     		nop
 1178 002c 1437     		adds	r7, r7, #20
 1179              	.LCFI81:
 1180              		.cfi_def_cfa_offset 4
 1181 002e BD46     		mov	sp, r7
 1182              	.LCFI82:
 1183              		.cfi_def_cfa_register 13
 1184              		@ sp needed
 1185 0030 5DF8047B 		ldr	r7, [sp], #4
 1186              	.LCFI83:
 1187              		.cfi_restore 7
 1188              		.cfi_def_cfa_offset 0
 1189 0034 7047     		bx	lr
 1190              	.L68:
 1191 0036 00BF     		.align	2
 1192              	.L67:
 1193 0038 00100240 		.word	1073876992
 1194              		.cfi_endproc
 1195              	.LFE146:
 1197              		.section	.text.RCC_Interrupt_Enable,"ax",%progbits
 1198              		.align	1
 1199              		.global	RCC_Interrupt_Enable
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	RCC_Interrupt_Enable:
 1205              	.LFB147:
 470:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 471:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 472:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Enable.
 473:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the specified RCC interrupts.
 474:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be enabled):
 475:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 476:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 477:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 478:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 479:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 480:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN (Clock security system interrupt in LSE
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 30


 481:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 482:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 483:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Enable(uint32_t interrupt)
 484:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1206              		.loc 1 484 1
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 8
 1209              		@ frame_needed = 1, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 1211 0000 80B4     		push	{r7}
 1212              	.LCFI84:
 1213              		.cfi_def_cfa_offset 4
 1214              		.cfi_offset 7, -4
 1215 0002 83B0     		sub	sp, sp, #12
 1216              	.LCFI85:
 1217              		.cfi_def_cfa_offset 16
 1218 0004 00AF     		add	r7, sp, #0
 1219              	.LCFI86:
 1220              		.cfi_def_cfa_register 7
 1221 0006 7860     		str	r0, [r7, #4]
 485:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to enable the selected interrupts */
 486:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt;
 1222              		.loc 1 486 8
 1223 0008 054B     		ldr	r3, .L70
 1224 000a 9A68     		ldr	r2, [r3, #8]
 1225 000c 0449     		ldr	r1, .L70
 1226              		.loc 1 486 17
 1227 000e 7B68     		ldr	r3, [r7, #4]
 1228 0010 1343     		orrs	r3, r3, r2
 1229 0012 8B60     		str	r3, [r1, #8]
 487:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1230              		.loc 1 487 1
 1231 0014 00BF     		nop
 1232 0016 0C37     		adds	r7, r7, #12
 1233              	.LCFI87:
 1234              		.cfi_def_cfa_offset 4
 1235 0018 BD46     		mov	sp, r7
 1236              	.LCFI88:
 1237              		.cfi_def_cfa_register 13
 1238              		@ sp needed
 1239 001a 5DF8047B 		ldr	r7, [sp], #4
 1240              	.LCFI89:
 1241              		.cfi_restore 7
 1242              		.cfi_def_cfa_offset 0
 1243 001e 7047     		bx	lr
 1244              	.L71:
 1245              		.align	2
 1246              	.L70:
 1247 0020 00100240 		.word	1073876992
 1248              		.cfi_endproc
 1249              	.LFE147:
 1251              		.section	.text.RCC_Interrupt_Disable,"ax",%progbits
 1252              		.align	1
 1253              		.global	RCC_Interrupt_Disable
 1254              		.syntax unified
 1255              		.thumb
 1256              		.thumb_func
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 31


 1258              	RCC_Interrupt_Disable:
 1259              	.LFB148:
 488:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 489:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 490:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Disable.
 491:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the specified RCC interrupts.
 492:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt(the RCC interrupt sources to be disabled):
 493:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIEN    LSI ready interrupt
 494:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIEN    LSE ready interrupt
 495:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIEN    HSI ready interrupt
 496:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIEN    HSE ready interrupt
 497:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIEN    PLL ready interrupt
 498:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIEN    Clock security system interrupt in LSE
 499:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 500:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 501:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Disable(uint32_t interrupt)
 502:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1260              		.loc 1 502 1
 1261              		.cfi_startproc
 1262              		@ args = 0, pretend = 0, frame = 8
 1263              		@ frame_needed = 1, uses_anonymous_args = 0
 1264              		@ link register save eliminated.
 1265 0000 80B4     		push	{r7}
 1266              	.LCFI90:
 1267              		.cfi_def_cfa_offset 4
 1268              		.cfi_offset 7, -4
 1269 0002 83B0     		sub	sp, sp, #12
 1270              	.LCFI91:
 1271              		.cfi_def_cfa_offset 16
 1272 0004 00AF     		add	r7, sp, #0
 1273              	.LCFI92:
 1274              		.cfi_def_cfa_register 7
 1275 0006 7860     		str	r0, [r7, #4]
 503:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Perform Byte access to RCC_CLKINT bits to disable the selected interrupts */
 504:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT &= (~interrupt);
 1276              		.loc 1 504 8
 1277 0008 064B     		ldr	r3, .L73
 1278 000a 9A68     		ldr	r2, [r3, #8]
 1279              		.loc 1 504 21
 1280 000c 7B68     		ldr	r3, [r7, #4]
 1281 000e DB43     		mvns	r3, r3
 1282              		.loc 1 504 8
 1283 0010 0449     		ldr	r1, .L73
 1284              		.loc 1 504 17
 1285 0012 1340     		ands	r3, r3, r2
 1286 0014 8B60     		str	r3, [r1, #8]
 505:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1287              		.loc 1 505 1
 1288 0016 00BF     		nop
 1289 0018 0C37     		adds	r7, r7, #12
 1290              	.LCFI93:
 1291              		.cfi_def_cfa_offset 4
 1292 001a BD46     		mov	sp, r7
 1293              	.LCFI94:
 1294              		.cfi_def_cfa_register 13
 1295              		@ sp needed
 1296 001c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 32


 1297              	.LCFI95:
 1298              		.cfi_restore 7
 1299              		.cfi_def_cfa_offset 0
 1300 0020 7047     		bx	lr
 1301              	.L74:
 1302 0022 00BF     		.align	2
 1303              	.L73:
 1304 0024 00100240 		.word	1073876992
 1305              		.cfi_endproc
 1306              	.LFE148:
 1308              		.section	.text.RCC_TIM1_8_Clock_Config,"ax",%progbits
 1309              		.align	1
 1310              		.global	RCC_TIM1_8_Clock_Config
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1315              	RCC_TIM1_8_Clock_Config:
 1316              	.LFB149:
 506:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 507:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 508:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_TIM1_8_Clock_Config.
 509:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the TIM1/8 clock source(TIM1/8CLK).
 510:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   timer1_8_clksrc(TIM1/8 clock source):
 511:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_PCLK2 
 512:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_TIM1_8_CLKSRC_SYSCLK
 513:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 514:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 515:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_TIM1_8_Clock_Config(uint32_t timer1_8_clksrc)  
 516:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1317              		.loc 1 516 1
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 16
 1320              		@ frame_needed = 1, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 1322 0000 80B4     		push	{r7}
 1323              	.LCFI96:
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 7, -4
 1326 0002 85B0     		sub	sp, sp, #20
 1327              	.LCFI97:
 1328              		.cfi_def_cfa_offset 24
 1329 0004 00AF     		add	r7, sp, #0
 1330              	.LCFI98:
 1331              		.cfi_def_cfa_register 7
 1332 0006 7860     		str	r0, [r7, #4]
 517:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1333              		.loc 1 517 14
 1334 0008 0023     		movs	r3, #0
 1335 000a FB60     		str	r3, [r7, #12]
 518:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 519:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 1336              		.loc 1 519 21
 1337 000c 094B     		ldr	r3, .L76
 1338              		.loc 1 519 16
 1339 000e DB6A     		ldr	r3, [r3, #44]
 1340 0010 FB60     		str	r3, [r7, #12]
 520:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear TIMCLK_SEL bits */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 33


 521:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_TIM1_8_CLKSRC_MASK;
 1341              		.loc 1 521 16
 1342 0012 FB68     		ldr	r3, [r7, #12]
 1343 0014 23F00053 		bic	r3, r3, #536870912
 1344 0018 FB60     		str	r3, [r7, #12]
 522:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set TIMCLK_SEL bits according to timer1_8_clksrc value */
 523:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= timer1_8_clksrc;
 1345              		.loc 1 523 16
 1346 001a FA68     		ldr	r2, [r7, #12]
 1347 001c 7B68     		ldr	r3, [r7, #4]
 1348 001e 1343     		orrs	r3, r3, r2
 1349 0020 FB60     		str	r3, [r7, #12]
 524:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 525:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 526:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 1350              		.loc 1 526 8
 1351 0022 044A     		ldr	r2, .L76
 1352              		.loc 1 526 15
 1353 0024 FB68     		ldr	r3, [r7, #12]
 1354 0026 D362     		str	r3, [r2, #44]
 527:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1355              		.loc 1 527 1
 1356 0028 00BF     		nop
 1357 002a 1437     		adds	r7, r7, #20
 1358              	.LCFI99:
 1359              		.cfi_def_cfa_offset 4
 1360 002c BD46     		mov	sp, r7
 1361              	.LCFI100:
 1362              		.cfi_def_cfa_register 13
 1363              		@ sp needed
 1364 002e 5DF8047B 		ldr	r7, [sp], #4
 1365              	.LCFI101:
 1366              		.cfi_restore 7
 1367              		.cfi_def_cfa_offset 0
 1368 0032 7047     		bx	lr
 1369              	.L77:
 1370              		.align	2
 1371              	.L76:
 1372 0034 00100240 		.word	1073876992
 1373              		.cfi_endproc
 1374              	.LFE149:
 1376              		.section	.text.RCC_ADC_1M_Clock_Config,"ax",%progbits
 1377              		.align	1
 1378              		.global	RCC_ADC_1M_Clock_Config
 1379              		.syntax unified
 1380              		.thumb
 1381              		.thumb_func
 1383              	RCC_ADC_1M_Clock_Config:
 1384              	.LFB150:
 528:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 529:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 530:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_1M_Clock_Config.
 531:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCx 1M clock (ADC1MCLK).
 532:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_clksrc(ADC1M clock source):
 533:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSI
 534:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_SRC_HSE
 535:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC1M_prescaler(ADC1M clock prescaler):
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 34


 536:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV1 
 537:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV2 
 538:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV3 
 539:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV4 
 540:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV5 
 541:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV6 
 542:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV7 
 543:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV8 
 544:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV9 
 545:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV10
 546:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV11
 547:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV12
 548:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV13
 549:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV14
 550:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV15
 551:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV16
 552:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV17
 553:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV18
 554:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV19
 555:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV20
 556:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV21
 557:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV22
 558:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV23
 559:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV24
 560:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV25
 561:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV26
 562:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV27
 563:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV28
 564:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV29
 565:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV30
 566:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV31
 567:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADC1MCLK_DIV32
 568:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 569:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 570:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_1M_Clock_Config(uint32_t ADC1M_clksrc, uint32_t ADC1M_prescaler)
 571:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1385              		.loc 1 571 1
 1386              		.cfi_startproc
 1387              		@ args = 0, pretend = 0, frame = 16
 1388              		@ frame_needed = 1, uses_anonymous_args = 0
 1389              		@ link register save eliminated.
 1390 0000 80B4     		push	{r7}
 1391              	.LCFI102:
 1392              		.cfi_def_cfa_offset 4
 1393              		.cfi_offset 7, -4
 1394 0002 85B0     		sub	sp, sp, #20
 1395              	.LCFI103:
 1396              		.cfi_def_cfa_offset 24
 1397 0004 00AF     		add	r7, sp, #0
 1398              	.LCFI104:
 1399              		.cfi_def_cfa_register 7
 1400 0006 7860     		str	r0, [r7, #4]
 1401 0008 3960     		str	r1, [r7]
 572:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1402              		.loc 1 572 14
 1403 000a 0023     		movs	r3, #0
 1404 000c FB60     		str	r3, [r7, #12]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 35


 573:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 574:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 1405              		.loc 1 574 21
 1406 000e 0E4B     		ldr	r3, .L79
 1407              		.loc 1 574 16
 1408 0010 DB6A     		ldr	r3, [r3, #44]
 1409 0012 FB60     		str	r3, [r7, #12]
 575:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADC1MSEL and ADC1MPRE[4:0] bits */
 576:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_SRC_MASK;
 1410              		.loc 1 576 16
 1411 0014 FB68     		ldr	r3, [r7, #12]
 1412 0016 23F48063 		bic	r3, r3, #1024
 1413 001a FB60     		str	r3, [r7, #12]
 577:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADC1MCLK_DIV_MASK;
 1414              		.loc 1 577 16
 1415 001c FB68     		ldr	r3, [r7, #12]
 1416 001e 23F47843 		bic	r3, r3, #63488
 1417 0022 FB60     		str	r3, [r7, #12]
 578:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MSEL bits according to ADC1M_clksrc value */
 579:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_clksrc;
 1418              		.loc 1 579 16
 1419 0024 FA68     		ldr	r2, [r7, #12]
 1420 0026 7B68     		ldr	r3, [r7, #4]
 1421 0028 1343     		orrs	r3, r3, r2
 1422 002a FB60     		str	r3, [r7, #12]
 580:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADC1MPRE[4:0] bits according to ADC1M_prescaler value */
 581:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC1M_prescaler;
 1423              		.loc 1 581 16
 1424 002c FA68     		ldr	r2, [r7, #12]
 1425 002e 3B68     		ldr	r3, [r7]
 1426 0030 1343     		orrs	r3, r3, r2
 1427 0032 FB60     		str	r3, [r7, #12]
 582:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 583:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 584:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 1428              		.loc 1 584 8
 1429 0034 044A     		ldr	r2, .L79
 1430              		.loc 1 584 15
 1431 0036 FB68     		ldr	r3, [r7, #12]
 1432 0038 D362     		str	r3, [r2, #44]
 585:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1433              		.loc 1 585 1
 1434 003a 00BF     		nop
 1435 003c 1437     		adds	r7, r7, #20
 1436              	.LCFI105:
 1437              		.cfi_def_cfa_offset 4
 1438 003e BD46     		mov	sp, r7
 1439              	.LCFI106:
 1440              		.cfi_def_cfa_register 13
 1441              		@ sp needed
 1442 0040 5DF8047B 		ldr	r7, [sp], #4
 1443              	.LCFI107:
 1444              		.cfi_restore 7
 1445              		.cfi_def_cfa_offset 0
 1446 0044 7047     		bx	lr
 1447              	.L80:
 1448 0046 00BF     		.align	2
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 36


 1449              	.L79:
 1450 0048 00100240 		.word	1073876992
 1451              		.cfi_endproc
 1452              	.LFE150:
 1454              		.section	.text.RCC_ADC_PLL_Clock_Prescaler_Enable,"ax",%progbits
 1455              		.align	1
 1456              		.global	RCC_ADC_PLL_Clock_Prescaler_Enable
 1457              		.syntax unified
 1458              		.thumb
 1459              		.thumb_func
 1461              	RCC_ADC_PLL_Clock_Prescaler_Enable:
 1462              	.LFB151:
 586:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 587:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 588:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Prescaler_Enable.
 589:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCPLLCLK prescaler, and enable ADCPLLCLK.
 590:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_PLLCLK_prescaler(ADCPLLCLK prescaler):
 591:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV1       ADCPLLCLKPRES[4:0] = 10000, Pll Clock Divided By 1
 592:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV2       ADCPLLCLKPRES[4:0] = 10001, Pll Clock Divided By 2
 593:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV4       ADCPLLCLKPRES[4:0] = 10010, Pll Clock Divided By 4
 594:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV6       ADCPLLCLKPRES[4:0] = 10011, Pll Clock Divided By 6
 595:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV8       ADCPLLCLKPRES[4:0] = 10100, Pll Clock Divided By 8
 596:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV10      ADCPLLCLKPRES[4:0] = 10101, Pll Clock Divided By 10
 597:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV12      ADCPLLCLKPRES[4:0] = 10110, Pll Clock Divided By 12
 598:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV16      ADCPLLCLKPRES[4:0] = 10111, Pll Clock Divided By 16
 599:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV32      ADCPLLCLKPRES[4:0] = 11000, Pll Clock Divided By 32
 600:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV64      ADCPLLCLKPRES[4:0] = 11001, Pll Clock Divided By 64
 601:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV128     ADCPLLCLKPRES[4:0] = 11010, Pll Clock Divided By 128
 602:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV256     ADCPLLCLKPRES[4:0] = 11011, Pll Clock Divided By 256
 603:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCPLLCLK_DIV_OTHERS ADCPLLCLKPRES[4:0] = others, Pll Clock Divided By 256
 604:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 605:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 606:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Prescaler_Enable(uint32_t ADC_PLLCLK_prescaler)
 607:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1463              		.loc 1 607 1
 1464              		.cfi_startproc
 1465              		@ args = 0, pretend = 0, frame = 16
 1466              		@ frame_needed = 1, uses_anonymous_args = 0
 1467              		@ link register save eliminated.
 1468 0000 80B4     		push	{r7}
 1469              	.LCFI108:
 1470              		.cfi_def_cfa_offset 4
 1471              		.cfi_offset 7, -4
 1472 0002 85B0     		sub	sp, sp, #20
 1473              	.LCFI109:
 1474              		.cfi_def_cfa_offset 24
 1475 0004 00AF     		add	r7, sp, #0
 1476              	.LCFI110:
 1477              		.cfi_def_cfa_register 7
 1478 0006 7860     		str	r0, [r7, #4]
 608:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1479              		.loc 1 608 14
 1480 0008 0023     		movs	r3, #0
 1481 000a FB60     		str	r3, [r7, #12]
 609:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 610:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 1482              		.loc 1 610 21
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 37


 1483 000c 094B     		ldr	r3, .L82
 1484              		.loc 1 610 16
 1485 000e DB6A     		ldr	r3, [r3, #44]
 1486 0010 FB60     		str	r3, [r7, #12]
 611:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bits */
 612:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCPLLCLK_MASK;
 1487              		.loc 1 612 16
 1488 0012 FB68     		ldr	r3, [r7, #12]
 1489 0014 23F4F873 		bic	r3, r3, #496
 1490 0018 FB60     		str	r3, [r7, #12]
 613:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 614:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_PLLCLK_prescaler;
 1491              		.loc 1 614 16
 1492 001a FA68     		ldr	r2, [r7, #12]
 1493 001c 7B68     		ldr	r3, [r7, #4]
 1494 001e 1343     		orrs	r3, r3, r2
 1495 0020 FB60     		str	r3, [r7, #12]
 615:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 616:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 617:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 1496              		.loc 1 617 8
 1497 0022 044A     		ldr	r2, .L82
 1498              		.loc 1 617 15
 1499 0024 FB68     		ldr	r3, [r7, #12]
 1500 0026 D362     		str	r3, [r2, #44]
 618:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1501              		.loc 1 618 1
 1502 0028 00BF     		nop
 1503 002a 1437     		adds	r7, r7, #20
 1504              	.LCFI111:
 1505              		.cfi_def_cfa_offset 4
 1506 002c BD46     		mov	sp, r7
 1507              	.LCFI112:
 1508              		.cfi_def_cfa_register 13
 1509              		@ sp needed
 1510 002e 5DF8047B 		ldr	r7, [sp], #4
 1511              	.LCFI113:
 1512              		.cfi_restore 7
 1513              		.cfi_def_cfa_offset 0
 1514 0032 7047     		bx	lr
 1515              	.L83:
 1516              		.align	2
 1517              	.L82:
 1518 0034 00100240 		.word	1073876992
 1519              		.cfi_endproc
 1520              	.LFE151:
 1522              		.section	.text.RCC_ADC_PLL_Clock_Disable,"ax",%progbits
 1523              		.align	1
 1524              		.global	RCC_ADC_PLL_Clock_Disable
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1529              	RCC_ADC_PLL_Clock_Disable:
 1530              	.LFB152:
 619:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 620:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 621:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_PLL_Clock_Disable.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 38


 622:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disable ADCPLLCLK (ADCPLLCLKPRES[4:0] = 0xxxx, ADC Pll Clock Disable).
 623:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 624:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 625:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 626:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_PLL_Clock_Disable(void)
 627:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1531              		.loc 1 627 1
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 1, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
 1536 0000 80B4     		push	{r7}
 1537              	.LCFI114:
 1538              		.cfi_def_cfa_offset 4
 1539              		.cfi_offset 7, -4
 1540 0002 00AF     		add	r7, sp, #0
 1541              	.LCFI115:
 1542              		.cfi_def_cfa_register 7
 628:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCPLLPRES[4:0] bit4 */
 629:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 &= RCC_ADCPLLCLK_DISABLE;
 1543              		.loc 1 629 8
 1544 0004 054B     		ldr	r3, .L85
 1545 0006 DB6A     		ldr	r3, [r3, #44]
 1546 0008 044A     		ldr	r2, .L85
 1547              		.loc 1 629 15
 1548 000a 23F48073 		bic	r3, r3, #256
 1549 000e D362     		str	r3, [r2, #44]
 630:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1550              		.loc 1 630 1
 1551 0010 00BF     		nop
 1552 0012 BD46     		mov	sp, r7
 1553              	.LCFI116:
 1554              		.cfi_def_cfa_register 13
 1555              		@ sp needed
 1556 0014 5DF8047B 		ldr	r7, [sp], #4
 1557              	.LCFI117:
 1558              		.cfi_restore 7
 1559              		.cfi_def_cfa_offset 0
 1560 0018 7047     		bx	lr
 1561              	.L86:
 1562 001a 00BF     		.align	2
 1563              	.L85:
 1564 001c 00100240 		.word	1073876992
 1565              		.cfi_endproc
 1566              	.LFE152:
 1568              		.section	.text.RCC_ADC_Hclk_Config,"ax",%progbits
 1569              		.align	1
 1570              		.global	RCC_ADC_Hclk_Config
 1571              		.syntax unified
 1572              		.thumb
 1573              		.thumb_func
 1575              	RCC_ADC_Hclk_Config:
 1576              	.LFB153:
 631:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 632:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 633:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Config.
 634:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the ADCHCLK prescaler.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 39


 635:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   ADC_hclk_prescaler(ADCHCLK prescaler):
 636:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV1        ADCHCLKPRE[3:0] = 0000, HCLK Clock Divided By 1
 637:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV2        ADCHCLKPRE[3:0] = 0001, HCLK Clock Divided By 2
 638:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV4        ADCHCLKPRE[3:0] = 0010, HCLK Clock Divided By 4
 639:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV6        ADCHCLKPRE[3:0] = 0011, HCLK Clock Divided By 6
 640:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV8        ADCHCLKPRE[3:0] = 0100, HCLK Clock Divided By 8
 641:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV10       ADCHCLKPRE[3:0] = 0101, HCLK Clock Divided By 10
 642:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV12       ADCHCLKPRE[3:0] = 0110, HCLK Clock Divided By 12
 643:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV16       ADCHCLKPRE[3:0] = 0111, HCLK Clock Divided By 16
 644:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV32       ADCHCLKPRE[3:0] = 1000, HCLK Clock Divided By 32
 645:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_ADCHCLK_DIV_OTHERS  ADCHCLKPRE[3:0] = others, HCLK Clock Divided By 32
 646:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 647:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 648:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Config(uint32_t ADC_hclk_prescaler)
 649:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1577              		.loc 1 649 1
 1578              		.cfi_startproc
 1579              		@ args = 0, pretend = 0, frame = 16
 1580              		@ frame_needed = 1, uses_anonymous_args = 0
 1581              		@ link register save eliminated.
 1582 0000 80B4     		push	{r7}
 1583              	.LCFI118:
 1584              		.cfi_def_cfa_offset 4
 1585              		.cfi_offset 7, -4
 1586 0002 85B0     		sub	sp, sp, #20
 1587              	.LCFI119:
 1588              		.cfi_def_cfa_offset 24
 1589 0004 00AF     		add	r7, sp, #0
 1590              	.LCFI120:
 1591              		.cfi_def_cfa_register 7
 1592 0006 7860     		str	r0, [r7, #4]
 650:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1593              		.loc 1 650 14
 1594 0008 0023     		movs	r3, #0
 1595 000a FB60     		str	r3, [r7, #12]
 651:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 652:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG2;
 1596              		.loc 1 652 21
 1597 000c 094B     		ldr	r3, .L88
 1598              		.loc 1 652 16
 1599 000e DB6A     		ldr	r3, [r3, #44]
 1600 0010 FB60     		str	r3, [r7, #12]
 653:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear ADCHPRE[3:0] bits */
 654:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_ADCHCLK_DIV_MASK;
 1601              		.loc 1 654 16
 1602 0012 FB68     		ldr	r3, [r7, #12]
 1603 0014 23F00F03 		bic	r3, r3, #15
 1604 0018 FB60     		str	r3, [r7, #12]
 655:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set ADCHPRE[3:0] bits according to ADC_hclk_prescaler value */
 656:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= ADC_hclk_prescaler;
 1605              		.loc 1 656 16
 1606 001a FA68     		ldr	r2, [r7, #12]
 1607 001c 7B68     		ldr	r3, [r7, #4]
 1608 001e 1343     		orrs	r3, r3, r2
 1609 0020 FB60     		str	r3, [r7, #12]
 657:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 658:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 40


 659:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG2 = temp_value;
 1610              		.loc 1 659 8
 1611 0022 044A     		ldr	r2, .L88
 1612              		.loc 1 659 15
 1613 0024 FB68     		ldr	r3, [r7, #12]
 1614 0026 D362     		str	r3, [r2, #44]
 660:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1615              		.loc 1 660 1
 1616 0028 00BF     		nop
 1617 002a 1437     		adds	r7, r7, #20
 1618              	.LCFI121:
 1619              		.cfi_def_cfa_offset 4
 1620 002c BD46     		mov	sp, r7
 1621              	.LCFI122:
 1622              		.cfi_def_cfa_register 13
 1623              		@ sp needed
 1624 002e 5DF8047B 		ldr	r7, [sp], #4
 1625              	.LCFI123:
 1626              		.cfi_restore 7
 1627              		.cfi_def_cfa_offset 0
 1628 0032 7047     		bx	lr
 1629              	.L89:
 1630              		.align	2
 1631              	.L88:
 1632 0034 00100240 		.word	1073876992
 1633              		.cfi_endproc
 1634              	.LFE153:
 1636              		.section	.text.RCC_ADC_Hclk_Enable,"ax",%progbits
 1637              		.align	1
 1638              		.global	RCC_ADC_Hclk_Enable
 1639              		.syntax unified
 1640              		.thumb
 1641              		.thumb_func
 1643              	RCC_ADC_Hclk_Enable:
 1644              	.LFB154:
 661:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 662:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 663:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Enable.
 664:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the ADC AHB peripheral clock.
 665:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 666:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 667:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 668:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Enable(void)
 669:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1645              		.loc 1 669 1
 1646              		.cfi_startproc
 1647              		@ args = 0, pretend = 0, frame = 0
 1648              		@ frame_needed = 1, uses_anonymous_args = 0
 1649              		@ link register save eliminated.
 1650 0000 80B4     		push	{r7}
 1651              	.LCFI124:
 1652              		.cfi_def_cfa_offset 4
 1653              		.cfi_offset 7, -4
 1654 0002 00AF     		add	r7, sp, #0
 1655              	.LCFI125:
 1656              		.cfi_def_cfa_register 7
 670:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 41


 671:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN |= RCC_ADCHCLK_ENABLE;
 1657              		.loc 1 671 8
 1658 0004 064B     		ldr	r3, .L91
 1659 0006 D3F88030 		ldr	r3, [r3, #128]
 1660 000a 054A     		ldr	r2, .L91
 1661              		.loc 1 671 20
 1662 000c 43F00103 		orr	r3, r3, #1
 1663 0010 C2F88030 		str	r3, [r2, #128]
 672:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1664              		.loc 1 672 1
 1665 0014 00BF     		nop
 1666 0016 BD46     		mov	sp, r7
 1667              	.LCFI126:
 1668              		.cfi_def_cfa_register 13
 1669              		@ sp needed
 1670 0018 5DF8047B 		ldr	r7, [sp], #4
 1671              	.LCFI127:
 1672              		.cfi_restore 7
 1673              		.cfi_def_cfa_offset 0
 1674 001c 7047     		bx	lr
 1675              	.L92:
 1676 001e 00BF     		.align	2
 1677              	.L91:
 1678 0020 00100240 		.word	1073876992
 1679              		.cfi_endproc
 1680              	.LFE154:
 1682              		.section	.text.RCC_ADC_Hclk_Disable,"ax",%progbits
 1683              		.align	1
 1684              		.global	RCC_ADC_Hclk_Disable
 1685              		.syntax unified
 1686              		.thumb
 1687              		.thumb_func
 1689              	RCC_ADC_Hclk_Disable:
 1690              	.LFB155:
 673:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 674:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 675:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_ADC_Hclk_Disable.
 676:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the ADC AHB peripheral clock.
 677:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 678:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 679:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 680:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_ADC_Hclk_Disable(void)
 681:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1691              		.loc 1 681 1
 1692              		.cfi_startproc
 1693              		@ args = 0, pretend = 0, frame = 0
 1694              		@ frame_needed = 1, uses_anonymous_args = 0
 1695              		@ link register save eliminated.
 1696 0000 80B4     		push	{r7}
 1697              	.LCFI128:
 1698              		.cfi_def_cfa_offset 4
 1699              		.cfi_offset 7, -4
 1700 0002 00AF     		add	r7, sp, #0
 1701              	.LCFI129:
 1702              		.cfi_def_cfa_register 7
 682:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 683:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHB1CLKEN &= (~RCC_ADCHCLK_ENABLE);
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 42


 1703              		.loc 1 683 8
 1704 0004 064B     		ldr	r3, .L94
 1705 0006 D3F88030 		ldr	r3, [r3, #128]
 1706 000a 054A     		ldr	r2, .L94
 1707              		.loc 1 683 20
 1708 000c 23F00103 		bic	r3, r3, #1
 1709 0010 C2F88030 		str	r3, [r2, #128]
 684:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1710              		.loc 1 684 1
 1711 0014 00BF     		nop
 1712 0016 BD46     		mov	sp, r7
 1713              	.LCFI130:
 1714              		.cfi_def_cfa_register 13
 1715              		@ sp needed
 1716 0018 5DF8047B 		ldr	r7, [sp], #4
 1717              	.LCFI131:
 1718              		.cfi_restore 7
 1719              		.cfi_def_cfa_offset 0
 1720 001c 7047     		bx	lr
 1721              	.L95:
 1722 001e 00BF     		.align	2
 1723              	.L94:
 1724 0020 00100240 		.word	1073876992
 1725              		.cfi_endproc
 1726              	.LFE155:
 1728              		.section	.text.RCC_LSE_Trim_Config,"ax",%progbits
 1729              		.align	1
 1730              		.global	RCC_LSE_Trim_Config
 1731              		.syntax unified
 1732              		.thumb
 1733              		.thumb_func
 1735              	RCC_LSE_Trim_Config:
 1736              	.LFB156:
 685:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 686:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 687:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LSE_Trim_Config.
 688:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun  Configures the External Low Speed oscillator (LSE) Trim.
 689:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 690:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF    
 691:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 692:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 693:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Trim_Config(uint16_t LSE_Trim)
 694:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1737              		.loc 1 694 1
 1738              		.cfi_startproc
 1739              		@ args = 0, pretend = 0, frame = 16
 1740              		@ frame_needed = 1, uses_anonymous_args = 0
 1741              		@ link register save eliminated.
 1742 0000 80B4     		push	{r7}
 1743              	.LCFI132:
 1744              		.cfi_def_cfa_offset 4
 1745              		.cfi_offset 7, -4
 1746 0002 85B0     		sub	sp, sp, #20
 1747              	.LCFI133:
 1748              		.cfi_def_cfa_offset 24
 1749 0004 00AF     		add	r7, sp, #0
 1750              	.LCFI134:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 43


 1751              		.cfi_def_cfa_register 7
 1752 0006 0346     		mov	r3, r0
 1753 0008 FB80     		strh	r3, [r7, #6]	@ movhi
 695:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 1754              		.loc 1 695 14
 1755 000a 0023     		movs	r3, #0
 1756 000c FB60     		str	r3, [r7, #12]
 696:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 697:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = *(__IO uint32_t*)LSE_TRIMR_ADDR;
 1757              		.loc 1 697 18
 1758 000e 134B     		ldr	r3, .L99
 1759              		.loc 1 697 16
 1760 0010 1B68     		ldr	r3, [r3]
 1761 0012 FB60     		str	r3, [r7, #12]
 698:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*clear lse trim[8:0]*/
 699:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= (~(LSE_GM_MASK_VALUE));
 1762              		.loc 1 699 16
 1763 0014 FB68     		ldr	r3, [r7, #12]
 1764 0016 23F4FF73 		bic	r3, r3, #510
 1765 001a 23F00103 		bic	r3, r3, #1
 1766 001e FB60     		str	r3, [r7, #12]
 700:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Check and set trim value */
 701:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     (LSE_Trim>LSE_GM_MAX_VALUE) ? (LSE_Trim = LSE_GM_MAX_VALUE):(LSE_Trim &= LSE_GM_MASK_VALUE);
 1767              		.loc 1 701 64
 1768 0020 FB88     		ldrh	r3, [r7, #6]
 1769 0022 B3F5007F 		cmp	r3, #512
 1770 0026 03D3     		bcc	.L97
 1771              		.loc 1 701 45 discriminator 1
 1772 0028 40F2FF13 		movw	r3, #511
 1773 002c FB80     		strh	r3, [r7, #6]	@ movhi
 1774 002e 03E0     		b	.L98
 1775              	.L97:
 1776              		.loc 1 701 75 discriminator 2
 1777 0030 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1778 0032 C3F30803 		ubfx	r3, r3, #0, #9
 1779 0036 FB80     		strh	r3, [r7, #6]	@ movhi
 1780              	.L98:
 702:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /*Set PWR_CR4 bit15 and bit[8:0] */
 703:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= (LSE_NIM_MASK_VALUE|LSE_Trim);
 1781              		.loc 1 703 38
 1782 0038 FB88     		ldrh	r3, [r7, #6]	@ movhi
 1783 003a 43F48063 		orr	r3, r3, #1024
 1784 003e 9BB2     		uxth	r3, r3
 1785 0040 1A46     		mov	r2, r3
 1786              		.loc 1 703 16
 1787 0042 FB68     		ldr	r3, [r7, #12]
 1788 0044 1343     		orrs	r3, r3, r2
 1789 0046 FB60     		str	r3, [r7, #12]
 704:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
 705:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)LSE_TRIMR_ADDR = temp_value;
 1790              		.loc 1 705 5
 1791 0048 044A     		ldr	r2, .L99
 1792              		.loc 1 705 37
 1793 004a FB68     		ldr	r3, [r7, #12]
 1794 004c 1360     		str	r3, [r2]
 706:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1795              		.loc 1 706 1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 44


 1796 004e 00BF     		nop
 1797 0050 1437     		adds	r7, r7, #20
 1798              	.LCFI135:
 1799              		.cfi_def_cfa_offset 4
 1800 0052 BD46     		mov	sp, r7
 1801              	.LCFI136:
 1802              		.cfi_def_cfa_register 13
 1803              		@ sp needed
 1804 0054 5DF8047B 		ldr	r7, [sp], #4
 1805              	.LCFI137:
 1806              		.cfi_restore 7
 1807              		.cfi_def_cfa_offset 0
 1808 0058 7047     		bx	lr
 1809              	.L100:
 1810 005a 00BF     		.align	2
 1811              	.L99:
 1812 005c 10700040 		.word	1073770512
 1813              		.cfi_endproc
 1814              	.LFE156:
 1816              		.section	.text.RCC_LSE_Config,"ax",%progbits
 1817              		.align	1
 1818              		.global	RCC_LSE_Config
 1819              		.syntax unified
 1820              		.thumb
 1821              		.thumb_func
 1823              	RCC_LSE_Config:
 1824              	.LFB157:
 707:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 708:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 709:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Config.
 710:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the External Low Speed oscillator (LSE).
 711:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_LSE(the new state of the LSE):
 712:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_DISABLE    LSE oscillator OFF
 713:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_ENABLE     LSE oscillator ON
 714:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_LSE_BYPASS     LSE oscillator bypassed with external clock
 715:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   LSE_Trim(LSE Driver Trim Level):
 716:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - 0x00~0x1FF(recommended value:0x1D7)    
 717:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 718:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 719:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Config(uint32_t RCC_LSE,uint16_t LSE_Trim)
 720:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1825              		.loc 1 720 1
 1826              		.cfi_startproc
 1827              		@ args = 0, pretend = 0, frame = 8
 1828              		@ frame_needed = 1, uses_anonymous_args = 0
 1829 0000 80B5     		push	{r7, lr}
 1830              	.LCFI138:
 1831              		.cfi_def_cfa_offset 8
 1832              		.cfi_offset 7, -8
 1833              		.cfi_offset 14, -4
 1834 0002 82B0     		sub	sp, sp, #8
 1835              	.LCFI139:
 1836              		.cfi_def_cfa_offset 16
 1837 0004 00AF     		add	r7, sp, #0
 1838              	.LCFI140:
 1839              		.cfi_def_cfa_register 7
 1840 0006 7860     		str	r0, [r7, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 45


 1841 0008 0B46     		mov	r3, r1
 1842 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 721:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Enable PWR Clock */
 722:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 1843              		.loc 1 722 5
 1844 000c 4FF08050 		mov	r0, #268435456
 1845 0010 FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 723:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PWR DBKP set 1 */
 724:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 1846              		.loc 1 724 8
 1847 0014 144B     		ldr	r3, .L106
 1848 0016 1B68     		ldr	r3, [r3]
 1849 0018 134A     		ldr	r2, .L106
 1850              		.loc 1 724 15
 1851 001a 43F48073 		orr	r3, r3, #256
 1852 001e 1360     		str	r3, [r2]
 725:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 726:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Reset LSEEN LSEBP bits before configuring the LSE */
 727:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDCTRL_ADDR &= (~(RCC_LSE_ENABLE | RCC_LSE_BYPASS));
 1853              		.loc 1 727 5
 1854 0020 124B     		ldr	r3, .L106+4
 1855 0022 1B68     		ldr	r3, [r3]
 1856 0024 114A     		ldr	r2, .L106+4
 1857              		.loc 1 727 38
 1858 0026 23F00503 		bic	r3, r3, #5
 1859 002a 1360     		str	r3, [r2]
 728:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Configure LSE (RCC_LSE_DISABLE is already covered by the code section above) */
 729:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (RCC_LSE)
 1860              		.loc 1 729 5
 1861 002c 7B68     		ldr	r3, [r7, #4]
 1862 002e 012B     		cmp	r3, #1
 1863 0030 03D0     		beq	.L102
 1864 0032 7B68     		ldr	r3, [r7, #4]
 1865 0034 042B     		cmp	r3, #4
 1866 0036 0BD0     		beq	.L103
 730:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 731:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_ENABLE:
 732:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEON bit */
 733:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= RCC_LSE_ENABLE;
 734:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 735:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 736:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 737:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* Set LSEBYP and LSEON bits */
 738:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             *(__IO uint32_t*)RCC_BDCTRL_ADDR |= (RCC_LSE_BYPASS | RCC_LSE_ENABLE);
 739:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 740:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 741:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1867              		.loc 1 741 13
 1868 0038 11E0     		b	.L105
 1869              	.L102:
 733:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1870              		.loc 1 733 13
 1871 003a 0C4B     		ldr	r3, .L106+4
 1872 003c 1B68     		ldr	r3, [r3]
 1873 003e 0B4A     		ldr	r2, .L106+4
 733:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_LSE_Trim_Config(LSE_Trim);
 1874              		.loc 1 733 46
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 46


 1875 0040 43F00103 		orr	r3, r3, #1
 1876 0044 1360     		str	r3, [r2]
 734:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1877              		.loc 1 734 13
 1878 0046 7B88     		ldrh	r3, [r7, #2]
 1879 0048 1846     		mov	r0, r3
 1880 004a FFF7FEFF 		bl	RCC_LSE_Trim_Config
 735:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case RCC_LSE_BYPASS:
 1881              		.loc 1 735 13
 1882 004e 06E0     		b	.L105
 1883              	.L103:
 738:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1884              		.loc 1 738 13
 1885 0050 064B     		ldr	r3, .L106+4
 1886 0052 1B68     		ldr	r3, [r3]
 1887 0054 054A     		ldr	r2, .L106+4
 738:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 1888              		.loc 1 738 46
 1889 0056 43F00503 		orr	r3, r3, #5
 1890 005a 1360     		str	r3, [r2]
 739:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
 1891              		.loc 1 739 13
 1892 005c 00BF     		nop
 1893              	.L105:
 742:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 743:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1894              		.loc 1 743 1
 1895 005e 00BF     		nop
 1896 0060 0837     		adds	r7, r7, #8
 1897              	.LCFI141:
 1898              		.cfi_def_cfa_offset 8
 1899 0062 BD46     		mov	sp, r7
 1900              	.LCFI142:
 1901              		.cfi_def_cfa_register 13
 1902              		@ sp needed
 1903 0064 80BD     		pop	{r7, pc}
 1904              	.L107:
 1905 0066 00BF     		.align	2
 1906              	.L106:
 1907 0068 00700040 		.word	1073770496
 1908 006c 20100240 		.word	1073877024
 1909              		.cfi_endproc
 1910              	.LFE157:
 1912              		.section	.text.RCC_LSE_Clock_Security_System_Enable,"ax",%progbits
 1913              		.align	1
 1914              		.global	RCC_LSE_Clock_Security_System_Enable
 1915              		.syntax unified
 1916              		.thumb
 1917              		.thumb_func
 1919              	RCC_LSE_Clock_Security_System_Enable:
 1920              	.LFB158:
 744:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 745:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 746:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Enable.
 747:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the LSE Clock Security System.
 748:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 749:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 47


 750:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 751:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Enable(void)
 752:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1921              		.loc 1 752 1
 1922              		.cfi_startproc
 1923              		@ args = 0, pretend = 0, frame = 0
 1924              		@ frame_needed = 1, uses_anonymous_args = 0
 1925              		@ link register save eliminated.
 1926 0000 80B4     		push	{r7}
 1927              	.LCFI143:
 1928              		.cfi_def_cfa_offset 4
 1929              		.cfi_offset 7, -4
 1930 0002 00AF     		add	r7, sp, #0
 1931              	.LCFI144:
 1932              		.cfi_def_cfa_register 7
 753:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)ENABLE;
 1933              		.loc 1 753 5
 1934 0004 034B     		ldr	r3, .L109
 1935              		.loc 1 753 45
 1936 0006 0122     		movs	r2, #1
 1937 0008 1A60     		str	r2, [r3]
 754:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1938              		.loc 1 754 1
 1939 000a 00BF     		nop
 1940 000c BD46     		mov	sp, r7
 1941              	.LCFI145:
 1942              		.cfi_def_cfa_register 13
 1943              		@ sp needed
 1944 000e 5DF8047B 		ldr	r7, [sp], #4
 1945              	.LCFI146:
 1946              		.cfi_restore 7
 1947              		.cfi_def_cfa_offset 0
 1948 0012 7047     		bx	lr
 1949              	.L110:
 1950              		.align	2
 1951              	.L109:
 1952 0014 0C044242 		.word	1111622668
 1953              		.cfi_endproc
 1954              	.LFE158:
 1956              		.section	.text.RCC_LSE_Clock_Security_System_Disable,"ax",%progbits
 1957              		.align	1
 1958              		.global	RCC_LSE_Clock_Security_System_Disable
 1959              		.syntax unified
 1960              		.thumb
 1961              		.thumb_func
 1963              	RCC_LSE_Clock_Security_System_Disable:
 1964              	.LFB159:
 755:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 756:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 757:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Disable.
 758:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the LSE Clock Security System.
 759:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 760:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 761:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 762:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSE_Clock_Security_System_Disable(void)
 763:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 1965              		.loc 1 763 1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 48


 1966              		.cfi_startproc
 1967              		@ args = 0, pretend = 0, frame = 0
 1968              		@ frame_needed = 1, uses_anonymous_args = 0
 1969              		@ link register save eliminated.
 1970 0000 80B4     		push	{r7}
 1971              	.LCFI147:
 1972              		.cfi_def_cfa_offset 4
 1973              		.cfi_offset 7, -4
 1974 0002 00AF     		add	r7, sp, #0
 1975              	.LCFI148:
 1976              		.cfi_def_cfa_register 7
 764:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSECLKSSEN_BITBAND = (uint32_t)DISABLE;
 1977              		.loc 1 764 5
 1978 0004 034B     		ldr	r3, .L112
 1979              		.loc 1 764 45
 1980 0006 0022     		movs	r2, #0
 1981 0008 1A60     		str	r2, [r3]
 765:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 1982              		.loc 1 765 1
 1983 000a 00BF     		nop
 1984 000c BD46     		mov	sp, r7
 1985              	.LCFI149:
 1986              		.cfi_def_cfa_register 13
 1987              		@ sp needed
 1988 000e 5DF8047B 		ldr	r7, [sp], #4
 1989              	.LCFI150:
 1990              		.cfi_restore 7
 1991              		.cfi_def_cfa_offset 0
 1992 0012 7047     		bx	lr
 1993              	.L113:
 1994              		.align	2
 1995              	.L112:
 1996 0014 0C044242 		.word	1111622668
 1997              		.cfi_endproc
 1998              	.LFE159:
 2000              		.section	.text.RCC_LSE_Clock_Security_System_Status_Get,"ax",%progbits
 2001              		.align	1
 2002              		.global	RCC_LSE_Clock_Security_System_Status_Get
 2003              		.syntax unified
 2004              		.thumb
 2005              		.thumb_func
 2007              	RCC_LSE_Clock_Security_System_Status_Get:
 2008              	.LFB160:
 766:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 767:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 768:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Clock_Security_System_Status_Get.
 769:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Get LSE Clock Security System failure status.
 770:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 771:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus ：SET or RESET
 772:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 773:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_LSE_Clock_Security_System_Status_Get(void)
 774:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2009              		.loc 1 774 1
 2010              		.cfi_startproc
 2011              		@ args = 0, pretend = 0, frame = 0
 2012              		@ frame_needed = 1, uses_anonymous_args = 0
 2013              		@ link register save eliminated.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 49


 2014 0000 80B4     		push	{r7}
 2015              	.LCFI151:
 2016              		.cfi_def_cfa_offset 4
 2017              		.cfi_offset 7, -4
 2018 0002 00AF     		add	r7, sp, #0
 2019              	.LCFI152:
 2020              		.cfi_def_cfa_register 7
 775:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of LSE Clock Security System */
 776:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->BDCTRL & RCC_LSE_LSECLKSSF) != (uint32_t)RESET)
 2021              		.loc 1 776 13
 2022 0004 064B     		ldr	r3, .L117
 2023 0006 1B6A     		ldr	r3, [r3, #32]
 2024              		.loc 1 776 22
 2025 0008 03F01003 		and	r3, r3, #16
 2026              		.loc 1 776 8
 2027 000c 002B     		cmp	r3, #0
 2028 000e 01D0     		beq	.L115
 777:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 778:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 2029              		.loc 1 778 16
 2030 0010 0123     		movs	r3, #1
 2031 0012 00E0     		b	.L116
 2032              	.L115:
 779:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 780:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 781:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 782:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 2033              		.loc 1 782 16
 2034 0014 0023     		movs	r3, #0
 2035              	.L116:
 783:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 784:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 785:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2036              		.loc 1 785 1
 2037 0016 1846     		mov	r0, r3
 2038 0018 BD46     		mov	sp, r7
 2039              	.LCFI153:
 2040              		.cfi_def_cfa_register 13
 2041              		@ sp needed
 2042 001a 5DF8047B 		ldr	r7, [sp], #4
 2043              	.LCFI154:
 2044              		.cfi_restore 7
 2045              		.cfi_def_cfa_offset 0
 2046 001e 7047     		bx	lr
 2047              	.L118:
 2048              		.align	2
 2049              	.L117:
 2050 0020 00100240 		.word	1073876992
 2051              		.cfi_endproc
 2052              	.LFE160:
 2054              		.section	.text.RCC_LSE_Stable_Wait,"ax",%progbits
 2055              		.align	1
 2056              		.global	RCC_LSE_Stable_Wait
 2057              		.syntax unified
 2058              		.thumb
 2059              		.thumb_func
 2061              	RCC_LSE_Stable_Wait:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 50


 2062              	.LFB161:
 786:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 787:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 788:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSE_Stable_Wait.
 789:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSE start-up.
 790:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 791:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 792:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSE oscillator is stable and ready to use
 793:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSE oscillator not yet ready
 794:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 795:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSE_Stable_Wait(void)
 796:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2063              		.loc 1 796 1
 2064              		.cfi_startproc
 2065              		@ args = 0, pretend = 0, frame = 40
 2066              		@ frame_needed = 1, uses_anonymous_args = 0
 2067 0000 80B5     		push	{r7, lr}
 2068              	.LCFI155:
 2069              		.cfi_def_cfa_offset 8
 2070              		.cfi_offset 7, -8
 2071              		.cfi_offset 14, -4
 2072 0002 8AB0     		sub	sp, sp, #40
 2073              	.LCFI156:
 2074              		.cfi_def_cfa_offset 48
 2075 0004 00AF     		add	r7, sp, #0
 2076              	.LCFI157:
 2077              		.cfi_def_cfa_register 7
 797:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2078              		.loc 1 797 19
 2079 0006 0023     		movs	r3, #0
 2080 0008 FB61     		str	r3, [r7, #28]
 798:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2081              		.loc 1 798 14
 2082 000a 0023     		movs	r3, #0
 2083 000c 7B62     		str	r3, [r7, #36]
 799:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2084              		.loc 1 799 16
 2085 000e 0023     		movs	r3, #0
 2086 0010 87F82330 		strb	r3, [r7, #35]
 800:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 801:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 802:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 2087              		.loc 1 802 5
 2088 0014 3B1D     		adds	r3, r7, #4
 2089 0016 1846     		mov	r0, r3
 2090 0018 FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 803:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
 2091              		.loc 1 803 82
 2092 001c 7B68     		ldr	r3, [r7, #4]
 2093              		.loc 1 803 69
 2094 001e 134A     		ldr	r2, .L125
 2095 0020 B2FBF3F3 		udiv	r3, r2, r3
 2096              		.loc 1 803 19
 2097 0024 4FF40052 		mov	r2, #8192
 2098 0028 B2FBF3F3 		udiv	r3, r2, r3
 2099 002c 7B62     		str	r3, [r7, #36]
 2100              	.L121:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 51


 804:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 805:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSE is ready and if Time out is reached exit */
 806:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 807:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 808:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSERD);
 2101              		.loc 1 808 24 discriminator 2
 2102 002e 4120     		movs	r0, #65
 2103 0030 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2104 0034 0346     		mov	r3, r0
 2105 0036 87F82330 		strb	r3, [r7, #35]
 809:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2106              		.loc 1 809 22 discriminator 2
 2107 003a FB69     		ldr	r3, [r7, #28]
 2108 003c 0133     		adds	r3, r3, #1
 2109 003e FB61     		str	r3, [r7, #28]
 810:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2110              		.loc 1 810 29 discriminator 2
 2111 0040 FB69     		ldr	r3, [r7, #28]
 2112              		.loc 1 810 47 discriminator 2
 2113 0042 7A6A     		ldr	r2, [r7, #36]
 2114 0044 9A42     		cmp	r2, r3
 2115 0046 03D0     		beq	.L120
 2116              		.loc 1 810 47 is_stmt 0 discriminator 1
 2117 0048 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2118 004c 002B     		cmp	r3, #0
 2119 004e EED0     		beq	.L121
 2120              	.L120:
 811:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 812:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSERD) != RESET)
 2121              		.loc 1 812 9 is_stmt 1
 2122 0050 4120     		movs	r0, #65
 2123 0052 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2124 0056 0346     		mov	r3, r0
 2125              		.loc 1 812 8
 2126 0058 002B     		cmp	r3, #0
 2127 005a 01D0     		beq	.L122
 813:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 814:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 2128              		.loc 1 814 16
 2129 005c 0123     		movs	r3, #1
 2130 005e 00E0     		b	.L124
 2131              	.L122:
 815:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 816:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 817:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 818:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 2132              		.loc 1 818 16
 2133 0060 0023     		movs	r3, #0
 2134              	.L124:
 819:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 820:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2135              		.loc 1 820 1 discriminator 1
 2136 0062 1846     		mov	r0, r3
 2137 0064 2837     		adds	r7, r7, #40
 2138              	.LCFI158:
 2139              		.cfi_def_cfa_offset 8
 2140 0066 BD46     		mov	sp, r7
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 52


 2141              	.LCFI159:
 2142              		.cfi_def_cfa_register 13
 2143              		@ sp needed
 2144 0068 80BD     		pop	{r7, pc}
 2145              	.L126:
 2146 006a 00BF     		.align	2
 2147              	.L125:
 2148 006c 0020A107 		.word	128000000
 2149              		.cfi_endproc
 2150              	.LFE161:
 2152              		.section	.text.RCC_LSI_Enable,"ax",%progbits
 2153              		.align	1
 2154              		.global	RCC_LSI_Enable
 2155              		.syntax unified
 2156              		.thumb
 2157              		.thumb_func
 2159              	RCC_LSI_Enable:
 2160              	.LFB162:
 821:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 822:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 823:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Enable.
 824:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the Internal Low Speed oscillator (LSI).
 825:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 826:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 827:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 828:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Enable(void)
 829:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2161              		.loc 1 829 1
 2162              		.cfi_startproc
 2163              		@ args = 0, pretend = 0, frame = 0
 2164              		@ frame_needed = 1, uses_anonymous_args = 0
 2165              		@ link register save eliminated.
 2166 0000 80B4     		push	{r7}
 2167              	.LCFI160:
 2168              		.cfi_def_cfa_offset 4
 2169              		.cfi_offset 7, -4
 2170 0002 00AF     		add	r7, sp, #0
 2171              	.LCFI161:
 2172              		.cfi_def_cfa_register 7
 830:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)ENABLE;
 2173              		.loc 1 830 5
 2174 0004 034B     		ldr	r3, .L128
 2175              		.loc 1 830 40
 2176 0006 0122     		movs	r2, #1
 2177 0008 1A60     		str	r2, [r3]
 831:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2178              		.loc 1 831 1
 2179 000a 00BF     		nop
 2180 000c BD46     		mov	sp, r7
 2181              	.LCFI162:
 2182              		.cfi_def_cfa_register 13
 2183              		@ sp needed
 2184 000e 5DF8047B 		ldr	r7, [sp], #4
 2185              	.LCFI163:
 2186              		.cfi_restore 7
 2187              		.cfi_def_cfa_offset 0
 2188 0012 7047     		bx	lr
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 53


 2189              	.L129:
 2190              		.align	2
 2191              	.L128:
 2192 0014 80044242 		.word	1111622784
 2193              		.cfi_endproc
 2194              	.LFE162:
 2196              		.section	.text.RCC_LSI_Disable,"ax",%progbits
 2197              		.align	1
 2198              		.global	RCC_LSI_Disable
 2199              		.syntax unified
 2200              		.thumb
 2201              		.thumb_func
 2203              	RCC_LSI_Disable:
 2204              	.LFB163:
 832:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 833:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 834:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Disable.
 835:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the Internal Low Speed oscillator (LSI).
 836:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 837:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 838:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note   LSI can not be disabled if the IWDG is running.
 839:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 840:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LSI_Disable(void)
 841:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2205              		.loc 1 841 1
 2206              		.cfi_startproc
 2207              		@ args = 0, pretend = 0, frame = 0
 2208              		@ frame_needed = 1, uses_anonymous_args = 0
 2209              		@ link register save eliminated.
 2210 0000 80B4     		push	{r7}
 2211              	.LCFI164:
 2212              		.cfi_def_cfa_offset 4
 2213              		.cfi_offset 7, -4
 2214 0002 00AF     		add	r7, sp, #0
 2215              	.LCFI165:
 2216              		.cfi_def_cfa_register 7
 842:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_LSIEN_BITBAND = (uint32_t)DISABLE;
 2217              		.loc 1 842 5
 2218 0004 034B     		ldr	r3, .L131
 2219              		.loc 1 842 40
 2220 0006 0022     		movs	r2, #0
 2221 0008 1A60     		str	r2, [r3]
 843:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2222              		.loc 1 843 1
 2223 000a 00BF     		nop
 2224 000c BD46     		mov	sp, r7
 2225              	.LCFI166:
 2226              		.cfi_def_cfa_register 13
 2227              		@ sp needed
 2228 000e 5DF8047B 		ldr	r7, [sp], #4
 2229              	.LCFI167:
 2230              		.cfi_restore 7
 2231              		.cfi_def_cfa_offset 0
 2232 0012 7047     		bx	lr
 2233              	.L132:
 2234              		.align	2
 2235              	.L131:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 54


 2236 0014 80044242 		.word	1111622784
 2237              		.cfi_endproc
 2238              	.LFE163:
 2240              		.section	.text.RCC_LSI_Stable_Wait,"ax",%progbits
 2241              		.align	1
 2242              		.global	RCC_LSI_Stable_Wait
 2243              		.syntax unified
 2244              		.thumb
 2245              		.thumb_func
 2247              	RCC_LSI_Stable_Wait:
 2248              	.LFB164:
 844:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 845:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 846:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LSI_Stable_Wait.
 847:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Waits for LSI start-up.
 848:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 849:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  ErrorStatus:
 850:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - SUCCESS    LSI oscillator is stable and ready to use
 851:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****  *\*\         - ERROR      LSI oscillator not yet ready
 852:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 853:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** ErrorStatus RCC_LSI_Stable_Wait(void)
 854:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2249              		.loc 1 854 1
 2250              		.cfi_startproc
 2251              		@ args = 0, pretend = 0, frame = 40
 2252              		@ frame_needed = 1, uses_anonymous_args = 0
 2253 0000 80B5     		push	{r7, lr}
 2254              	.LCFI168:
 2255              		.cfi_def_cfa_offset 8
 2256              		.cfi_offset 7, -8
 2257              		.cfi_offset 14, -4
 2258 0002 8AB0     		sub	sp, sp, #40
 2259              	.LCFI169:
 2260              		.cfi_def_cfa_offset 48
 2261 0004 00AF     		add	r7, sp, #0
 2262              	.LCFI170:
 2263              		.cfi_def_cfa_register 7
 855:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     __IO uint32_t counter_value = 0;
 2264              		.loc 1 855 19
 2265 0006 0023     		movs	r3, #0
 2266 0008 FB61     		str	r3, [r7, #28]
 856:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t timeout_value = 0;   
 2267              		.loc 1 856 14
 2268 000a 0023     		movs	r3, #0
 2269 000c 7B62     		str	r3, [r7, #36]
 857:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     FlagStatus status_value     = RESET;
 2270              		.loc 1 857 16
 2271 000e 0023     		movs	r3, #0
 2272 0010 87F82330 		strb	r3, [r7, #35]
 858:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_ClocksType sysclk_value;
 859:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 860:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_Clocks_Frequencies_Value_Get(&sysclk_value);
 2273              		.loc 1 860 5
 2274 0014 3B1D     		adds	r3, r7, #4
 2275 0016 1846     		mov	r0, r3
 2276 0018 FFF7FEFF 		bl	RCC_Clocks_Frequencies_Value_Get
 861:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     timeout_value = (HSE_STARTUP_TIMEOUT/((uint32_t)SYSCLK_FREQ_128M/sysclk_value.SysclkFreq));
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 55


 2277              		.loc 1 861 82
 2278 001c 7B68     		ldr	r3, [r7, #4]
 2279              		.loc 1 861 69
 2280 001e 134A     		ldr	r2, .L139
 2281 0020 B2FBF3F3 		udiv	r3, r2, r3
 2282              		.loc 1 861 19
 2283 0024 4FF40052 		mov	r2, #8192
 2284 0028 B2FBF3F3 		udiv	r3, r2, r3
 2285 002c 7B62     		str	r3, [r7, #36]
 2286              	.L135:
 862:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 863:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Wait till LSI is ready and if Time out is reached exit */
 864:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     do
 865:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 866:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         status_value = RCC_Flag_Status_Get(RCC_FLAG_LSIRD);
 2287              		.loc 1 866 24 discriminator 2
 2288 002e 6120     		movs	r0, #97
 2289 0030 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2290 0034 0346     		mov	r3, r0
 2291 0036 87F82330 		strb	r3, [r7, #35]
 867:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         counter_value++;
 2292              		.loc 1 867 22 discriminator 2
 2293 003a FB69     		ldr	r3, [r7, #28]
 2294 003c 0133     		adds	r3, r3, #1
 2295 003e FB61     		str	r3, [r7, #28]
 868:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     } while ((counter_value != timeout_value) && (status_value == RESET));
 2296              		.loc 1 868 29 discriminator 2
 2297 0040 FB69     		ldr	r3, [r7, #28]
 2298              		.loc 1 868 47 discriminator 2
 2299 0042 7A6A     		ldr	r2, [r7, #36]
 2300 0044 9A42     		cmp	r2, r3
 2301 0046 03D0     		beq	.L134
 2302              		.loc 1 868 47 is_stmt 0 discriminator 1
 2303 0048 97F82330 		ldrb	r3, [r7, #35]	@ zero_extendqisi2
 2304 004c 002B     		cmp	r3, #0
 2305 004e EED0     		beq	.L135
 2306              	.L134:
 869:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     
 870:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (RCC_Flag_Status_Get(RCC_FLAG_LSIRD) != RESET)
 2307              		.loc 1 870 9 is_stmt 1
 2308 0050 6120     		movs	r0, #97
 2309 0052 FFF7FEFF 		bl	RCC_Flag_Status_Get
 2310 0056 0346     		mov	r3, r0
 2311              		.loc 1 870 8
 2312 0058 002B     		cmp	r3, #0
 2313 005a 01D0     		beq	.L136
 871:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 872:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SUCCESS;
 2314              		.loc 1 872 16
 2315 005c 0123     		movs	r3, #1
 2316 005e 00E0     		b	.L138
 2317              	.L136:
 873:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 874:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
 875:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
 876:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return ERROR;
 2318              		.loc 1 876 16
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 56


 2319 0060 0023     		movs	r3, #0
 2320              	.L138:
 877:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
 878:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2321              		.loc 1 878 1 discriminator 1
 2322 0062 1846     		mov	r0, r3
 2323 0064 2837     		adds	r7, r7, #40
 2324              	.LCFI171:
 2325              		.cfi_def_cfa_offset 8
 2326 0066 BD46     		mov	sp, r7
 2327              	.LCFI172:
 2328              		.cfi_def_cfa_register 13
 2329              		@ sp needed
 2330 0068 80BD     		pop	{r7, pc}
 2331              	.L140:
 2332 006a 00BF     		.align	2
 2333              	.L139:
 2334 006c 0020A107 		.word	128000000
 2335              		.cfi_endproc
 2336              	.LFE164:
 2338              		.section	.text.RCC_RTC_Clock_Config,"ax",%progbits
 2339              		.align	1
 2340              		.global	RCC_RTC_Clock_Config
 2341              		.syntax unified
 2342              		.thumb
 2343              		.thumb_func
 2345              	RCC_RTC_Clock_Config:
 2346              	.LFB165:
 879:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 880:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 881:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Config.
 882:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Configures the RTC clock (RTCCLK).
 883:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   rtcclk_source(the RTC clock source):
 884:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_NONE          No clock selected as RTC clock)
 885:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSE           LSE selected as RTC clock)
 886:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_LSI           LSI selected as RTC clock)
 887:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_RTCCLK_SRC_HSE_DIV128    HSE clock divided by 128 selected as RTC clock
 888:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 889:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 890:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 891:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Config(uint32_t rtcclk_source)
 892:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2347              		.loc 1 892 1
 2348              		.cfi_startproc
 2349              		@ args = 0, pretend = 0, frame = 8
 2350              		@ frame_needed = 1, uses_anonymous_args = 0
 2351              		@ link register save eliminated.
 2352 0000 80B4     		push	{r7}
 2353              	.LCFI173:
 2354              		.cfi_def_cfa_offset 4
 2355              		.cfi_offset 7, -4
 2356 0002 83B0     		sub	sp, sp, #12
 2357              	.LCFI174:
 2358              		.cfi_def_cfa_offset 16
 2359 0004 00AF     		add	r7, sp, #0
 2360              	.LCFI175:
 2361              		.cfi_def_cfa_register 7
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 57


 2362 0006 7860     		str	r0, [r7, #4]
 893:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the RTC clock source */
 894:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL &= RCC_RTCCLK_SRC_MASK;
 2363              		.loc 1 894 8
 2364 0008 084B     		ldr	r3, .L142
 2365 000a 1B6A     		ldr	r3, [r3, #32]
 2366 000c 074A     		ldr	r2, .L142
 2367              		.loc 1 894 17
 2368 000e 23F44073 		bic	r3, r3, #768
 2369 0012 1362     		str	r3, [r2, #32]
 895:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the RTC clock source */
 896:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->BDCTRL |= rtcclk_source;
 2370              		.loc 1 896 8
 2371 0014 054B     		ldr	r3, .L142
 2372 0016 1A6A     		ldr	r2, [r3, #32]
 2373 0018 0449     		ldr	r1, .L142
 2374              		.loc 1 896 17
 2375 001a 7B68     		ldr	r3, [r7, #4]
 2376 001c 1343     		orrs	r3, r3, r2
 2377 001e 0B62     		str	r3, [r1, #32]
 897:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2378              		.loc 1 897 1
 2379 0020 00BF     		nop
 2380 0022 0C37     		adds	r7, r7, #12
 2381              	.LCFI176:
 2382              		.cfi_def_cfa_offset 4
 2383 0024 BD46     		mov	sp, r7
 2384              	.LCFI177:
 2385              		.cfi_def_cfa_register 13
 2386              		@ sp needed
 2387 0026 5DF8047B 		ldr	r7, [sp], #4
 2388              	.LCFI178:
 2389              		.cfi_restore 7
 2390              		.cfi_def_cfa_offset 0
 2391 002a 7047     		bx	lr
 2392              	.L143:
 2393              		.align	2
 2394              	.L142:
 2395 002c 00100240 		.word	1073876992
 2396              		.cfi_endproc
 2397              	.LFE165:
 2399              		.section	.text.RCC_RTC_Clock_Enable,"ax",%progbits
 2400              		.align	1
 2401              		.global	RCC_RTC_Clock_Enable
 2402              		.syntax unified
 2403              		.thumb
 2404              		.thumb_func
 2406              	RCC_RTC_Clock_Enable:
 2407              	.LFB166:
 898:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 899:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 900:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Enable.
 901:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the RTC clock.
 902:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 903:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 904:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    This function must be used only after the RTC clock was selected 
 905:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        using the RCC_Config_Rtc_Clock function.
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 58


 906:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 907:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Enable(void)
 908:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2408              		.loc 1 908 1
 2409              		.cfi_startproc
 2410              		@ args = 0, pretend = 0, frame = 0
 2411              		@ frame_needed = 1, uses_anonymous_args = 0
 2412              		@ link register save eliminated.
 2413 0000 80B4     		push	{r7}
 2414              	.LCFI179:
 2415              		.cfi_def_cfa_offset 4
 2416              		.cfi_offset 7, -4
 2417 0002 00AF     		add	r7, sp, #0
 2418              	.LCFI180:
 2419              		.cfi_def_cfa_register 7
 909:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)ENABLE;
 2420              		.loc 1 909 5
 2421 0004 034B     		ldr	r3, .L145
 2422              		.loc 1 909 40
 2423 0006 0122     		movs	r2, #1
 2424 0008 1A60     		str	r2, [r3]
 910:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2425              		.loc 1 910 1
 2426 000a 00BF     		nop
 2427 000c BD46     		mov	sp, r7
 2428              	.LCFI181:
 2429              		.cfi_def_cfa_register 13
 2430              		@ sp needed
 2431 000e 5DF8047B 		ldr	r7, [sp], #4
 2432              	.LCFI182:
 2433              		.cfi_restore 7
 2434              		.cfi_def_cfa_offset 0
 2435 0012 7047     		bx	lr
 2436              	.L146:
 2437              		.align	2
 2438              	.L145:
 2439 0014 3C044242 		.word	1111622716
 2440              		.cfi_endproc
 2441              	.LFE166:
 2443              		.section	.text.RCC_RTC_Clock_Disable,"ax",%progbits
 2444              		.align	1
 2445              		.global	RCC_RTC_Clock_Disable
 2446              		.syntax unified
 2447              		.thumb
 2448              		.thumb_func
 2450              	RCC_RTC_Clock_Disable:
 2451              	.LFB167:
 911:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 912:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 913:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_RTC_Clock_Disable.
 914:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the RTC clock.
 915:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
 916:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 917:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 918:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_RTC_Clock_Disable(void)
 919:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2452              		.loc 1 919 1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 59


 2453              		.cfi_startproc
 2454              		@ args = 0, pretend = 0, frame = 0
 2455              		@ frame_needed = 1, uses_anonymous_args = 0
 2456              		@ link register save eliminated.
 2457 0000 80B4     		push	{r7}
 2458              	.LCFI183:
 2459              		.cfi_def_cfa_offset 4
 2460              		.cfi_offset 7, -4
 2461 0002 00AF     		add	r7, sp, #0
 2462              	.LCFI184:
 2463              		.cfi_def_cfa_register 7
 920:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_RTCEN_BITBAND = (uint32_t)DISABLE;
 2464              		.loc 1 920 5
 2465 0004 034B     		ldr	r3, .L148
 2466              		.loc 1 920 40
 2467 0006 0022     		movs	r2, #0
 2468 0008 1A60     		str	r2, [r3]
 921:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2469              		.loc 1 921 1
 2470 000a 00BF     		nop
 2471 000c BD46     		mov	sp, r7
 2472              	.LCFI185:
 2473              		.cfi_def_cfa_register 13
 2474              		@ sp needed
 2475 000e 5DF8047B 		ldr	r7, [sp], #4
 2476              	.LCFI186:
 2477              		.cfi_restore 7
 2478              		.cfi_def_cfa_offset 0
 2479 0012 7047     		bx	lr
 2480              	.L149:
 2481              		.align	2
 2482              	.L148:
 2483 0014 3C044242 		.word	1111622716
 2484              		.cfi_endproc
 2485              	.LFE167:
 2487              		.section	.text.RCC_LPTIM_Clock_Config,"ax",%progbits
 2488              		.align	1
 2489              		.global	RCC_LPTIM_Clock_Config
 2490              		.syntax unified
 2491              		.thumb
 2492              		.thumb_func
 2494              	RCC_LPTIM_Clock_Config:
 2495              	.LFB168:
 922:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 923:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 924:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name  RCC_LPTIM_Clock_Config.
 925:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun   Configures the LPTIM clock (LPTIMCLK).
 926:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param clock_source  (specifies the LPTIM clock source).
 927:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_APB1  APB1 clock selected as LPTIM clock
 928:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSI   LSI selected as LPTIM clock
 929:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_HSI   HSI selected as LPTIM clock
 930:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_LPTIMCLK_SRC_LSE   LSE selected as LPTIM clock
 931:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note When switching from comparator1/2 to other clock sources,
 932:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\      it is suggested to disable comparators first.
 933:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 934:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Clock_Config(uint32_t clock_source)
 935:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 60


 2496              		.loc 1 935 1
 2497              		.cfi_startproc
 2498              		@ args = 0, pretend = 0, frame = 8
 2499              		@ frame_needed = 1, uses_anonymous_args = 0
 2500 0000 80B5     		push	{r7, lr}
 2501              	.LCFI187:
 2502              		.cfi_def_cfa_offset 8
 2503              		.cfi_offset 7, -8
 2504              		.cfi_offset 14, -4
 2505 0002 82B0     		sub	sp, sp, #8
 2506              	.LCFI188:
 2507              		.cfi_def_cfa_offset 16
 2508 0004 00AF     		add	r7, sp, #0
 2509              	.LCFI189:
 2510              		.cfi_def_cfa_register 7
 2511 0006 7860     		str	r0, [r7, #4]
 936:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     //PWR DBP set 1
 937:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_APB1_Peripheral_Clock_Enable(RCC_APB1_PERIPH_PWR);
 2512              		.loc 1 937 5
 2513 0008 4FF08050 		mov	r0, #268435456
 2514 000c FFF7FEFF 		bl	RCC_APB1_Peripheral_Clock_Enable
 938:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     PWR->CTRL |=  PWR_CTRL_DBKP;
 2515              		.loc 1 938 8
 2516 0010 0A4B     		ldr	r3, .L151
 2517 0012 1B68     		ldr	r3, [r3]
 2518 0014 094A     		ldr	r2, .L151
 2519              		.loc 1 938 15
 2520 0016 43F48073 		orr	r3, r3, #256
 2521 001a 1360     		str	r3, [r2]
 939:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear the LPTIM clock source */
 940:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= RCC_LPTIMCLK_SRC_MASK;
 2522              		.loc 1 940 8
 2523 001c 084B     		ldr	r3, .L151+4
 2524 001e 5B6B     		ldr	r3, [r3, #52]
 2525 0020 074A     		ldr	r2, .L151+4
 2526              		.loc 1 940 17
 2527 0022 23F00703 		bic	r3, r3, #7
 2528 0026 5363     		str	r3, [r2, #52]
 941:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 942:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Select the LPTIM clock source */
 943:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= clock_source;
 2529              		.loc 1 943 8
 2530 0028 054B     		ldr	r3, .L151+4
 2531 002a 5A6B     		ldr	r2, [r3, #52]
 2532 002c 0449     		ldr	r1, .L151+4
 2533              		.loc 1 943 17
 2534 002e 7B68     		ldr	r3, [r7, #4]
 2535 0030 1343     		orrs	r3, r3, r2
 2536 0032 4B63     		str	r3, [r1, #52]
 944:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2537              		.loc 1 944 1
 2538 0034 00BF     		nop
 2539 0036 0837     		adds	r7, r7, #8
 2540              	.LCFI190:
 2541              		.cfi_def_cfa_offset 8
 2542 0038 BD46     		mov	sp, r7
 2543              	.LCFI191:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 61


 2544              		.cfi_def_cfa_register 13
 2545              		@ sp needed
 2546 003a 80BD     		pop	{r7, pc}
 2547              	.L152:
 2548              		.align	2
 2549              	.L151:
 2550 003c 00700040 		.word	1073770496
 2551 0040 00100240 		.word	1073876992
 2552              		.cfi_endproc
 2553              	.LFE168:
 2555              		.section	.text.RCC_LPTIM_Reset,"ax",%progbits
 2556              		.align	1
 2557              		.global	RCC_LPTIM_Reset
 2558              		.syntax unified
 2559              		.thumb
 2560              		.thumb_func
 2562              	RCC_LPTIM_Reset:
 2563              	.LFB169:
 945:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 946:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 947:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Reset.
 948:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     LPTIM reset.
 949:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 950:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 951:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 952:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Reset(void)
 953:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 2564              		.loc 1 953 1
 2565              		.cfi_startproc
 2566              		@ args = 0, pretend = 0, frame = 0
 2567              		@ frame_needed = 1, uses_anonymous_args = 0
 2568              		@ link register save eliminated.
 2569 0000 80B4     		push	{r7}
 2570              	.LCFI192:
 2571              		.cfi_def_cfa_offset 4
 2572              		.cfi_offset 7, -4
 2573 0002 00AF     		add	r7, sp, #0
 2574              	.LCFI193:
 2575              		.cfi_def_cfa_register 7
 954:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_RESET);
 2576              		.loc 1 954 8
 2577 0004 084B     		ldr	r3, .L154
 2578 0006 5B6B     		ldr	r3, [r3, #52]
 2579 0008 074A     		ldr	r2, .L154
 2580              		.loc 1 954 17
 2581 000a 43F48063 		orr	r3, r3, #1024
 2582 000e 5363     		str	r3, [r2, #52]
 955:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_RESET);
 2583              		.loc 1 955 8
 2584 0010 054B     		ldr	r3, .L154
 2585 0012 5B6B     		ldr	r3, [r3, #52]
 2586 0014 044A     		ldr	r2, .L154
 2587              		.loc 1 955 17
 2588 0016 23F48063 		bic	r3, r3, #1024
 2589 001a 5363     		str	r3, [r2, #52]
 956:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2590              		.loc 1 956 1
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 62


 2591 001c 00BF     		nop
 2592 001e BD46     		mov	sp, r7
 2593              	.LCFI194:
 2594              		.cfi_def_cfa_register 13
 2595              		@ sp needed
 2596 0020 5DF8047B 		ldr	r7, [sp], #4
 2597              	.LCFI195:
 2598              		.cfi_restore 7
 2599              		.cfi_def_cfa_offset 0
 2600 0024 7047     		bx	lr
 2601              	.L155:
 2602 0026 00BF     		.align	2
 2603              	.L154:
 2604 0028 00100240 		.word	1073876992
 2605              		.cfi_endproc
 2606              	.LFE169:
 2608              		.section	.text.RCC_LPTIM_Enable,"ax",%progbits
 2609              		.align	1
 2610              		.global	RCC_LPTIM_Enable
 2611              		.syntax unified
 2612              		.thumb
 2613              		.thumb_func
 2615              	RCC_LPTIM_Enable:
 2616              	.LFB170:
 957:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 958:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 959:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Enable.
 960:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables LPTIM.
 961:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 962:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 963:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 964:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Enable(void)
 965:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 2617              		.loc 1 965 1
 2618              		.cfi_startproc
 2619              		@ args = 0, pretend = 0, frame = 0
 2620              		@ frame_needed = 1, uses_anonymous_args = 0
 2621              		@ link register save eliminated.
 2622 0000 80B4     		push	{r7}
 2623              	.LCFI196:
 2624              		.cfi_def_cfa_offset 4
 2625              		.cfi_offset 7, -4
 2626 0002 00AF     		add	r7, sp, #0
 2627              	.LCFI197:
 2628              		.cfi_def_cfa_register 7
 966:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL |= (RCC_LPTIMCLK_ENBLE);
 2629              		.loc 1 966 8
 2630 0004 054B     		ldr	r3, .L157
 2631 0006 5B6B     		ldr	r3, [r3, #52]
 2632 0008 044A     		ldr	r2, .L157
 2633              		.loc 1 966 17
 2634 000a 43F04003 		orr	r3, r3, #64
 2635 000e 5363     		str	r3, [r2, #52]
 967:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2636              		.loc 1 967 1
 2637 0010 00BF     		nop
 2638 0012 BD46     		mov	sp, r7
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 63


 2639              	.LCFI198:
 2640              		.cfi_def_cfa_register 13
 2641              		@ sp needed
 2642 0014 5DF8047B 		ldr	r7, [sp], #4
 2643              	.LCFI199:
 2644              		.cfi_restore 7
 2645              		.cfi_def_cfa_offset 0
 2646 0018 7047     		bx	lr
 2647              	.L158:
 2648 001a 00BF     		.align	2
 2649              	.L157:
 2650 001c 00100240 		.word	1073876992
 2651              		.cfi_endproc
 2652              	.LFE170:
 2654              		.section	.text.RCC_LPTIM_Disable,"ax",%progbits
 2655              		.align	1
 2656              		.global	RCC_LPTIM_Disable
 2657              		.syntax unified
 2658              		.thumb
 2659              		.thumb_func
 2661              	RCC_LPTIM_Disable:
 2662              	.LFB171:
 968:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 969:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 970:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_LPTIM_Disable.
 971:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables LPTIM.
 972:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
 973:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
 974:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 975:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_LPTIM_Disable(void)
 976:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** { 
 2663              		.loc 1 976 1
 2664              		.cfi_startproc
 2665              		@ args = 0, pretend = 0, frame = 0
 2666              		@ frame_needed = 1, uses_anonymous_args = 0
 2667              		@ link register save eliminated.
 2668 0000 80B4     		push	{r7}
 2669              	.LCFI200:
 2670              		.cfi_def_cfa_offset 4
 2671              		.cfi_offset 7, -4
 2672 0002 00AF     		add	r7, sp, #0
 2673              	.LCFI201:
 2674              		.cfi_def_cfa_register 7
 977:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->RDCTRL &= (~RCC_LPTIMCLK_ENBLE);
 2675              		.loc 1 977 8
 2676 0004 054B     		ldr	r3, .L160
 2677 0006 5B6B     		ldr	r3, [r3, #52]
 2678 0008 044A     		ldr	r2, .L160
 2679              		.loc 1 977 17
 2680 000a 23F04003 		bic	r3, r3, #64
 2681 000e 5363     		str	r3, [r2, #52]
 978:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2682              		.loc 1 978 1
 2683 0010 00BF     		nop
 2684 0012 BD46     		mov	sp, r7
 2685              	.LCFI202:
 2686              		.cfi_def_cfa_register 13
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 64


 2687              		@ sp needed
 2688 0014 5DF8047B 		ldr	r7, [sp], #4
 2689              	.LCFI203:
 2690              		.cfi_restore 7
 2691              		.cfi_def_cfa_offset 0
 2692 0018 7047     		bx	lr
 2693              	.L161:
 2694 001a 00BF     		.align	2
 2695              	.L160:
 2696 001c 00100240 		.word	1073876992
 2697              		.cfi_endproc
 2698              	.LFE171:
 2700              		.section	.text.RCC_Clocks_Frequencies_Value_Get,"ax",%progbits
 2701              		.align	1
 2702              		.global	RCC_Clocks_Frequencies_Value_Get
 2703              		.syntax unified
 2704              		.thumb
 2705              		.thumb_func
 2707              	RCC_Clocks_Frequencies_Value_Get:
 2708              	.LFB172:
 979:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 980:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
 981:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Clocks_Frequencies_Value_Get.
 982:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Returns the frequencies of different on chip clocks.
 983:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_clocks pointer to a RCC_ClocksType structure which will hold
 984:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        the clocks frequencies.
 985:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
 986:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    The result of this function could be not correct when using
 987:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        fractional value for HSE crystal.
 988:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
 989:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Clocks_Frequencies_Value_Get(RCC_ClocksType* RCC_clocks)
 990:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 2709              		.loc 1 990 1
 2710              		.cfi_startproc
 2711              		@ args = 0, pretend = 0, frame = 32
 2712              		@ frame_needed = 1, uses_anonymous_args = 0
 2713              		@ link register save eliminated.
 2714 0000 80B4     		push	{r7}
 2715              	.LCFI204:
 2716              		.cfi_def_cfa_offset 4
 2717              		.cfi_offset 7, -4
 2718 0002 89B0     		sub	sp, sp, #36
 2719              	.LCFI205:
 2720              		.cfi_def_cfa_offset 40
 2721 0004 00AF     		add	r7, sp, #0
 2722              	.LCFI206:
 2723              		.cfi_def_cfa_register 7
 2724 0006 7860     		str	r0, [r7, #4]
 991:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = SYSCLK_SRC_HSI;
 2725              		.loc 1 991 14
 2726 0008 0023     		movs	r3, #0
 2727 000a 7B61     		str	r3, [r7, #20]
 992:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t pllclk_value = 0, pllmull_value = 0,pllsource_value = 0, presc_value = 0;
 2728              		.loc 1 992 14
 2729 000c 0023     		movs	r3, #0
 2730 000e FB61     		str	r3, [r7, #28]
 2731              		.loc 1 992 32
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 65


 2732 0010 0023     		movs	r3, #0
 2733 0012 BB61     		str	r3, [r7, #24]
 2734              		.loc 1 992 50
 2735 0014 0023     		movs	r3, #0
 2736 0016 3B61     		str	r3, [r7, #16]
 2737              		.loc 1 992 71
 2738 0018 0023     		movs	r3, #0
 2739 001a FB60     		str	r3, [r7, #12]
 993:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 994:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PLL clock source and multiplication factor */
 995:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllmull_value   = RCC->CFG & RCC_CFG_PLLMULFCT;
 2740              		.loc 1 995 26
 2741 001c 5E4B     		ldr	r3, .L174
 2742 001e 5A68     		ldr	r2, [r3, #4]
 2743              		.loc 1 995 21
 2744 0020 5E4B     		ldr	r3, .L174+4
 2745 0022 1340     		ands	r3, r3, r2
 2746 0024 BB61     		str	r3, [r7, #24]
 996:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     pllsource_value = RCC->CFG & RCC_CFG_PLLSRC;
 2747              		.loc 1 996 26
 2748 0026 5C4B     		ldr	r3, .L174
 2749 0028 5B68     		ldr	r3, [r3, #4]
 2750              		.loc 1 996 21
 2751 002a 03F48033 		and	r3, r3, #65536
 2752 002e 3B61     		str	r3, [r7, #16]
 997:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
 998:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Calculate the frequency division factor */
 999:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((pllmull_value & RCC_CFG_PLLMULFCT_4) == 0)
 2753              		.loc 1 999 24
 2754 0030 BB69     		ldr	r3, [r7, #24]
 2755 0032 03F00063 		and	r3, r3, #134217728
 2756              		.loc 1 999 8
 2757 0036 002B     		cmp	r3, #0
 2758 0038 04D1     		bne	.L163
1000:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1001:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /*  PLLMULFCT[4] = 0 */
1002:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = (pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) + 2; 
 2759              		.loc 1 1002 40
 2760 003a BB69     		ldr	r3, [r7, #24]
 2761 003c 9B0C     		lsrs	r3, r3, #18
 2762              		.loc 1 1002 23
 2763 003e 0233     		adds	r3, r3, #2
 2764 0040 BB61     		str	r3, [r7, #24]
 2765 0042 04E0     		b	.L164
 2766              	.L163:
1003:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1004:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1005:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1006:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         // PLLMULFCT[4] = 1
1007:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         pllmull_value = ((pllmull_value >> RCC_CFG_PLLMULFCT_OFFSET) - 496) + 1; 
 2767              		.loc 1 1007 41
 2768 0044 BB69     		ldr	r3, [r7, #24]
 2769 0046 9B0C     		lsrs	r3, r3, #18
 2770              		.loc 1 1007 23
 2771 0048 A3F2EF13 		subw	r3, r3, #495
 2772 004c BB61     		str	r3, [r7, #24]
 2773              	.L164:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 66


1008:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1009:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1010:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if (pllsource_value == 0) /* HSI as PLL input clock  */
 2774              		.loc 1 1010 8
 2775 004e 3B69     		ldr	r3, [r7, #16]
 2776 0050 002B     		cmp	r3, #0
 2777 0052 11D1     		bne	.L165
1011:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     { 
1012:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****          /* HSI selected as PLL clock entry */
1013:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->PLLHSIPRE & RCC_PLLHSIPRE_PLLHSIPRE) != (uint32_t)RESET)
 2778              		.loc 1 1013 17
 2779 0054 504B     		ldr	r3, .L174
 2780 0056 1B6C     		ldr	r3, [r3, #64]
 2781              		.loc 1 1013 29
 2782 0058 03F00103 		and	r3, r3, #1
 2783              		.loc 1 1013 12
 2784 005c 002B     		cmp	r3, #0
 2785 005e 05D0     		beq	.L166
1014:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSI oscillator clock divided by 2 */
1015:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSI_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 2786              		.loc 1 1015 26
 2787 0060 BB69     		ldr	r3, [r7, #24]
 2788 0062 4F4A     		ldr	r2, .L174+8
 2789 0064 02FB03F3 		mul	r3, r2, r3
 2790 0068 FB61     		str	r3, [r7, #28]
 2791 006a 16E0     		b	.L167
 2792              	.L166:
1016:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1017:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
1018:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1019:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSI_VALUE * pllmull_value;
 2793              		.loc 1 1019 26
 2794 006c BB69     		ldr	r3, [r7, #24]
 2795 006e 4D4A     		ldr	r2, .L174+12
 2796 0070 02FB03F3 		mul	r3, r2, r3
 2797 0074 FB61     		str	r3, [r7, #28]
 2798 0076 10E0     		b	.L167
 2799              	.L165:
1020:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1021:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1022:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else /* HSE as PLL input clock  */
1023:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1024:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         /* HSE selected as PLL clock entry */
1025:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         if ((RCC->CFG & RCC_CFG_PLLHSEPRES) != (uint32_t)RESET)
 2800              		.loc 1 1025 17
 2801 0078 474B     		ldr	r3, .L174
 2802 007a 5B68     		ldr	r3, [r3, #4]
 2803              		.loc 1 1025 23
 2804 007c 03F40033 		and	r3, r3, #131072
 2805              		.loc 1 1025 12
 2806 0080 002B     		cmp	r3, #0
 2807 0082 05D0     		beq	.L168
1026:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         { /* HSE oscillator clock divided by 2 */
1027:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = (HSE_VALUE >> RCC_CLOCK_DIV2_OFFSET) * pllmull_value;
 2808              		.loc 1 1027 26
 2809 0084 BB69     		ldr	r3, [r7, #24]
 2810 0086 464A     		ldr	r2, .L174+8
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 67


 2811 0088 02FB03F3 		mul	r3, r2, r3
 2812 008c FB61     		str	r3, [r7, #28]
 2813 008e 04E0     		b	.L167
 2814              	.L168:
1028:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1029:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         else
1030:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         {
1031:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             pllclk_value = HSE_VALUE * pllmull_value;
 2815              		.loc 1 1031 26
 2816 0090 BB69     		ldr	r3, [r7, #24]
 2817 0092 444A     		ldr	r2, .L174+12
 2818 0094 02FB03F3 		mul	r3, r2, r3
 2819 0098 FB61     		str	r3, [r7, #28]
 2820              	.L167:
1032:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         }
1033:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1034:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1035:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get SYSCLK source -------------------------------------------------------*/
1036:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG & RCC_CFG_SCLKSTS;
 2821              		.loc 1 1036 21
 2822 009a 3F4B     		ldr	r3, .L174
 2823 009c 5B68     		ldr	r3, [r3, #4]
 2824              		.loc 1 1036 16
 2825 009e 03F00C03 		and	r3, r3, #12
 2826 00a2 7B61     		str	r3, [r7, #20]
1037:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1038:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch (temp_value)
 2827              		.loc 1 1038 5
 2828 00a4 7B69     		ldr	r3, [r7, #20]
 2829 00a6 082B     		cmp	r3, #8
 2830 00a8 11D0     		beq	.L169
 2831 00aa 7B69     		ldr	r3, [r7, #20]
 2832 00ac 082B     		cmp	r3, #8
 2833 00ae 12D8     		bhi	.L170
 2834 00b0 7B69     		ldr	r3, [r7, #20]
 2835 00b2 002B     		cmp	r3, #0
 2836 00b4 03D0     		beq	.L171
 2837 00b6 7B69     		ldr	r3, [r7, #20]
 2838 00b8 042B     		cmp	r3, #4
 2839 00ba 04D0     		beq	.L172
 2840 00bc 0BE0     		b	.L170
 2841              	.L171:
1039:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1040:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSI: 
1041:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSI used as system clock */
1042:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
 2842              		.loc 1 1042 36
 2843 00be 7B68     		ldr	r3, [r7, #4]
 2844 00c0 384A     		ldr	r2, .L174+12
 2845 00c2 1A60     		str	r2, [r3]
1043:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2846              		.loc 1 1043 13
 2847 00c4 0BE0     		b	.L173
 2848              	.L172:
1044:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_HSE: 
1045:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* HSE used as system clock */
1046:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSE_VALUE;
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 68


 2849              		.loc 1 1046 36
 2850 00c6 7B68     		ldr	r3, [r7, #4]
 2851 00c8 364A     		ldr	r2, .L174+12
 2852 00ca 1A60     		str	r2, [r3]
1047:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2853              		.loc 1 1047 13
 2854 00cc 07E0     		b	.L173
 2855              	.L169:
1048:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case SYSCLK_SRC_PLL: 
1049:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* PLL used as system clock */
1050:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = pllclk_value;
 2856              		.loc 1 1050 36
 2857 00ce 7B68     		ldr	r3, [r7, #4]
 2858 00d0 FA69     		ldr	r2, [r7, #28]
 2859 00d2 1A60     		str	r2, [r3]
1051:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2860              		.loc 1 1051 13
 2861 00d4 03E0     		b	.L173
 2862              	.L170:
1052:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1053:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:
1054:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             /* default HSI used as system clock */
1055:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             RCC_clocks->SysclkFreq = HSI_VALUE;
 2863              		.loc 1 1055 36
 2864 00d6 7B68     		ldr	r3, [r7, #4]
 2865 00d8 324A     		ldr	r2, .L174+12
 2866 00da 1A60     		str	r2, [r3]
1056:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 2867              		.loc 1 1056 13
 2868 00dc 00BF     		nop
 2869              	.L173:
1057:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1058:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1059:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1060:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get HCLK prescaler */
1061:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_AHBPRES) >> RCC_CFG_AHBPRES_OFFSET; 
 2870              		.loc 1 1061 24
 2871 00de 2E4B     		ldr	r3, .L174
 2872 00e0 5B68     		ldr	r3, [r3, #4]
 2873              		.loc 1 1061 49
 2874 00e2 1B09     		lsrs	r3, r3, #4
 2875              		.loc 1 1061 18
 2876 00e4 03F00F03 		and	r3, r3, #15
 2877 00e8 7B61     		str	r3, [r7, #20]
1062:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 2878              		.loc 1 1062 34
 2879 00ea 2F4A     		ldr	r2, .L174+16
 2880 00ec 7B69     		ldr	r3, [r7, #20]
 2881 00ee 1344     		add	r3, r3, r2
 2882 00f0 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2883              		.loc 1 1062 17
 2884 00f2 FB60     		str	r3, [r7, #12]
1063:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* HCLK clock frequency */
1064:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->HclkFreq = RCC_clocks->SysclkFreq >> presc_value;
 2885              		.loc 1 1064 38
 2886 00f4 7B68     		ldr	r3, [r7, #4]
 2887 00f6 1A68     		ldr	r2, [r3]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 69


 2888              		.loc 1 1064 51
 2889 00f8 FB68     		ldr	r3, [r7, #12]
 2890 00fa DA40     		lsrs	r2, r2, r3
 2891              		.loc 1 1064 26
 2892 00fc 7B68     		ldr	r3, [r7, #4]
 2893 00fe 5A60     		str	r2, [r3, #4]
1065:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK1 prescaler */
1066:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB1PRES) >> RCC_CFG_APB1PRES_OFFSET; 
 2894              		.loc 1 1066 24
 2895 0100 254B     		ldr	r3, .L174
 2896 0102 5B68     		ldr	r3, [r3, #4]
 2897              		.loc 1 1066 50
 2898 0104 1B0A     		lsrs	r3, r3, #8
 2899              		.loc 1 1066 18
 2900 0106 03F00703 		and	r3, r3, #7
 2901 010a 7B61     		str	r3, [r7, #20]
1067:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 2902              		.loc 1 1067 34
 2903 010c 264A     		ldr	r2, .L174+16
 2904 010e 7B69     		ldr	r3, [r7, #20]
 2905 0110 1344     		add	r3, r3, r2
 2906 0112 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2907              		.loc 1 1067 17
 2908 0114 FB60     		str	r3, [r7, #12]
1068:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK1 clock frequency */
1069:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk1Freq = RCC_clocks->HclkFreq >> presc_value;
 2909              		.loc 1 1069 39
 2910 0116 7B68     		ldr	r3, [r7, #4]
 2911 0118 5A68     		ldr	r2, [r3, #4]
 2912              		.loc 1 1069 50
 2913 011a FB68     		ldr	r3, [r7, #12]
 2914 011c DA40     		lsrs	r2, r2, r3
 2915              		.loc 1 1069 27
 2916 011e 7B68     		ldr	r3, [r7, #4]
 2917 0120 9A60     		str	r2, [r3, #8]
1070:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get PCLK2 prescaler */
1071:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG & RCC_CFG_APB2PRES) >> RCC_CFG_APB2PRES_OFFSET; 
 2918              		.loc 1 1071 24
 2919 0122 1D4B     		ldr	r3, .L174
 2920 0124 5B68     		ldr	r3, [r3, #4]
 2921              		.loc 1 1071 50
 2922 0126 DB0A     		lsrs	r3, r3, #11
 2923              		.loc 1 1071 18
 2924 0128 03F00703 		and	r3, r3, #7
 2925 012c 7B61     		str	r3, [r7, #20]
1072:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = APBAHBPresTable[temp_value];
 2926              		.loc 1 1072 34
 2927 012e 1E4A     		ldr	r2, .L174+16
 2928 0130 7B69     		ldr	r3, [r7, #20]
 2929 0132 1344     		add	r3, r3, r2
 2930 0134 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2931              		.loc 1 1072 17
 2932 0136 FB60     		str	r3, [r7, #12]
1073:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* PCLK2 clock frequency */
1074:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->Pclk2Freq = RCC_clocks->HclkFreq >> presc_value;
 2933              		.loc 1 1074 39
 2934 0138 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 70


 2935 013a 5A68     		ldr	r2, [r3, #4]
 2936              		.loc 1 1074 50
 2937 013c FB68     		ldr	r3, [r7, #12]
 2938 013e DA40     		lsrs	r2, r2, r3
 2939              		.loc 1 1074 27
 2940 0140 7B68     		ldr	r3, [r7, #4]
 2941 0142 DA60     		str	r2, [r3, #12]
1075:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1076:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCHCLK prescaler */
1077:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = RCC->CFG2 & RCC_CFG2_ADCHPRES;
 2942              		.loc 1 1077 23
 2943 0144 144B     		ldr	r3, .L174
 2944 0146 DB6A     		ldr	r3, [r3, #44]
 2945              		.loc 1 1077 18
 2946 0148 03F00F03 		and	r3, r3, #15
 2947 014c 7B61     		str	r3, [r7, #20]
1078:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCHCLKPresTable[temp_value];
 2948              		.loc 1 1078 35
 2949 014e 174A     		ldr	r2, .L174+20
 2950 0150 7B69     		ldr	r3, [r7, #20]
 2951 0152 1344     		add	r3, r3, r2
 2952 0154 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 2953              		.loc 1 1078 17
 2954 0156 FB60     		str	r3, [r7, #12]
1079:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCHCLK clock frequency */
1080:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcHclkFreq = RCC_clocks->HclkFreq / presc_value;
 2955              		.loc 1 1080 41
 2956 0158 7B68     		ldr	r3, [r7, #4]
 2957 015a 5A68     		ldr	r2, [r3, #4]
 2958              		.loc 1 1080 52
 2959 015c FB68     		ldr	r3, [r7, #12]
 2960 015e B2FBF3F2 		udiv	r2, r2, r3
 2961              		.loc 1 1080 29
 2962 0162 7B68     		ldr	r3, [r7, #4]
 2963 0164 5A61     		str	r2, [r3, #20]
1081:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get ADCPLLCLK prescaler */
1082:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value   = (RCC->CFG2 & RCC_CFG2_ADCPLLPRES) >> RCC_CFG2_ADCPLLPRES_OFFSET; 
 2964              		.loc 1 1082 24
 2965 0166 0C4B     		ldr	r3, .L174
 2966 0168 DB6A     		ldr	r3, [r3, #44]
 2967              		.loc 1 1082 54
 2968 016a 1B09     		lsrs	r3, r3, #4
 2969              		.loc 1 1082 18
 2970 016c 03F01F03 		and	r3, r3, #31
 2971 0170 7B61     		str	r3, [r7, #20]
1083:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     presc_value = ADCPLLCLKPresTable[(temp_value & 0x0F)]; // ignore BIT5
 2972              		.loc 1 1083 50
 2973 0172 7B69     		ldr	r3, [r7, #20]
 2974 0174 03F00F03 		and	r3, r3, #15
 2975              		.loc 1 1083 37
 2976 0178 0D4A     		ldr	r2, .L174+24
 2977 017a 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 2978              		.loc 1 1083 17
 2979 017e FB60     		str	r3, [r7, #12]
1084:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* ADCPLLCLK clock frequency */
1085:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC_clocks->AdcPllClkFreq = pllclk_value / presc_value;
 2980              		.loc 1 1085 46
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 71


 2981 0180 FA69     		ldr	r2, [r7, #28]
 2982 0182 FB68     		ldr	r3, [r7, #12]
 2983 0184 B2FBF3F2 		udiv	r2, r2, r3
 2984              		.loc 1 1085 31
 2985 0188 7B68     		ldr	r3, [r7, #4]
 2986 018a 1A61     		str	r2, [r3, #16]
1086:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 2987              		.loc 1 1086 1
 2988 018c 00BF     		nop
 2989 018e 2437     		adds	r7, r7, #36
 2990              	.LCFI207:
 2991              		.cfi_def_cfa_offset 4
 2992 0190 BD46     		mov	sp, r7
 2993              	.LCFI208:
 2994              		.cfi_def_cfa_register 13
 2995              		@ sp needed
 2996 0192 5DF8047B 		ldr	r7, [sp], #4
 2997              	.LCFI209:
 2998              		.cfi_restore 7
 2999              		.cfi_def_cfa_offset 0
 3000 0196 7047     		bx	lr
 3001              	.L175:
 3002              		.align	2
 3003              	.L174:
 3004 0198 00100240 		.word	1073876992
 3005 019c 00003C08 		.word	138149888
 3006 01a0 00093D00 		.word	4000000
 3007 01a4 00127A00 		.word	8000000
 3008 01a8 00000000 		.word	APBAHBPresTable
 3009 01ac 00000000 		.word	ADCHCLKPresTable
 3010 01b0 00000000 		.word	ADCPLLCLKPresTable
 3011              		.cfi_endproc
 3012              	.LFE172:
 3014              		.section	.text.RCC_AHB_Peripheral_Clock_Enable,"ax",%progbits
 3015              		.align	1
 3016              		.global	RCC_AHB_Peripheral_Clock_Enable
 3017              		.syntax unified
 3018              		.thumb
 3019              		.thumb_func
 3021              	RCC_AHB_Peripheral_Clock_Enable:
 3022              	.LFB173:
1087:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1088:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1089:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Enable.
1090:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the AHB peripheral clock.
1091:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1092:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1093:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1094:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1095:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1096:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1097:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1098:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1099:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1100:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1101:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1102:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 72


1103:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Enable(uint32_t AHB_periph)
1104:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3023              		.loc 1 1104 1
 3024              		.cfi_startproc
 3025              		@ args = 0, pretend = 0, frame = 8
 3026              		@ frame_needed = 1, uses_anonymous_args = 0
 3027              		@ link register save eliminated.
 3028 0000 80B4     		push	{r7}
 3029              	.LCFI210:
 3030              		.cfi_def_cfa_offset 4
 3031              		.cfi_offset 7, -4
 3032 0002 83B0     		sub	sp, sp, #12
 3033              	.LCFI211:
 3034              		.cfi_def_cfa_offset 16
 3035 0004 00AF     		add	r7, sp, #0
 3036              	.LCFI212:
 3037              		.cfi_def_cfa_register 7
 3038 0006 7860     		str	r0, [r7, #4]
1105:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN |= AHB_periph;
 3039              		.loc 1 1105 8
 3040 0008 054B     		ldr	r3, .L177
 3041 000a 5A69     		ldr	r2, [r3, #20]
 3042 000c 0449     		ldr	r1, .L177
 3043              		.loc 1 1105 20
 3044 000e 7B68     		ldr	r3, [r7, #4]
 3045 0010 1343     		orrs	r3, r3, r2
 3046 0012 4B61     		str	r3, [r1, #20]
1106:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3047              		.loc 1 1106 1
 3048 0014 00BF     		nop
 3049 0016 0C37     		adds	r7, r7, #12
 3050              	.LCFI213:
 3051              		.cfi_def_cfa_offset 4
 3052 0018 BD46     		mov	sp, r7
 3053              	.LCFI214:
 3054              		.cfi_def_cfa_register 13
 3055              		@ sp needed
 3056 001a 5DF8047B 		ldr	r7, [sp], #4
 3057              	.LCFI215:
 3058              		.cfi_restore 7
 3059              		.cfi_def_cfa_offset 0
 3060 001e 7047     		bx	lr
 3061              	.L178:
 3062              		.align	2
 3063              	.L177:
 3064 0020 00100240 		.word	1073876992
 3065              		.cfi_endproc
 3066              	.LFE173:
 3068              		.section	.text.RCC_AHB_Peripheral_Clock_Disable,"ax",%progbits
 3069              		.align	1
 3070              		.global	RCC_AHB_Peripheral_Clock_Disable
 3071              		.syntax unified
 3072              		.thumb
 3073              		.thumb_func
 3075              	RCC_AHB_Peripheral_Clock_Disable:
 3076              	.LFB174:
1107:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 73


1108:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1109:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Clock_Disable.
1110:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the AHB peripheral clock.
1111:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph (AHB peripheral to gates its clock):
1112:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_DMA    
1113:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_SRAM   
1114:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_FLITF  
1115:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_CRC    
1116:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1117:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1118:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1119:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1120:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC     
1121:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1122:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\note    SRAM and FLITF clock can be disabled only during sleep mode.
1123:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1124:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Clock_Disable(uint32_t AHB_periph)
1125:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3077              		.loc 1 1125 1
 3078              		.cfi_startproc
 3079              		@ args = 0, pretend = 0, frame = 8
 3080              		@ frame_needed = 1, uses_anonymous_args = 0
 3081              		@ link register save eliminated.
 3082 0000 80B4     		push	{r7}
 3083              	.LCFI216:
 3084              		.cfi_def_cfa_offset 4
 3085              		.cfi_offset 7, -4
 3086 0002 83B0     		sub	sp, sp, #12
 3087              	.LCFI217:
 3088              		.cfi_def_cfa_offset 16
 3089 0004 00AF     		add	r7, sp, #0
 3090              	.LCFI218:
 3091              		.cfi_def_cfa_register 7
 3092 0006 7860     		str	r0, [r7, #4]
1126:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPCLKEN &= ~AHB_periph;
 3093              		.loc 1 1126 8
 3094 0008 064B     		ldr	r3, .L180
 3095 000a 5A69     		ldr	r2, [r3, #20]
 3096              		.loc 1 1126 23
 3097 000c 7B68     		ldr	r3, [r7, #4]
 3098 000e DB43     		mvns	r3, r3
 3099              		.loc 1 1126 8
 3100 0010 0449     		ldr	r1, .L180
 3101              		.loc 1 1126 20
 3102 0012 1340     		ands	r3, r3, r2
 3103 0014 4B61     		str	r3, [r1, #20]
1127:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3104              		.loc 1 1127 1
 3105 0016 00BF     		nop
 3106 0018 0C37     		adds	r7, r7, #12
 3107              	.LCFI219:
 3108              		.cfi_def_cfa_offset 4
 3109 001a BD46     		mov	sp, r7
 3110              	.LCFI220:
 3111              		.cfi_def_cfa_register 13
 3112              		@ sp needed
 3113 001c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 74


 3114              	.LCFI221:
 3115              		.cfi_restore 7
 3116              		.cfi_def_cfa_offset 0
 3117 0020 7047     		bx	lr
 3118              	.L181:
 3119 0022 00BF     		.align	2
 3120              	.L180:
 3121 0024 00100240 		.word	1073876992
 3122              		.cfi_endproc
 3123              	.LFE174:
 3125              		.section	.text.RCC_APB2_Peripheral_Clock_Enable,"ax",%progbits
 3126              		.align	1
 3127              		.global	RCC_APB2_Peripheral_Clock_Enable
 3128              		.syntax unified
 3129              		.thumb
 3130              		.thumb_func
 3132              	RCC_APB2_Peripheral_Clock_Enable:
 3133              	.LFB175:
1128:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1129:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1130:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Enable.
1131:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB2) peripheral clock.
1132:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock):
1133:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1134:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1135:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1136:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1137:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1138:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1139:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1140:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1141:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1142:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1143:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1144:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Enable(uint32_t APB2_periph)
1145:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3134              		.loc 1 1145 1
 3135              		.cfi_startproc
 3136              		@ args = 0, pretend = 0, frame = 8
 3137              		@ frame_needed = 1, uses_anonymous_args = 0
 3138              		@ link register save eliminated.
 3139 0000 80B4     		push	{r7}
 3140              	.LCFI222:
 3141              		.cfi_def_cfa_offset 4
 3142              		.cfi_offset 7, -4
 3143 0002 83B0     		sub	sp, sp, #12
 3144              	.LCFI223:
 3145              		.cfi_def_cfa_offset 16
 3146 0004 00AF     		add	r7, sp, #0
 3147              	.LCFI224:
 3148              		.cfi_def_cfa_register 7
 3149 0006 7860     		str	r0, [r7, #4]
1146:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN |= APB2_periph;
 3150              		.loc 1 1146 8
 3151 0008 054B     		ldr	r3, .L183
 3152 000a 9A69     		ldr	r2, [r3, #24]
 3153 000c 0449     		ldr	r1, .L183
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 75


 3154              		.loc 1 1146 21
 3155 000e 7B68     		ldr	r3, [r7, #4]
 3156 0010 1343     		orrs	r3, r3, r2
 3157 0012 8B61     		str	r3, [r1, #24]
1147:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3158              		.loc 1 1147 1
 3159 0014 00BF     		nop
 3160 0016 0C37     		adds	r7, r7, #12
 3161              	.LCFI225:
 3162              		.cfi_def_cfa_offset 4
 3163 0018 BD46     		mov	sp, r7
 3164              	.LCFI226:
 3165              		.cfi_def_cfa_register 13
 3166              		@ sp needed
 3167 001a 5DF8047B 		ldr	r7, [sp], #4
 3168              	.LCFI227:
 3169              		.cfi_restore 7
 3170              		.cfi_def_cfa_offset 0
 3171 001e 7047     		bx	lr
 3172              	.L184:
 3173              		.align	2
 3174              	.L183:
 3175 0020 00100240 		.word	1073876992
 3176              		.cfi_endproc
 3177              	.LFE175:
 3179              		.section	.text.RCC_APB2_Peripheral_Clock_Disable,"ax",%progbits
 3180              		.align	1
 3181              		.global	RCC_APB2_Peripheral_Clock_Disable
 3182              		.syntax unified
 3183              		.thumb
 3184              		.thumb_func
 3186              	RCC_APB2_Peripheral_Clock_Disable:
 3187              	.LFB176:
1148:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1149:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1150:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Clock_Disable.
1151:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB2) peripheral clock.
1152:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph (APB2 peripheral to gates its clock)：
1153:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1154:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1155:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1156:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1157:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1158:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1159:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1160:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1161:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2   
1162:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1163:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1164:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Clock_Disable(uint32_t APB2_periph)
1165:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3188              		.loc 1 1165 1
 3189              		.cfi_startproc
 3190              		@ args = 0, pretend = 0, frame = 8
 3191              		@ frame_needed = 1, uses_anonymous_args = 0
 3192              		@ link register save eliminated.
 3193 0000 80B4     		push	{r7}
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 76


 3194              	.LCFI228:
 3195              		.cfi_def_cfa_offset 4
 3196              		.cfi_offset 7, -4
 3197 0002 83B0     		sub	sp, sp, #12
 3198              	.LCFI229:
 3199              		.cfi_def_cfa_offset 16
 3200 0004 00AF     		add	r7, sp, #0
 3201              	.LCFI230:
 3202              		.cfi_def_cfa_register 7
 3203 0006 7860     		str	r0, [r7, #4]
1166:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PCLKEN &= ~APB2_periph;
 3204              		.loc 1 1166 8
 3205 0008 064B     		ldr	r3, .L186
 3206 000a 9A69     		ldr	r2, [r3, #24]
 3207              		.loc 1 1166 24
 3208 000c 7B68     		ldr	r3, [r7, #4]
 3209 000e DB43     		mvns	r3, r3
 3210              		.loc 1 1166 8
 3211 0010 0449     		ldr	r1, .L186
 3212              		.loc 1 1166 21
 3213 0012 1340     		ands	r3, r3, r2
 3214 0014 8B61     		str	r3, [r1, #24]
1167:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3215              		.loc 1 1167 1
 3216 0016 00BF     		nop
 3217 0018 0C37     		adds	r7, r7, #12
 3218              	.LCFI231:
 3219              		.cfi_def_cfa_offset 4
 3220 001a BD46     		mov	sp, r7
 3221              	.LCFI232:
 3222              		.cfi_def_cfa_register 13
 3223              		@ sp needed
 3224 001c 5DF8047B 		ldr	r7, [sp], #4
 3225              	.LCFI233:
 3226              		.cfi_restore 7
 3227              		.cfi_def_cfa_offset 0
 3228 0020 7047     		bx	lr
 3229              	.L187:
 3230 0022 00BF     		.align	2
 3231              	.L186:
 3232 0024 00100240 		.word	1073876992
 3233              		.cfi_endproc
 3234              	.LFE176:
 3236              		.section	.text.RCC_APB1_Peripheral_Clock_Enable,"ax",%progbits
 3237              		.align	1
 3238              		.global	RCC_APB1_Peripheral_Clock_Enable
 3239              		.syntax unified
 3240              		.thumb
 3241              		.thumb_func
 3243              	RCC_APB1_Peripheral_Clock_Enable:
 3244              	.LFB177:
1168:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1169:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1170:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Enable.
1171:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Enables the High Speed APB (APB1) peripheral clock.
1172:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock):
1173:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 77


1174:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1175:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1176:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1177:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1178:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1179:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1180:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1181:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1182:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1183:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1184:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1185:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR        
1186:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1187:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1188:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Enable(uint32_t APB1_periph)
1189:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3245              		.loc 1 1189 1
 3246              		.cfi_startproc
 3247              		@ args = 0, pretend = 0, frame = 8
 3248              		@ frame_needed = 1, uses_anonymous_args = 0
 3249              		@ link register save eliminated.
 3250 0000 80B4     		push	{r7}
 3251              	.LCFI234:
 3252              		.cfi_def_cfa_offset 4
 3253              		.cfi_offset 7, -4
 3254 0002 83B0     		sub	sp, sp, #12
 3255              	.LCFI235:
 3256              		.cfi_def_cfa_offset 16
 3257 0004 00AF     		add	r7, sp, #0
 3258              	.LCFI236:
 3259              		.cfi_def_cfa_register 7
 3260 0006 7860     		str	r0, [r7, #4]
1190:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN |= APB1_periph;
 3261              		.loc 1 1190 8
 3262 0008 054B     		ldr	r3, .L189
 3263 000a DA69     		ldr	r2, [r3, #28]
 3264 000c 0449     		ldr	r1, .L189
 3265              		.loc 1 1190 21
 3266 000e 7B68     		ldr	r3, [r7, #4]
 3267 0010 1343     		orrs	r3, r3, r2
 3268 0012 CB61     		str	r3, [r1, #28]
1191:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3269              		.loc 1 1191 1
 3270 0014 00BF     		nop
 3271 0016 0C37     		adds	r7, r7, #12
 3272              	.LCFI237:
 3273              		.cfi_def_cfa_offset 4
 3274 0018 BD46     		mov	sp, r7
 3275              	.LCFI238:
 3276              		.cfi_def_cfa_register 13
 3277              		@ sp needed
 3278 001a 5DF8047B 		ldr	r7, [sp], #4
 3279              	.LCFI239:
 3280              		.cfi_restore 7
 3281              		.cfi_def_cfa_offset 0
 3282 001e 7047     		bx	lr
 3283              	.L190:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 78


 3284              		.align	2
 3285              	.L189:
 3286 0020 00100240 		.word	1073876992
 3287              		.cfi_endproc
 3288              	.LFE177:
 3290              		.section	.text.RCC_APB1_Peripheral_Clock_Disable,"ax",%progbits
 3291              		.align	1
 3292              		.global	RCC_APB1_Peripheral_Clock_Disable
 3293              		.syntax unified
 3294              		.thumb
 3295              		.thumb_func
 3297              	RCC_APB1_Peripheral_Clock_Disable:
 3298              	.LFB178:
1192:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1193:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1194:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Clock_Disable.
1195:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Disables the High Speed APB (APB1) peripheral clock.
1196:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph (APB1 peripheral to gates its clock)：
1197:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1198:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1199:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1200:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1201:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1202:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP       
1203:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP_FILT  
1204:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1205:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1206:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1207:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1208:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1209:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1210:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1211:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1212:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Clock_Disable(uint32_t APB1_periph)
1213:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3299              		.loc 1 1213 1
 3300              		.cfi_startproc
 3301              		@ args = 0, pretend = 0, frame = 8
 3302              		@ frame_needed = 1, uses_anonymous_args = 0
 3303              		@ link register save eliminated.
 3304 0000 80B4     		push	{r7}
 3305              	.LCFI240:
 3306              		.cfi_def_cfa_offset 4
 3307              		.cfi_offset 7, -4
 3308 0002 83B0     		sub	sp, sp, #12
 3309              	.LCFI241:
 3310              		.cfi_def_cfa_offset 16
 3311 0004 00AF     		add	r7, sp, #0
 3312              	.LCFI242:
 3313              		.cfi_def_cfa_register 7
 3314 0006 7860     		str	r0, [r7, #4]
1214:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PCLKEN &= ~APB1_periph;
 3315              		.loc 1 1214 8
 3316 0008 064B     		ldr	r3, .L192
 3317 000a DA69     		ldr	r2, [r3, #28]
 3318              		.loc 1 1214 24
 3319 000c 7B68     		ldr	r3, [r7, #4]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 79


 3320 000e DB43     		mvns	r3, r3
 3321              		.loc 1 1214 8
 3322 0010 0449     		ldr	r1, .L192
 3323              		.loc 1 1214 21
 3324 0012 1340     		ands	r3, r3, r2
 3325 0014 CB61     		str	r3, [r1, #28]
1215:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3326              		.loc 1 1215 1
 3327 0016 00BF     		nop
 3328 0018 0C37     		adds	r7, r7, #12
 3329              	.LCFI243:
 3330              		.cfi_def_cfa_offset 4
 3331 001a BD46     		mov	sp, r7
 3332              	.LCFI244:
 3333              		.cfi_def_cfa_register 13
 3334              		@ sp needed
 3335 001c 5DF8047B 		ldr	r7, [sp], #4
 3336              	.LCFI245:
 3337              		.cfi_restore 7
 3338              		.cfi_def_cfa_offset 0
 3339 0020 7047     		bx	lr
 3340              	.L193:
 3341 0022 00BF     		.align	2
 3342              	.L192:
 3343 0024 00100240 		.word	1073876992
 3344              		.cfi_endproc
 3345              	.LFE178:
 3347              		.section	.text.RCC_AHB_Peripheral_Reset,"ax",%progbits
 3348              		.align	1
 3349              		.global	RCC_AHB_Peripheral_Reset
 3350              		.syntax unified
 3351              		.thumb
 3352              		.thumb_func
 3354              	RCC_AHB_Peripheral_Reset:
 3355              	.LFB179:
1216:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1217:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1218:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_AHB_Peripheral_Reset.
1219:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     AHB peripheral reset.
1220:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   AHB_periph specifies the AHB peripheral to reset.    
1221:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOA   
1222:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOB   
1223:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOC   
1224:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_GPIOD   
1225:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_AHB_PERIPH_ADC  
1226:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1227:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1228:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_AHB_Peripheral_Reset(uint32_t AHB_periph)
1229:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3356              		.loc 1 1229 1
 3357              		.cfi_startproc
 3358              		@ args = 0, pretend = 0, frame = 8
 3359              		@ frame_needed = 1, uses_anonymous_args = 0
 3360              		@ link register save eliminated.
 3361 0000 80B4     		push	{r7}
 3362              	.LCFI246:
 3363              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 80


 3364              		.cfi_offset 7, -4
 3365 0002 83B0     		sub	sp, sp, #12
 3366              	.LCFI247:
 3367              		.cfi_def_cfa_offset 16
 3368 0004 00AF     		add	r7, sp, #0
 3369              	.LCFI248:
 3370              		.cfi_def_cfa_register 7
 3371 0006 7860     		str	r0, [r7, #4]
1230:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST |= AHB_periph;
 3372              		.loc 1 1230 8
 3373 0008 094B     		ldr	r3, .L195
 3374 000a 9A6A     		ldr	r2, [r3, #40]
 3375 000c 0849     		ldr	r1, .L195
 3376              		.loc 1 1230 18
 3377 000e 7B68     		ldr	r3, [r7, #4]
 3378 0010 1343     		orrs	r3, r3, r2
 3379 0012 8B62     		str	r3, [r1, #40]
1231:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->AHBPRST &= ~AHB_periph;
 3380              		.loc 1 1231 8
 3381 0014 064B     		ldr	r3, .L195
 3382 0016 9A6A     		ldr	r2, [r3, #40]
 3383              		.loc 1 1231 21
 3384 0018 7B68     		ldr	r3, [r7, #4]
 3385 001a DB43     		mvns	r3, r3
 3386              		.loc 1 1231 8
 3387 001c 0449     		ldr	r1, .L195
 3388              		.loc 1 1231 18
 3389 001e 1340     		ands	r3, r3, r2
 3390 0020 8B62     		str	r3, [r1, #40]
1232:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3391              		.loc 1 1232 1
 3392 0022 00BF     		nop
 3393 0024 0C37     		adds	r7, r7, #12
 3394              	.LCFI249:
 3395              		.cfi_def_cfa_offset 4
 3396 0026 BD46     		mov	sp, r7
 3397              	.LCFI250:
 3398              		.cfi_def_cfa_register 13
 3399              		@ sp needed
 3400 0028 5DF8047B 		ldr	r7, [sp], #4
 3401              	.LCFI251:
 3402              		.cfi_restore 7
 3403              		.cfi_def_cfa_offset 0
 3404 002c 7047     		bx	lr
 3405              	.L196:
 3406 002e 00BF     		.align	2
 3407              	.L195:
 3408 0030 00100240 		.word	1073876992
 3409              		.cfi_endproc
 3410              	.LFE179:
 3412              		.section	.text.RCC_APB2_Peripheral_Reset,"ax",%progbits
 3413              		.align	1
 3414              		.global	RCC_APB2_Peripheral_Reset
 3415              		.syntax unified
 3416              		.thumb
 3417              		.thumb_func
 3419              	RCC_APB2_Peripheral_Reset:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 81


 3420              	.LFB180:
1233:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1234:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1235:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB2_Peripheral_Reset.
1236:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     High Speed APB (APB2) peripheral reset.
1237:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB2_periph specifies the APB2 peripheral to reset.
1238:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_AFIO   
1239:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_BEEPER 
1240:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM1   
1241:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI1   
1242:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_TIM8   
1243:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_USART1 
1244:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART3  
1245:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_UART4  
1246:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB2_PERIPH_SPI2 
1247:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none.
1248:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1249:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB2_Peripheral_Reset(uint32_t APB2_periph)
1250:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3421              		.loc 1 1250 1
 3422              		.cfi_startproc
 3423              		@ args = 0, pretend = 0, frame = 8
 3424              		@ frame_needed = 1, uses_anonymous_args = 0
 3425              		@ link register save eliminated.
 3426 0000 80B4     		push	{r7}
 3427              	.LCFI252:
 3428              		.cfi_def_cfa_offset 4
 3429              		.cfi_offset 7, -4
 3430 0002 83B0     		sub	sp, sp, #12
 3431              	.LCFI253:
 3432              		.cfi_def_cfa_offset 16
 3433 0004 00AF     		add	r7, sp, #0
 3434              	.LCFI254:
 3435              		.cfi_def_cfa_register 7
 3436 0006 7860     		str	r0, [r7, #4]
1251:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST |= APB2_periph;
 3437              		.loc 1 1251 8
 3438 0008 094B     		ldr	r3, .L198
 3439 000a DA68     		ldr	r2, [r3, #12]
 3440 000c 0849     		ldr	r1, .L198
 3441              		.loc 1 1251 19
 3442 000e 7B68     		ldr	r3, [r7, #4]
 3443 0010 1343     		orrs	r3, r3, r2
 3444 0012 CB60     		str	r3, [r1, #12]
1252:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB2PRST &= ~APB2_periph;
 3445              		.loc 1 1252 8
 3446 0014 064B     		ldr	r3, .L198
 3447 0016 DA68     		ldr	r2, [r3, #12]
 3448              		.loc 1 1252 22
 3449 0018 7B68     		ldr	r3, [r7, #4]
 3450 001a DB43     		mvns	r3, r3
 3451              		.loc 1 1252 8
 3452 001c 0449     		ldr	r1, .L198
 3453              		.loc 1 1252 19
 3454 001e 1340     		ands	r3, r3, r2
 3455 0020 CB60     		str	r3, [r1, #12]
1253:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 82


 3456              		.loc 1 1253 1
 3457 0022 00BF     		nop
 3458 0024 0C37     		adds	r7, r7, #12
 3459              	.LCFI255:
 3460              		.cfi_def_cfa_offset 4
 3461 0026 BD46     		mov	sp, r7
 3462              	.LCFI256:
 3463              		.cfi_def_cfa_register 13
 3464              		@ sp needed
 3465 0028 5DF8047B 		ldr	r7, [sp], #4
 3466              	.LCFI257:
 3467              		.cfi_restore 7
 3468              		.cfi_def_cfa_offset 0
 3469 002c 7047     		bx	lr
 3470              	.L199:
 3471 002e 00BF     		.align	2
 3472              	.L198:
 3473 0030 00100240 		.word	1073876992
 3474              		.cfi_endproc
 3475              	.LFE180:
 3477              		.section	.text.RCC_APB1_Peripheral_Reset,"ax",%progbits
 3478              		.align	1
 3479              		.global	RCC_APB1_Peripheral_Reset
 3480              		.syntax unified
 3481              		.thumb
 3482              		.thumb_func
 3484              	RCC_APB1_Peripheral_Reset:
 3485              	.LFB181:
1254:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1255:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1256:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_APB1_Peripheral_Reset.
1257:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Low Speed APB (APB1) peripheral reset.
1258:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   APB1_periph specifies the APB1 peripheral to reset.
1259:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM2       
1260:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM3       
1261:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM4       
1262:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM5       
1263:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_TIM6       
1264:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_COMP               
1265:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_WWDG       
1266:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_USART2     
1267:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C1       
1268:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_I2C2       
1269:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_CAN        
1270:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_APB1_PERIPH_PWR  
1271:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return none. 
1272:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1273:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_APB1_Peripheral_Reset(uint32_t APB1_periph)
1274:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3486              		.loc 1 1274 1
 3487              		.cfi_startproc
 3488              		@ args = 0, pretend = 0, frame = 8
 3489              		@ frame_needed = 1, uses_anonymous_args = 0
 3490              		@ link register save eliminated.
 3491 0000 80B4     		push	{r7}
 3492              	.LCFI258:
 3493              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 83


 3494              		.cfi_offset 7, -4
 3495 0002 83B0     		sub	sp, sp, #12
 3496              	.LCFI259:
 3497              		.cfi_def_cfa_offset 16
 3498 0004 00AF     		add	r7, sp, #0
 3499              	.LCFI260:
 3500              		.cfi_def_cfa_register 7
 3501 0006 7860     		str	r0, [r7, #4]
1275:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST |= APB1_periph;
 3502              		.loc 1 1275 8
 3503 0008 094B     		ldr	r3, .L201
 3504 000a 1A69     		ldr	r2, [r3, #16]
 3505 000c 0849     		ldr	r1, .L201
 3506              		.loc 1 1275 19
 3507 000e 7B68     		ldr	r3, [r7, #4]
 3508 0010 1343     		orrs	r3, r3, r2
 3509 0012 0B61     		str	r3, [r1, #16]
1276:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->APB1PRST &= ~APB1_periph;
 3510              		.loc 1 1276 8
 3511 0014 064B     		ldr	r3, .L201
 3512 0016 1A69     		ldr	r2, [r3, #16]
 3513              		.loc 1 1276 22
 3514 0018 7B68     		ldr	r3, [r7, #4]
 3515 001a DB43     		mvns	r3, r3
 3516              		.loc 1 1276 8
 3517 001c 0449     		ldr	r1, .L201
 3518              		.loc 1 1276 19
 3519 001e 1340     		ands	r3, r3, r2
 3520 0020 0B61     		str	r3, [r1, #16]
1277:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3521              		.loc 1 1277 1
 3522 0022 00BF     		nop
 3523 0024 0C37     		adds	r7, r7, #12
 3524              	.LCFI261:
 3525              		.cfi_def_cfa_offset 4
 3526 0026 BD46     		mov	sp, r7
 3527              	.LCFI262:
 3528              		.cfi_def_cfa_register 13
 3529              		@ sp needed
 3530 0028 5DF8047B 		ldr	r7, [sp], #4
 3531              	.LCFI263:
 3532              		.cfi_restore 7
 3533              		.cfi_def_cfa_offset 0
 3534 002c 7047     		bx	lr
 3535              	.L202:
 3536 002e 00BF     		.align	2
 3537              	.L201:
 3538 0030 00100240 		.word	1073876992
 3539              		.cfi_endproc
 3540              	.LFE181:
 3542              		.section	.text.RCC_Backup_Reset,"ax",%progbits
 3543              		.align	1
 3544              		.global	RCC_Backup_Reset
 3545              		.syntax unified
 3546              		.thumb
 3547              		.thumb_func
 3549              	RCC_Backup_Reset:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 84


 3550              	.LFB182:
1278:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1279:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1280:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Backup_Reset.
1281:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Backup domain reset.
1282:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none  
1283:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1284:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1285:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Backup_Reset(void)
1286:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3551              		.loc 1 1286 1
 3552              		.cfi_startproc
 3553              		@ args = 0, pretend = 0, frame = 0
 3554              		@ frame_needed = 1, uses_anonymous_args = 0
 3555              		@ link register save eliminated.
 3556 0000 80B4     		push	{r7}
 3557              	.LCFI264:
 3558              		.cfi_def_cfa_offset 4
 3559              		.cfi_offset 7, -4
 3560 0002 00AF     		add	r7, sp, #0
 3561              	.LCFI265:
 3562              		.cfi_def_cfa_register 7
1287:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)ENABLE;
 3563              		.loc 1 1287 5
 3564 0004 054B     		ldr	r3, .L204
 3565              		.loc 1 1287 43
 3566 0006 0122     		movs	r2, #1
 3567 0008 1A60     		str	r2, [r3]
1288:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     *(__IO uint32_t*)RCC_BDSFTRST_BITBAND = (uint32_t)DISABLE;
 3568              		.loc 1 1288 5
 3569 000a 044B     		ldr	r3, .L204
 3570              		.loc 1 1288 43
 3571 000c 0022     		movs	r2, #0
 3572 000e 1A60     		str	r2, [r3]
1289:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3573              		.loc 1 1289 1
 3574 0010 00BF     		nop
 3575 0012 BD46     		mov	sp, r7
 3576              	.LCFI266:
 3577              		.cfi_def_cfa_register 13
 3578              		@ sp needed
 3579 0014 5DF8047B 		ldr	r7, [sp], #4
 3580              	.LCFI267:
 3581              		.cfi_restore 7
 3582              		.cfi_def_cfa_offset 0
 3583 0018 7047     		bx	lr
 3584              	.L205:
 3585 001a 00BF     		.align	2
 3586              	.L204:
 3587 001c 40044242 		.word	1111622720
 3588              		.cfi_endproc
 3589              	.LFE182:
 3591              		.section	.text.RCC_MCO_PLL_Prescaler_Config,"ax",%progbits
 3592              		.align	1
 3593              		.global	RCC_MCO_PLL_Prescaler_Config
 3594              		.syntax unified
 3595              		.thumb
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 85


 3596              		.thumb_func
 3598              	RCC_MCO_PLL_Prescaler_Config:
 3599              	.LFB183:
1290:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1291:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1292:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_PLL_Prescaler_Config.
1293:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Configures the MCO PLL clock prescaler.
1294:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_PLL_prescaler(MCO PLL clock prescaler): 
1295:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV2 
1296:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV3 
1297:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV4 
1298:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV5 
1299:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV6 
1300:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV7 
1301:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV8 
1302:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV9 
1303:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV10
1304:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV11
1305:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV12
1306:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV13
1307:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV14
1308:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\        - RCC_MCO_PLLCLK_DIV15 
1309:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1310:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1311:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_PLL_Prescaler_Config(uint32_t MCO_PLL_prescaler)
1312:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3600              		.loc 1 1312 1
 3601              		.cfi_startproc
 3602              		@ args = 0, pretend = 0, frame = 16
 3603              		@ frame_needed = 1, uses_anonymous_args = 0
 3604              		@ link register save eliminated.
 3605 0000 80B4     		push	{r7}
 3606              	.LCFI268:
 3607              		.cfi_def_cfa_offset 4
 3608              		.cfi_offset 7, -4
 3609 0002 85B0     		sub	sp, sp, #20
 3610              	.LCFI269:
 3611              		.cfi_def_cfa_offset 24
 3612 0004 00AF     		add	r7, sp, #0
 3613              	.LCFI270:
 3614              		.cfi_def_cfa_register 7
 3615 0006 7860     		str	r0, [r7, #4]
1313:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 3616              		.loc 1 1313 14
 3617 0008 0023     		movs	r3, #0
 3618 000a FB60     		str	r3, [r7, #12]
1314:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1315:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 3619              		.loc 1 1315 21
 3620 000c 094B     		ldr	r3, .L207
 3621              		.loc 1 1315 16
 3622 000e 5B68     		ldr	r3, [r3, #4]
 3623 0010 FB60     		str	r3, [r7, #12]
1316:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCOPRE[3:0] bits */
1317:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_PLLCLK_DIV_MASK;
 3624              		.loc 1 1317 16
 3625 0012 FB68     		ldr	r3, [r7, #12]
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 86


 3626 0014 23F07043 		bic	r3, r3, #-268435456
 3627 0018 FB60     		str	r3, [r7, #12]
1318:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCOPRE[3:0] bits according to MCO_PLL_prescaler value */
1319:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_PLL_prescaler;
 3628              		.loc 1 1319 16
 3629 001a FA68     		ldr	r2, [r7, #12]
 3630 001c 7B68     		ldr	r3, [r7, #4]
 3631 001e 1343     		orrs	r3, r3, r2
 3632 0020 FB60     		str	r3, [r7, #12]
1320:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1321:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1322:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 3633              		.loc 1 1322 8
 3634 0022 044A     		ldr	r2, .L207
 3635              		.loc 1 1322 14
 3636 0024 FB68     		ldr	r3, [r7, #12]
 3637 0026 5360     		str	r3, [r2, #4]
1323:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3638              		.loc 1 1323 1
 3639 0028 00BF     		nop
 3640 002a 1437     		adds	r7, r7, #20
 3641              	.LCFI271:
 3642              		.cfi_def_cfa_offset 4
 3643 002c BD46     		mov	sp, r7
 3644              	.LCFI272:
 3645              		.cfi_def_cfa_register 13
 3646              		@ sp needed
 3647 002e 5DF8047B 		ldr	r7, [sp], #4
 3648              	.LCFI273:
 3649              		.cfi_restore 7
 3650              		.cfi_def_cfa_offset 0
 3651 0032 7047     		bx	lr
 3652              	.L208:
 3653              		.align	2
 3654              	.L207:
 3655 0034 00100240 		.word	1073876992
 3656              		.cfi_endproc
 3657              	.LFE183:
 3659              		.section	.text.RCC_MCO_Source_Config,"ax",%progbits
 3660              		.align	1
 3661              		.global	RCC_MCO_Source_Config
 3662              		.syntax unified
 3663              		.thumb
 3664              		.thumb_func
 3666              	RCC_MCO_Source_Config:
 3667              	.LFB184:
1324:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1325:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1326:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name   RCC_MCO_Source_Config.
1327:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun    Selects the clock source to output on MCO pin.
1328:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param  MCO_source(clock source to output): 
1329:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_NOCLK      
1330:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_SYSCLK     
1331:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSI        
1332:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_HSE       
1333:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_PLLCLK     
1334:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSI     
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 87


1335:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\     - RCC_MCO_LSE     
1336:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none. 
1337:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1338:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_MCO_Source_Config(uint32_t MCO_source)
1339:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3668              		.loc 1 1339 1
 3669              		.cfi_startproc
 3670              		@ args = 0, pretend = 0, frame = 16
 3671              		@ frame_needed = 1, uses_anonymous_args = 0
 3672              		@ link register save eliminated.
 3673 0000 80B4     		push	{r7}
 3674              	.LCFI274:
 3675              		.cfi_def_cfa_offset 4
 3676              		.cfi_offset 7, -4
 3677 0002 85B0     		sub	sp, sp, #20
 3678              	.LCFI275:
 3679              		.cfi_def_cfa_offset 24
 3680 0004 00AF     		add	r7, sp, #0
 3681              	.LCFI276:
 3682              		.cfi_def_cfa_register 7
 3683 0006 7860     		str	r0, [r7, #4]
1340:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 3684              		.loc 1 1340 14
 3685 0008 0023     		movs	r3, #0
 3686 000a FB60     		str	r3, [r7, #12]
1341:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1342:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC->CFG;
 3687              		.loc 1 1342 21
 3688 000c 094B     		ldr	r3, .L210
 3689              		.loc 1 1342 16
 3690 000e 5B68     		ldr	r3, [r3, #4]
 3691 0010 FB60     		str	r3, [r7, #12]
1343:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Clear MCO[3:0] bits */
1344:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value &= RCC_MCO_MASK;
 3692              		.loc 1 1344 16
 3693 0012 FB68     		ldr	r3, [r7, #12]
 3694 0014 23F0F063 		bic	r3, r3, #125829120
 3695 0018 FB60     		str	r3, [r7, #12]
1345:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set MCO[3:0] bits according to MCO_source value */
1346:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value |= MCO_source;
 3696              		.loc 1 1346 16
 3697 001a FA68     		ldr	r2, [r7, #12]
 3698 001c 7B68     		ldr	r3, [r7, #4]
 3699 001e 1343     		orrs	r3, r3, r2
 3700 0020 FB60     		str	r3, [r7, #12]
1347:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1348:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Store the new value */
1349:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CFG = temp_value;
 3701              		.loc 1 1349 8
 3702 0022 044A     		ldr	r2, .L210
 3703              		.loc 1 1349 14
 3704 0024 FB68     		ldr	r3, [r7, #12]
 3705 0026 5360     		str	r3, [r2, #4]
1350:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3706              		.loc 1 1350 1
 3707 0028 00BF     		nop
 3708 002a 1437     		adds	r7, r7, #20
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 88


 3709              	.LCFI277:
 3710              		.cfi_def_cfa_offset 4
 3711 002c BD46     		mov	sp, r7
 3712              	.LCFI278:
 3713              		.cfi_def_cfa_register 13
 3714              		@ sp needed
 3715 002e 5DF8047B 		ldr	r7, [sp], #4
 3716              	.LCFI279:
 3717              		.cfi_restore 7
 3718              		.cfi_def_cfa_offset 0
 3719 0032 7047     		bx	lr
 3720              	.L211:
 3721              		.align	2
 3722              	.L210:
 3723 0034 00100240 		.word	1073876992
 3724              		.cfi_endproc
 3725              	.LFE184:
 3727              		.section	.text.RCC_Flag_Status_Get,"ax",%progbits
 3728              		.align	1
 3729              		.global	RCC_Flag_Status_Get
 3730              		.syntax unified
 3731              		.thumb
 3732              		.thumb_func
 3734              	RCC_Flag_Status_Get:
 3735              	.LFB185:
1351:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1352:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1353:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Flag_Status_Get.
1354:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC flag is set or not.
1355:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   RCC_flag:
1356:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSIRD      HSI oscillator clock ready
1357:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_HSERD      HSE oscillator clock ready
1358:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PLLRD      PLL clock ready
1359:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSERD      LSE oscillator clock ready
1360:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LSIRD      LSI oscillator clock ready
1361:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_BKPEMC     BackUp EMC reset flag
1362:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_MMURST     Mmu reset flag
1363:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PINRST     Pin reset
1364:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_PORRST     POR/PDR reset
1365:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_SFTRST     Software reset
1366:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_IWDGRST    Independent Watchdog reset
1367:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_WWDGRST    Window Watchdog reset
1368:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RCC_FLAG_LPWRRST    Low Power reset
1369:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  FlagStatus:
1370:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - SET 
1371:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\          - RESET
1372:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1373:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** FlagStatus RCC_Flag_Status_Get(uint8_t RCC_flag)
1374:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3736              		.loc 1 1374 1
 3737              		.cfi_startproc
 3738              		@ args = 0, pretend = 0, frame = 16
 3739              		@ frame_needed = 1, uses_anonymous_args = 0
 3740              		@ link register save eliminated.
 3741 0000 80B4     		push	{r7}
 3742              	.LCFI280:
 3743              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 89


 3744              		.cfi_offset 7, -4
 3745 0002 85B0     		sub	sp, sp, #20
 3746              	.LCFI281:
 3747              		.cfi_def_cfa_offset 24
 3748 0004 00AF     		add	r7, sp, #0
 3749              	.LCFI282:
 3750              		.cfi_def_cfa_register 7
 3751 0006 0346     		mov	r3, r0
 3752 0008 FB71     		strb	r3, [r7, #7]
1375:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t temp_value = 0;
 3753              		.loc 1 1375 14
 3754 000a 0023     		movs	r3, #0
 3755 000c BB60     		str	r3, [r7, #8]
1376:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     uint32_t reg_value  = 0;
 3756              		.loc 1 1376 14
 3757 000e 0023     		movs	r3, #0
 3758 0010 FB60     		str	r3, [r7, #12]
1377:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1378:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the RCC register index */
1379:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag >> RCC_FLAG_OFFSET;
 3759              		.loc 1 1379 27
 3760 0012 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3761 0014 5B09     		lsrs	r3, r3, #5
 3762 0016 DBB2     		uxtb	r3, r3
 3763              		.loc 1 1379 16
 3764 0018 BB60     		str	r3, [r7, #8]
1380:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     switch(temp_value)
 3765              		.loc 1 1380 5
 3766 001a BB68     		ldr	r3, [r7, #8]
 3767 001c 012B     		cmp	r3, #1
 3768 001e 03D0     		beq	.L213
 3769 0020 BB68     		ldr	r3, [r7, #8]
 3770 0022 022B     		cmp	r3, #2
 3771 0024 04D0     		beq	.L214
 3772 0026 07E0     		b	.L219
 3773              	.L213:
1381:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1382:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 1: /* The flag to check is in CTRL register */
1383:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRL;
 3774              		.loc 1 1383 28
 3775 0028 104B     		ldr	r3, .L220
 3776              		.loc 1 1383 23
 3777 002a 1B68     		ldr	r3, [r3]
 3778 002c FB60     		str	r3, [r7, #12]
1384:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 3779              		.loc 1 1384 13
 3780 002e 07E0     		b	.L216
 3781              	.L214:
1385:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         case 2: /* The flag to check is in BDCTRL register */
1386:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            reg_value = RCC->BDCTRL;
 3782              		.loc 1 1386 27
 3783 0030 0E4B     		ldr	r3, .L220
 3784              		.loc 1 1386 22
 3785 0032 1B6A     		ldr	r3, [r3, #32]
 3786 0034 FB60     		str	r3, [r7, #12]
1387:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****            break;
 3787              		.loc 1 1387 12
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 90


 3788 0036 03E0     		b	.L216
 3789              	.L219:
1388:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         default:/* The flag to check is in CTRLSTS register */
1389:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             reg_value = RCC->CTRLSTS;
 3790              		.loc 1 1389 28
 3791 0038 0C4B     		ldr	r3, .L220
 3792              		.loc 1 1389 23
 3793 003a 5B6A     		ldr	r3, [r3, #36]
 3794 003c FB60     		str	r3, [r7, #12]
1390:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****             break;
 3795              		.loc 1 1390 13
 3796 003e 00BF     		nop
 3797              	.L216:
1391:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1392:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1393:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Get the flag position */
1394:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     temp_value = RCC_flag & RCC_FLAG_MASK;
 3798              		.loc 1 1394 27
 3799 0040 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 3800              		.loc 1 1394 16
 3801 0042 03F01F03 		and	r3, r3, #31
 3802 0046 BB60     		str	r3, [r7, #8]
1395:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((reg_value & ((uint32_t)1 << temp_value)) != (uint32_t)RESET)
 3803              		.loc 1 1395 51
 3804 0048 FA68     		ldr	r2, [r7, #12]
 3805 004a BB68     		ldr	r3, [r7, #8]
 3806 004c 22FA03F3 		lsr	r3, r2, r3
 3807 0050 03F00103 		and	r3, r3, #1
 3808              		.loc 1 1395 8
 3809 0054 002B     		cmp	r3, #0
 3810 0056 01D0     		beq	.L217
1396:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1397:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 3811              		.loc 1 1397 16
 3812 0058 0123     		movs	r3, #1
 3813 005a 00E0     		b	.L218
 3814              	.L217:
1398:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1399:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1400:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1401:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 3815              		.loc 1 1401 16
 3816 005c 0023     		movs	r3, #0
 3817              	.L218:
1402:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1403:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3818              		.loc 1 1403 1
 3819 005e 1846     		mov	r0, r3
 3820 0060 1437     		adds	r7, r7, #20
 3821              	.LCFI283:
 3822              		.cfi_def_cfa_offset 4
 3823 0062 BD46     		mov	sp, r7
 3824              	.LCFI284:
 3825              		.cfi_def_cfa_register 13
 3826              		@ sp needed
 3827 0064 5DF8047B 		ldr	r7, [sp], #4
 3828              	.LCFI285:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 91


 3829              		.cfi_restore 7
 3830              		.cfi_def_cfa_offset 0
 3831 0068 7047     		bx	lr
 3832              	.L221:
 3833 006a 00BF     		.align	2
 3834              	.L220:
 3835 006c 00100240 		.word	1073876992
 3836              		.cfi_endproc
 3837              	.LFE185:
 3839              		.section	.text.RCC_Reset_Flag_Clear,"ax",%progbits
 3840              		.align	1
 3841              		.global	RCC_Reset_Flag_Clear
 3842              		.syntax unified
 3843              		.thumb
 3844              		.thumb_func
 3846              	RCC_Reset_Flag_Clear:
 3847              	.LFB186:
1404:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1405:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1406:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Reset_Flag_Clear.
1407:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC reset flags.
1408:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   none
1409:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1410:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1411:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Reset_Flag_Clear(void)
1412:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3848              		.loc 1 1412 1
 3849              		.cfi_startproc
 3850              		@ args = 0, pretend = 0, frame = 0
 3851              		@ frame_needed = 1, uses_anonymous_args = 0
 3852              		@ link register save eliminated.
 3853 0000 80B4     		push	{r7}
 3854              	.LCFI286:
 3855              		.cfi_def_cfa_offset 4
 3856              		.cfi_offset 7, -4
 3857 0002 00AF     		add	r7, sp, #0
 3858              	.LCFI287:
 3859              		.cfi_def_cfa_register 7
1413:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Set RMRSTF bit to clear the reset flags */
1414:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS |= RCC_REMOVE_RESET_FLAG;
 3860              		.loc 1 1414 8
 3861 0004 084B     		ldr	r3, .L223
 3862 0006 5B6A     		ldr	r3, [r3, #36]
 3863 0008 074A     		ldr	r2, .L223
 3864              		.loc 1 1414 18
 3865 000a 43F08073 		orr	r3, r3, #16777216
 3866 000e 5362     		str	r3, [r2, #36]
1415:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* RMRSTF bit should be reset */
1416:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CTRLSTS &= ~RCC_REMOVE_RESET_FLAG;
 3867              		.loc 1 1416 8
 3868 0010 054B     		ldr	r3, .L223
 3869 0012 5B6A     		ldr	r3, [r3, #36]
 3870 0014 044A     		ldr	r2, .L223
 3871              		.loc 1 1416 18
 3872 0016 23F08073 		bic	r3, r3, #16777216
 3873 001a 5362     		str	r3, [r2, #36]
1417:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 92


 3874              		.loc 1 1417 1
 3875 001c 00BF     		nop
 3876 001e BD46     		mov	sp, r7
 3877              	.LCFI288:
 3878              		.cfi_def_cfa_register 13
 3879              		@ sp needed
 3880 0020 5DF8047B 		ldr	r7, [sp], #4
 3881              	.LCFI289:
 3882              		.cfi_restore 7
 3883              		.cfi_def_cfa_offset 0
 3884 0024 7047     		bx	lr
 3885              	.L224:
 3886 0026 00BF     		.align	2
 3887              	.L223:
 3888 0028 00100240 		.word	1073876992
 3889              		.cfi_endproc
 3890              	.LFE186:
 3892              		.section	.text.RCC_Interrupt_Status_Get,"ax",%progbits
 3893              		.align	1
 3894              		.global	RCC_Interrupt_Status_Get
 3895              		.syntax unified
 3896              		.thumb
 3897              		.thumb_func
 3899              	RCC_Interrupt_Status_Get:
 3900              	.LFB187:
1418:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1419:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1420:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Get.
1421:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Checks whether the specified RCC interrupt has occurred or not.
1422:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_flag(RCC interrupt source to check):
1423:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDIF    LSI ready interrupt
1424:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDIF    LSE ready interrupt
1425:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDIF    HSI ready interrupt
1426:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDIF    HSE ready interrupt
1427:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDIF    PLL ready interrupt
1428:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSIF    Clock Security System interrupt in HSE
1429:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSIF    Clock security system interrupt in LSE
1430:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  The new state of RccInt 
1431:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - SET
1432:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RESET
1433:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1434:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** INTStatus RCC_Interrupt_Status_Get(uint32_t interrupt_flag)
1435:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3901              		.loc 1 1435 1
 3902              		.cfi_startproc
 3903              		@ args = 0, pretend = 0, frame = 8
 3904              		@ frame_needed = 1, uses_anonymous_args = 0
 3905              		@ link register save eliminated.
 3906 0000 80B4     		push	{r7}
 3907              	.LCFI290:
 3908              		.cfi_def_cfa_offset 4
 3909              		.cfi_offset 7, -4
 3910 0002 83B0     		sub	sp, sp, #12
 3911              	.LCFI291:
 3912              		.cfi_def_cfa_offset 16
 3913 0004 00AF     		add	r7, sp, #0
 3914              	.LCFI292:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 93


 3915              		.cfi_def_cfa_register 7
 3916 0006 7860     		str	r0, [r7, #4]
1436:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1437:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Check the status of the specified RCC interrupt */
1438:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     if ((RCC->CLKINT & interrupt_flag) != (uint32_t)RESET)
 3917              		.loc 1 1438 13
 3918 0008 074B     		ldr	r3, .L228
 3919 000a 9A68     		ldr	r2, [r3, #8]
 3920              		.loc 1 1438 22
 3921 000c 7B68     		ldr	r3, [r7, #4]
 3922 000e 1340     		ands	r3, r3, r2
 3923              		.loc 1 1438 8
 3924 0010 002B     		cmp	r3, #0
 3925 0012 01D0     		beq	.L226
1439:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1440:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return SET;
 3926              		.loc 1 1440 16
 3927 0014 0123     		movs	r3, #1
 3928 0016 00E0     		b	.L227
 3929              	.L226:
1441:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1442:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     else
1443:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     {
1444:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****         return RESET;
 3930              		.loc 1 1444 16
 3931 0018 0023     		movs	r3, #0
 3932              	.L227:
1445:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     }
1446:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3933              		.loc 1 1446 1
 3934 001a 1846     		mov	r0, r3
 3935 001c 0C37     		adds	r7, r7, #12
 3936              	.LCFI293:
 3937              		.cfi_def_cfa_offset 4
 3938 001e BD46     		mov	sp, r7
 3939              	.LCFI294:
 3940              		.cfi_def_cfa_register 13
 3941              		@ sp needed
 3942 0020 5DF8047B 		ldr	r7, [sp], #4
 3943              	.LCFI295:
 3944              		.cfi_restore 7
 3945              		.cfi_def_cfa_offset 0
 3946 0024 7047     		bx	lr
 3947              	.L229:
 3948 0026 00BF     		.align	2
 3949              	.L228:
 3950 0028 00100240 		.word	1073876992
 3951              		.cfi_endproc
 3952              	.LFE187:
 3954              		.section	.text.RCC_Interrupt_Status_Clear,"ax",%progbits
 3955              		.align	1
 3956              		.global	RCC_Interrupt_Status_Clear
 3957              		.syntax unified
 3958              		.thumb
 3959              		.thumb_func
 3961              	RCC_Interrupt_Status_Clear:
 3962              	.LFB188:
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 94


1447:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** 
1448:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** /**
1449:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\name    RCC_Interrupt_Status_Clear.
1450:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\fun     Clears the RCC's interrupt pending bits.
1451:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\param   interrupt_clear(interrupt pending bit to clear):
1452:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSIRDICLR    LSI ready interrupt
1453:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSERDICLR    LSE ready interrupt
1454:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSIRDICLR    HSI ready interrupt
1455:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_HSERDICLR    HSE ready interrupt
1456:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_PLLRDICLR    PLL ready interrupt
1457:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_CLKSSICLR    Clock Security System interrupt in HSE
1458:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\         - RCC_INT_LSESSICLR    Clock security system interrupt in LSE
1459:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** *\*\return  none
1460:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** **/
1461:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** void RCC_Interrupt_Status_Clear(uint32_t interrupt_clear)
1462:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** {
 3963              		.loc 1 1462 1
 3964              		.cfi_startproc
 3965              		@ args = 0, pretend = 0, frame = 8
 3966              		@ frame_needed = 1, uses_anonymous_args = 0
 3967              		@ link register save eliminated.
 3968 0000 80B4     		push	{r7}
 3969              	.LCFI296:
 3970              		.cfi_def_cfa_offset 4
 3971              		.cfi_offset 7, -4
 3972 0002 83B0     		sub	sp, sp, #12
 3973              	.LCFI297:
 3974              		.cfi_def_cfa_offset 16
 3975 0004 00AF     		add	r7, sp, #0
 3976              	.LCFI298:
 3977              		.cfi_def_cfa_register 7
 3978 0006 7860     		str	r0, [r7, #4]
1463:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     /* Software set this bit to clear INT flag. */
1464:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c ****     RCC->CLKINT |= interrupt_clear;
 3979              		.loc 1 1464 8
 3980 0008 054B     		ldr	r3, .L231
 3981 000a 9A68     		ldr	r2, [r3, #8]
 3982 000c 0449     		ldr	r1, .L231
 3983              		.loc 1 1464 17
 3984 000e 7B68     		ldr	r3, [r7, #4]
 3985 0010 1343     		orrs	r3, r3, r2
 3986 0012 8B60     		str	r3, [r1, #8]
1465:../firmware/n32g430_std_periph_driver/src/n32g430_rcc.c **** }
 3987              		.loc 1 1465 1
 3988 0014 00BF     		nop
 3989 0016 0C37     		adds	r7, r7, #12
 3990              	.LCFI299:
 3991              		.cfi_def_cfa_offset 4
 3992 0018 BD46     		mov	sp, r7
 3993              	.LCFI300:
 3994              		.cfi_def_cfa_register 13
 3995              		@ sp needed
 3996 001a 5DF8047B 		ldr	r7, [sp], #4
 3997              	.LCFI301:
 3998              		.cfi_restore 7
 3999              		.cfi_def_cfa_offset 0
 4000 001e 7047     		bx	lr
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 95


 4001              	.L232:
 4002              		.align	2
 4003              	.L231:
 4004 0020 00100240 		.word	1073876992
 4005              		.cfi_endproc
 4006              	.LFE188:
 4008              		.text
 4009              	.Letext0:
 4010              		.file 2 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 4011              		.file 3 "d:\\program files (x86)\\arm gnu toolchain arm-none-eabi\\12.3 rel1\\arm-none-eabi\\inclu
 4012              		.file 4 "../firmware/CMSIS/device/n32g430.h"
 4013              		.file 5 "../firmware/n32g430_std_periph_driver/inc/n32g430_rcc.h"
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 96


DEFINED SYMBOLS
                            *ABS*:00000000 n32g430_rcc.c
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:21     .rodata.APBAHBPresTable:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:24     .rodata.APBAHBPresTable:00000000 APBAHBPresTable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:28     .rodata.ADCHCLKPresTable:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:31     .rodata.ADCHCLKPresTable:00000000 ADCHCLKPresTable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:34     .rodata.ADCPLLCLKPresTable:00000000 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:37     .rodata.ADCPLLCLKPresTable:00000000 ADCPLLCLKPresTable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:55     .text.RCC_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:61     .text.RCC_Reset:00000000 RCC_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:144    .text.RCC_Reset:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:151    .text.RCC_HSE_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:157    .text.RCC_HSE_Config:00000000 RCC_HSE_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:232    .text.RCC_HSE_Config:00000058 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:237    .text.RCC_HSE_Stable_Wait:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:243    .text.RCC_HSE_Stable_Wait:00000000 RCC_HSE_Stable_Wait
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2707   .text.RCC_Clocks_Frequencies_Value_Get:00000000 RCC_Clocks_Frequencies_Value_Get
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3734   .text.RCC_Flag_Status_Get:00000000 RCC_Flag_Status_Get
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:330    .text.RCC_HSE_Stable_Wait:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:335    .text.RCC_Clock_Security_System_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:341    .text.RCC_Clock_Security_System_Enable:00000000 RCC_Clock_Security_System_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:374    .text.RCC_Clock_Security_System_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:379    .text.RCC_Clock_Security_System_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:385    .text.RCC_Clock_Security_System_Disable:00000000 RCC_Clock_Security_System_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:418    .text.RCC_Clock_Security_System_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:423    .text.RCC_HSI_Calibration_Value_Set:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:429    .text.RCC_HSI_Calibration_Value_Set:00000000 RCC_HSI_Calibration_Value_Set
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:490    .text.RCC_HSI_Calibration_Value_Set:00000038 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:495    .text.RCC_HSI_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:501    .text.RCC_HSI_Enable:00000000 RCC_HSI_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:534    .text.RCC_HSI_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:539    .text.RCC_HSI_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:545    .text.RCC_HSI_Disable:00000000 RCC_HSI_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:578    .text.RCC_HSI_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:583    .text.RCC_HSI_Stable_Wait:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:589    .text.RCC_HSI_Stable_Wait:00000000 RCC_HSI_Stable_Wait
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:676    .text.RCC_HSI_Stable_Wait:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:681    .text.RCC_PLL_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:687    .text.RCC_PLL_Config:00000000 RCC_PLL_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:785    .text.RCC_PLL_Config:00000070 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:790    .text.RCC_PLL_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:796    .text.RCC_PLL_Enable:00000000 RCC_PLL_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:829    .text.RCC_PLL_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:834    .text.RCC_PLL_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:840    .text.RCC_PLL_Disable:00000000 RCC_PLL_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:873    .text.RCC_PLL_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:878    .text.RCC_Sysclk_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:884    .text.RCC_Sysclk_Config:00000000 RCC_Sysclk_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:941    .text.RCC_Sysclk_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:946    .text.RCC_Sysclk_Source_Get:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:952    .text.RCC_Sysclk_Source_Get:00000000 RCC_Sysclk_Source_Get
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:987    .text.RCC_Sysclk_Source_Get:0000001c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:992    .text.RCC_Hclk_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:998    .text.RCC_Hclk_Config:00000000 RCC_Hclk_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1055   .text.RCC_Hclk_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1060   .text.RCC_Pclk1_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1066   .text.RCC_Pclk1_Config:00000000 RCC_Pclk1_Config
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 97


C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1123   .text.RCC_Pclk1_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1128   .text.RCC_Pclk2_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1134   .text.RCC_Pclk2_Config:00000000 RCC_Pclk2_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1193   .text.RCC_Pclk2_Config:00000038 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1198   .text.RCC_Interrupt_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1204   .text.RCC_Interrupt_Enable:00000000 RCC_Interrupt_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1247   .text.RCC_Interrupt_Enable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1252   .text.RCC_Interrupt_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1258   .text.RCC_Interrupt_Disable:00000000 RCC_Interrupt_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1304   .text.RCC_Interrupt_Disable:00000024 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1309   .text.RCC_TIM1_8_Clock_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1315   .text.RCC_TIM1_8_Clock_Config:00000000 RCC_TIM1_8_Clock_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1372   .text.RCC_TIM1_8_Clock_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1377   .text.RCC_ADC_1M_Clock_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1383   .text.RCC_ADC_1M_Clock_Config:00000000 RCC_ADC_1M_Clock_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1450   .text.RCC_ADC_1M_Clock_Config:00000048 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1455   .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1461   .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000000 RCC_ADC_PLL_Clock_Prescaler_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1518   .text.RCC_ADC_PLL_Clock_Prescaler_Enable:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1523   .text.RCC_ADC_PLL_Clock_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1529   .text.RCC_ADC_PLL_Clock_Disable:00000000 RCC_ADC_PLL_Clock_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1564   .text.RCC_ADC_PLL_Clock_Disable:0000001c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1569   .text.RCC_ADC_Hclk_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1575   .text.RCC_ADC_Hclk_Config:00000000 RCC_ADC_Hclk_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1632   .text.RCC_ADC_Hclk_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1637   .text.RCC_ADC_Hclk_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1643   .text.RCC_ADC_Hclk_Enable:00000000 RCC_ADC_Hclk_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1678   .text.RCC_ADC_Hclk_Enable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1683   .text.RCC_ADC_Hclk_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1689   .text.RCC_ADC_Hclk_Disable:00000000 RCC_ADC_Hclk_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1724   .text.RCC_ADC_Hclk_Disable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1729   .text.RCC_LSE_Trim_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1735   .text.RCC_LSE_Trim_Config:00000000 RCC_LSE_Trim_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1812   .text.RCC_LSE_Trim_Config:0000005c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1817   .text.RCC_LSE_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1823   .text.RCC_LSE_Config:00000000 RCC_LSE_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3243   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 RCC_APB1_Peripheral_Clock_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1907   .text.RCC_LSE_Config:00000068 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1913   .text.RCC_LSE_Clock_Security_System_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1919   .text.RCC_LSE_Clock_Security_System_Enable:00000000 RCC_LSE_Clock_Security_System_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1952   .text.RCC_LSE_Clock_Security_System_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1957   .text.RCC_LSE_Clock_Security_System_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1963   .text.RCC_LSE_Clock_Security_System_Disable:00000000 RCC_LSE_Clock_Security_System_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:1996   .text.RCC_LSE_Clock_Security_System_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2001   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2007   .text.RCC_LSE_Clock_Security_System_Status_Get:00000000 RCC_LSE_Clock_Security_System_Status_Get
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2050   .text.RCC_LSE_Clock_Security_System_Status_Get:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2055   .text.RCC_LSE_Stable_Wait:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2061   .text.RCC_LSE_Stable_Wait:00000000 RCC_LSE_Stable_Wait
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2148   .text.RCC_LSE_Stable_Wait:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2153   .text.RCC_LSI_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2159   .text.RCC_LSI_Enable:00000000 RCC_LSI_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2192   .text.RCC_LSI_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2197   .text.RCC_LSI_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2203   .text.RCC_LSI_Disable:00000000 RCC_LSI_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2236   .text.RCC_LSI_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2241   .text.RCC_LSI_Stable_Wait:00000000 $t
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 98


C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2247   .text.RCC_LSI_Stable_Wait:00000000 RCC_LSI_Stable_Wait
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2334   .text.RCC_LSI_Stable_Wait:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2339   .text.RCC_RTC_Clock_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2345   .text.RCC_RTC_Clock_Config:00000000 RCC_RTC_Clock_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2395   .text.RCC_RTC_Clock_Config:0000002c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2400   .text.RCC_RTC_Clock_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2406   .text.RCC_RTC_Clock_Enable:00000000 RCC_RTC_Clock_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2439   .text.RCC_RTC_Clock_Enable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2444   .text.RCC_RTC_Clock_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2450   .text.RCC_RTC_Clock_Disable:00000000 RCC_RTC_Clock_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2483   .text.RCC_RTC_Clock_Disable:00000014 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2488   .text.RCC_LPTIM_Clock_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2494   .text.RCC_LPTIM_Clock_Config:00000000 RCC_LPTIM_Clock_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2550   .text.RCC_LPTIM_Clock_Config:0000003c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2556   .text.RCC_LPTIM_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2562   .text.RCC_LPTIM_Reset:00000000 RCC_LPTIM_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2604   .text.RCC_LPTIM_Reset:00000028 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2609   .text.RCC_LPTIM_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2615   .text.RCC_LPTIM_Enable:00000000 RCC_LPTIM_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2650   .text.RCC_LPTIM_Enable:0000001c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2655   .text.RCC_LPTIM_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2661   .text.RCC_LPTIM_Disable:00000000 RCC_LPTIM_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2696   .text.RCC_LPTIM_Disable:0000001c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:2701   .text.RCC_Clocks_Frequencies_Value_Get:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3004   .text.RCC_Clocks_Frequencies_Value_Get:00000198 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3015   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3021   .text.RCC_AHB_Peripheral_Clock_Enable:00000000 RCC_AHB_Peripheral_Clock_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3064   .text.RCC_AHB_Peripheral_Clock_Enable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3069   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3075   .text.RCC_AHB_Peripheral_Clock_Disable:00000000 RCC_AHB_Peripheral_Clock_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3121   .text.RCC_AHB_Peripheral_Clock_Disable:00000024 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3126   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3132   .text.RCC_APB2_Peripheral_Clock_Enable:00000000 RCC_APB2_Peripheral_Clock_Enable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3175   .text.RCC_APB2_Peripheral_Clock_Enable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3180   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3186   .text.RCC_APB2_Peripheral_Clock_Disable:00000000 RCC_APB2_Peripheral_Clock_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3232   .text.RCC_APB2_Peripheral_Clock_Disable:00000024 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3237   .text.RCC_APB1_Peripheral_Clock_Enable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3286   .text.RCC_APB1_Peripheral_Clock_Enable:00000020 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3291   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3297   .text.RCC_APB1_Peripheral_Clock_Disable:00000000 RCC_APB1_Peripheral_Clock_Disable
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3343   .text.RCC_APB1_Peripheral_Clock_Disable:00000024 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3348   .text.RCC_AHB_Peripheral_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3354   .text.RCC_AHB_Peripheral_Reset:00000000 RCC_AHB_Peripheral_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3408   .text.RCC_AHB_Peripheral_Reset:00000030 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3413   .text.RCC_APB2_Peripheral_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3419   .text.RCC_APB2_Peripheral_Reset:00000000 RCC_APB2_Peripheral_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3473   .text.RCC_APB2_Peripheral_Reset:00000030 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3478   .text.RCC_APB1_Peripheral_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3484   .text.RCC_APB1_Peripheral_Reset:00000000 RCC_APB1_Peripheral_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3538   .text.RCC_APB1_Peripheral_Reset:00000030 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3543   .text.RCC_Backup_Reset:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3549   .text.RCC_Backup_Reset:00000000 RCC_Backup_Reset
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3587   .text.RCC_Backup_Reset:0000001c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3592   .text.RCC_MCO_PLL_Prescaler_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3598   .text.RCC_MCO_PLL_Prescaler_Config:00000000 RCC_MCO_PLL_Prescaler_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3655   .text.RCC_MCO_PLL_Prescaler_Config:00000034 $d
ARM GAS  C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s 			page 99


C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3660   .text.RCC_MCO_Source_Config:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3666   .text.RCC_MCO_Source_Config:00000000 RCC_MCO_Source_Config
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3723   .text.RCC_MCO_Source_Config:00000034 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3728   .text.RCC_Flag_Status_Get:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3835   .text.RCC_Flag_Status_Get:0000006c $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3840   .text.RCC_Reset_Flag_Clear:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3846   .text.RCC_Reset_Flag_Clear:00000000 RCC_Reset_Flag_Clear
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3888   .text.RCC_Reset_Flag_Clear:00000028 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3893   .text.RCC_Interrupt_Status_Get:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3899   .text.RCC_Interrupt_Status_Get:00000000 RCC_Interrupt_Status_Get
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3950   .text.RCC_Interrupt_Status_Get:00000028 $d
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3955   .text.RCC_Interrupt_Status_Clear:00000000 $t
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:3961   .text.RCC_Interrupt_Status_Clear:00000000 RCC_Interrupt_Status_Clear
C:\Users\ZShuai\AppData\Local\Temp\ccJeCvVt.s:4004   .text.RCC_Interrupt_Status_Clear:00000020 $d

NO UNDEFINED SYMBOLS
