{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:24:21 2020 " "Info: Processing started: Sat Dec 05 15:24:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/ctrlsig.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/ctrlsig.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Info: Found entity 1: Decoder" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ConditionalLogic " "Info: Found entity 2: ConditionalLogic" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 104 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ctrlSig " "Info: Found entity 3: ctrlSig" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 170 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ARMCPU.v(64) " "Warning (10268): Verilog HDL information at ARMCPU.v(64): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/armcpu.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/armcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtendMUX " "Info: Found entity 1: ExtendMUX" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile " "Info: Found entity 2: RegisterFile" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 armreduced " "Info: Found entity 3: armreduced" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 132 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU32bit " "Info: Found entity 1: ALU32bit" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/alera_mem_dual_port/ram2port_inst_data.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/alera_mem_dual_port/ram2port_inst_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2port_inst_data " "Info: Found entity 1: ram2port_inst_data" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm_system.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM_System " "Info: Found entity 1: ARM_System" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/txunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/txunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Info: Found entity 1: TxUnit" {  } { { "../ARM_System/UART/TxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/TxUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(85) " "Warning (10268): Verilog HDL information at clkUnit.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(110) " "Warning (10268): Verilog HDL information at clkUnit.v(110): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 110 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkUnit.v(136) " "Warning (10268): Verilog HDL information at clkUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/clkunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/clkunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkUnit " "Info: Found entity 1: ClkUnit" {  } { { "../ARM_System/UART/clkUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/clkUnit.v" 48 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "miniUART.v(152) " "Warning (10268): Verilog HDL information at miniUART.v(152): always construct contains both blocking and non-blocking assignments" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 152 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabRX EnabRx miniUART.v(92) " "Info (10281): Verilog HDL Declaration information at miniUART.v(92): object \"EnabRX\" differs only in case from object \"EnabRx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EnabTX EnabTx miniUART.v(93) " "Info (10281): Verilog HDL Declaration information at miniUART.v(93): object \"EnabTX\" differs only in case from object \"EnabTx\" in the same scope" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 93 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/miniuart.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/miniuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 miniUART " "Info: Found entity 1: miniUART" {  } { { "../ARM_System/UART/miniUART.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/rxunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/uart/rxunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Info: Found entity 1: RxUnit" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 50 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/timer/timercounter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/timer/timercounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerCounter " "Info: Found entity 1: TimerCounter" {  } { { "../ARM_System/Timer/TimerCounter.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Timer/TimerCounter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/gpio/gpio.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/gpio/gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO " "Info: Found entity 1: GPIO" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_detect " "Info: Found entity 2: key_detect" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 265 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/decoder/addr_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/decoder/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addr_Decoder " "Info: Found entity 1: Addr_Decoder" {  } { { "../ARM_System/Decoder/Addr_Decoder.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Decoder/Addr_Decoder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/altera_pll/altpll_clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/altera_pll/altpll_clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTPLL_clkgen " "Info: Found entity 1: ALTPLL_clkgen" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_fetch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Fetch " "Info: Found entity 1: Instruction_Fetch" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/idex_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/idex_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX_Register " "Info: Found entity 1: IDEX_Register" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/exmem_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/exmem_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_Register " "Info: Found entity 1: EXMEM_Register" {  } { { "../ARM_System/ARM/EXMEM_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/EXMEM_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/memwb_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/memwb_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_Register " "Info: Found entity 1: MEMWB_Register" {  } { { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/instruction_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Decode " "Info: Found entity 1: Instruction_Decode" {  } { { "../ARM_System/ARM/Instruction_Decode.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/alu_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MUX " "Info: Found entity 1: ALU_MUX" {  } { { "../ARM_System/ARM/ALU_MUX.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ALU_MUX.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/cond_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/cond_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cond_Unit " "Info: Found entity 1: Cond_Unit" {  } { { "../ARM_System/ARM/Cond_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Cond_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/mem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Info: Found entity 1: MEM" {  } { { "../ARM_System/ARM/MEM.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/writeback.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Info: Found entity 1: WriteBack" {  } { { "../ARM_System/ARM/WriteBack.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/WriteBack.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/hazard_unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /users/82105/desktop/대학/2020 2학기/컴퓨터구조/과제/armprocessor_pipelined/arm_system/arm/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Info: Found entity 1: Hazard_Unit" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadW ARMCPU.v(180) " "Warning (10236): Verilog HDL Implicit Net warning at ARMCPU.v(180): created implicit net for \"LoadW\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 180 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ARMCPU.v(200) " "Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(200): instance has no name" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 200 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ARMCPU.v(213) " "Critical Warning (10846): Verilog HDL Instantiation warning at ARMCPU.v(213): instance has no name" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 213 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ARM_System " "Info: Elaborating entity \"ARM_System\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALTPLL_clkgen ALTPLL_clkgen:pll0 " "Info: Elaborating entity \"ALTPLL_clkgen\" for hierarchy \"ALTPLL_clkgen:pll0\"" {  } { { "../ARM_System/ARM_System.v" "pll0" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "altpll_component" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"ALTPLL_clkgen:pll0\|altpll:altpll_component\"" {  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALTPLL_clkgen:pll0\|altpll:altpll_component " "Info: Instantiated megafunction \"ALTPLL_clkgen:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 25000 " "Info: Parameter \"clk1_phase_shift\" = \"25000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Info: Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ALTPLL_clkgen " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ALTPLL_clkgen\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Altera_PLL/ALTPLL_clkgen.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Altera_PLL/ALTPLL_clkgen.v" 98 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "armreduced armreduced:arm_cpu " "Info: Elaborating entity \"armreduced\" for hierarchy \"armreduced:arm_cpu\"" {  } { { "../ARM_System/ARM_System.v" "arm_cpu" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Fetch armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch " "Info: Elaborating entity \"Instruction_Fetch\" for hierarchy \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Instruction_Fetch" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlSig armreduced:arm_cpu\|ctrlSig:_ctrlSig " "Info: Elaborating entity \"ctrlSig\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ctrlSig" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder " "Info: Elaborating entity \"Decoder\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "_decoder" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(18) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(18): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Svalue ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Svalue\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Store ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Store\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Load ctrlSig.v(18) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(18): inferring latch(es) for variable \"Load\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load ctrlSig.v(18) " "Info (10041): Inferred latch for \"Load\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Store ctrlSig.v(18) " "Info (10041): Inferred latch for \"Store\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch ctrlSig.v(18) " "Info (10041): Inferred latch for \"Branch\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"RegSrc\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"RegSrc\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ImmSrc\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ImmSrc\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUSrc\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Svalue ctrlSig.v(18) " "Info (10041): Inferred latch for \"Svalue\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[2\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[3\] ctrlSig.v(18) " "Info (10041): Inferred latch for \"ALUOp\[3\]\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg ctrlSig.v(18) " "Info (10041): Inferred latch for \"MemtoReg\" at ctrlSig.v(18)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional " "Info: Elaborating entity \"ConditionalLogic\" for hierarchy \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "_conditional" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 208 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(118) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(118): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condEx ctrlSig.v(118) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(118): inferring latch(es) for variable \"condEx\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ctrlSig.v(127) " "Warning (10270): Verilog HDL Case Statement warning at ctrlSig.v(127): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite ctrlSig.v(127) " "Warning (10240): Verilog HDL Always Construct warning at ctrlSig.v(127): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite ctrlSig.v(127) " "Info (10041): Inferred latch for \"RegWrite\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc ctrlSig.v(127) " "Info (10041): Inferred latch for \"PCSrc\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite ctrlSig.v(127) " "Info (10041): Inferred latch for \"MemWrite\" at ctrlSig.v(127)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condEx ctrlSig.v(118) " "Info (10041): Inferred latch for \"condEx\" at ctrlSig.v(118)" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Decode armreduced:arm_cpu\|Instruction_Decode:_Instruction_Decode " "Info: Elaborating entity \"Instruction_Decode\" for hierarchy \"armreduced:arm_cpu\|Instruction_Decode:_Instruction_Decode\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Instruction_Decode" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit " "Info: Elaborating entity \"Hazard_Unit\" for hierarchy \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Hazard_Unit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteDataE Hazard_Unit.v(43) " "Warning (10240): Verilog HDL Always Construct warning at Hazard_Unit.v(43): inferring latch(es) for variable \"WriteDataE\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[0\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[0\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[1\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[1\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[2\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[2\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[3\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[3\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[4\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[4\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[5\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[5\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[6\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[6\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[7\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[7\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[8\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[8\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[9\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[9\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[10\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[10\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[11\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[11\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[12\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[12\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[13\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[13\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[14\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[14\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[15\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[15\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[16\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[16\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[17\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[17\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[18\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[18\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[19\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[19\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[20\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[20\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[21\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[21\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[22\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[22\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[23\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[23\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[24\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[24\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[25\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[25\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[26\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[26\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[27\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[27\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[28\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[28\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[29\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[29\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[30\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[30\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteDataE\[31\] Hazard_Unit.v(67) " "Info (10041): Inferred latch for \"WriteDataE\[31\]\" at Hazard_Unit.v(67)" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtendMUX armreduced:arm_cpu\|ExtendMUX:_ExtendMUX " "Info: Elaborating entity \"ExtendMUX\" for hierarchy \"armreduced:arm_cpu\|ExtendMUX:_ExtendMUX\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ExtendMUX" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 187 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i ARMCPU.v(10) " "Warning (10240): Verilog HDL Always Construct warning at ARMCPU.v(10): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/ARMCPU.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile armreduced:arm_cpu\|RegisterFile:_RegisterFile " "Info: Elaborating entity \"RegisterFile\" for hierarchy \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_RegisterFile" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 191 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX_Register armreduced:arm_cpu\|IDEX_Register:comb_39 " "Info: Elaborating entity \"IDEX_Register\" for hierarchy \"armreduced:arm_cpu\|IDEX_Register:comb_39\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "comb_39" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MUX armreduced:arm_cpu\|ALU_MUX:_ALU_MUX " "Info: Elaborating entity \"ALU_MUX\" for hierarchy \"armreduced:arm_cpu\|ALU_MUX:_ALU_MUX\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ALU_MUX" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 203 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU32bit armreduced:arm_cpu\|ALU32bit:_ALU32bit " "Info: Elaborating entity \"ALU32bit\" for hierarchy \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_ALU32bit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 205 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(11) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(11): incomplete case statement has no default case item" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult alu.v(11) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUFlags alu.v(11) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(11): inferring latch(es) for variable \"ALUFlags\", which holds its previous value in one or more paths through the always construct" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFlags\[3\] alu.v(7) " "Warning (10034): Output port \"ALUFlags\[3\]\" at alu.v(7) has no driver" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ALUFlags\[1..0\] alu.v(7) " "Warning (10034): Output port \"ALUFlags\[1..0\]\" at alu.v(7) has no driver" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUFlags\[2\] alu.v(11) " "Info (10041): Inferred latch for \"ALUFlags\[2\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[0\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[1\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[2\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[3\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[4\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[5\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[6\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[7\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[8\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[9\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[10\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[11\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[12\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[13\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[14\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[15\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[16\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[17\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[18\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[19\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[20\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[21\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[22\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[23\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[24\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[25\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[26\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[27\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[28\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[29\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[30\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] alu.v(11) " "Info (10041): Inferred latch for \"ALUResult\[31\]\" at alu.v(11)" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cond_Unit armreduced:arm_cpu\|Cond_Unit:_Cond_Unit " "Info: Elaborating entity \"Cond_Unit\" for hierarchy \"armreduced:arm_cpu\|Cond_Unit:_Cond_Unit\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_Cond_Unit" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 207 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_Register armreduced:arm_cpu\|EXMEM_Register:comb_40 " "Info: Elaborating entity \"EXMEM_Register\" for hierarchy \"armreduced:arm_cpu\|EXMEM_Register:comb_40\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "comb_40" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM armreduced:arm_cpu\|MEM:_MEM " "Info: Elaborating entity \"MEM\" for hierarchy \"armreduced:arm_cpu\|MEM:_MEM\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_MEM" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 216 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_Register armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register " "Info: Elaborating entity \"MEMWB_Register\" for hierarchy \"armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_MEMWB_Register" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 223 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack armreduced:arm_cpu\|WriteBack:_WriteBack " "Info: Elaborating entity \"WriteBack\" for hierarchy \"armreduced:arm_cpu\|WriteBack:_WriteBack\"" {  } { { "../ARM_System/ARM/ARMCPU.v" "_WriteBack" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ARMCPU.v" 225 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port_inst_data ram2port_inst_data:Inst_Data_Mem " "Info: Elaborating entity \"ram2port_inst_data\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\"" {  } { { "../ARM_System/ARM_System.v" "Inst_Data_Mem" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "altsyncram_component" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\"" {  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Info: Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info: Parameter \"byte_size\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Info: Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file insts_data.mif " "Info: Parameter \"init_file\" = \"insts_data.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info: Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Info: Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info: Parameter \"widthad_a\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Info: Parameter \"widthad_b\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info: Parameter \"width_b\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Info: Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/Alera_Mem_Dual_Port/ram2port_inst_data.v" 107 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i9b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i9b2 " "Info: Found entity 1: altsyncram_i9b2" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i9b2 ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated " "Info: Elaborating entity \"altsyncram_i9b2\" for hierarchy \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addr_Decoder Addr_Decoder:Decoder " "Info: Elaborating entity \"Addr_Decoder\" for hierarchy \"Addr_Decoder:Decoder\"" {  } { { "../ARM_System/ARM_System.v" "Decoder" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerCounter TimerCounter:Timer " "Info: Elaborating entity \"TimerCounter\" for hierarchy \"TimerCounter:Timer\"" {  } { { "../ARM_System/ARM_System.v" "Timer" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 139 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniUART miniUART:UART " "Info: Elaborating entity \"miniUART\" for hierarchy \"miniUART:UART\"" {  } { { "../ARM_System/ARM_System.v" "UART" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 153 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkUnit miniUART:UART\|ClkUnit:ClkDiv " "Info: Elaborating entity \"ClkUnit\" for hierarchy \"miniUART:UART\|ClkUnit:ClkDiv\"" {  } { { "../ARM_System/UART/miniUART.v" "ClkDiv" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit miniUART:UART\|TxUnit:TxDev " "Info: Elaborating entity \"TxUnit\" for hierarchy \"miniUART:UART\|TxUnit:TxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "TxDev" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit miniUART:UART\|RxUnit:RxDev " "Info: Elaborating entity \"RxUnit\" for hierarchy \"miniUART:UART\|RxUnit:RxDev\"" {  } { { "../ARM_System/UART/miniUART.v" "RxDev" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/miniUART.v" 147 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO GPIO:uGPIO " "Info: Elaborating entity \"GPIO\" for hierarchy \"GPIO:uGPIO\"" {  } { { "../ARM_System/ARM_System.v" "uGPIO" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_detect GPIO:uGPIO\|key_detect:key1 " "Info: Elaborating entity \"key_detect\" for hierarchy \"GPIO:uGPIO\|key_detect:key1\"" {  } { { "../ARM_System/GPIO/GPIO.v" "key1" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 117 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|RegSrc\[0\] armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Info: Duplicate LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|RegSrc\[0\]\" merged with LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|MemtoReg armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Info: Duplicate LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|MemtoReg\" merged with LATCH primitive \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\"" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 5 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] " "Warning: Latch armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 112 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 114 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 110 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 109 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 6 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue " "Warning: Latch armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Warning: Ports D and ENA on the latch are fed by the same signal armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "109 109 " "Info: 109 registers lost all their fanouts during netlist optimizations. The first 109 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[3\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[2\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[1\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[0\] " "Info: Register \"armreduced:arm_cpu\|RegisterFile:_RegisterFile\|tmpwaddr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~2 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~3 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~4 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state~5 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw17\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw17\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw16\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw16\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw15\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw15\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw14\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw14\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw13\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw13\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw12\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw12\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw11\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw11\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw10\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw10\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw9\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw9\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw8\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw8\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw7\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw7\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw6\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw6\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw5\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw4\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw4\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:sw0\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:sw0\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key3\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key3\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key2\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key2\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "GPIO:uGPIO\|key_detect:key1\|c_state.S15 " "Info: Register \"GPIO:uGPIO\|key_detect:key1\|c_state.S15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg " "Info: Generated suppressed messages file C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/ARM_System.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3526 " "Info: Implemented 3526 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Info: Implemented 84 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3385 " "Info: Implemented 3385 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:24:35 2020 " "Info: Processing ended: Sat Dec 05 15:24:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
