

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 17:59:23 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_24
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.632 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       16|       17|  0.160 us|  0.170 us|   16|   16|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_1  |       16|       16|         5|          4|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     138|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     101|    -|
|Register         |        -|    -|     133|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     133|     239|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |i_fu_164_p2                       |         +|   0|  0|   10|           2|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|    2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |       and|   0|  0|    2|           1|           1|
    |ap_condition_106                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_52                   |       and|   0|  0|    2|           1|           1|
    |icmp_ln22_fu_170_p2               |      icmp|   0|  0|    8|           2|           2|
    |lshr_ln24_fu_149_p2               |      lshr|   0|  0|  100|          32|          32|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |        or|   0|  0|    2|           1|           1|
    |ap_block_state6_pp0_stage0_iter1  |        or|   0|  0|    2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  138|          46|          46|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  25|          6|    1|          6|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_phi_mux_bram_V_phi_phi_fu_119_p4  |   9|          2|   32|         64|
    |ap_phi_mux_do_init_phi_fu_74_p6      |  13|          3|    1|          3|
    |bram_V_phi_reg_115                   |   9|          2|   32|         64|
    |i1_reg_101                           |   9|          2|    2|          4|
    |in_stream_TDATA_blk_n                |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n               |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 101|         23|   72|        149|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_bram_V_phi_reg_115  |  32|   0|   32|          0|
    |bram_V_phi_reg_115                       |  32|   0|   32|          0|
    |bram_V_rewind_reg_86                     |  32|   0|   32|          0|
    |do_init_reg_69                           |   1|   0|    1|          0|
    |i1_reg_101                               |   2|   0|    2|          0|
    |i_reg_198                                |   2|   0|    2|          0|
    |icmp_ln22_reg_203                        |   1|   0|    1|          0|
    |in_stream_read_1_reg_183                 |   8|   0|    8|          0|
    |in_stream_read_2_reg_188                 |   8|   0|    8|          0|
    |in_stream_read_reg_178                   |   8|   0|    8|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 133|   0|  133|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_rst_n           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dut|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dut|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dut|  return value|
|in_stream_TVALID   |   in|    1|        axis|     in_stream|       pointer|
|in_stream_TDATA    |   in|    8|        axis|     in_stream|       pointer|
|in_stream_TREADY   |  out|    1|        axis|     in_stream|       pointer|
|out_stream_TREADY  |   in|    1|        axis|    out_stream|       pointer|
|out_stream_TDATA   |  out|   32|        axis|    out_stream|       pointer|
|out_stream_TVALID  |  out|    1|        axis|    out_stream|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

