// Seed: 880474186
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input wand id_2,
    output supply1 id_3,
    output supply0 id_4
);
  wire id_6;
  wire id_7;
  wire id_8;
  assign module_1.type_7 = 0;
  tri1 id_9 = 1'b0;
endmodule
module module_1 (
    output wire  id_0,
    input  wand  id_1,
    output uwire id_2,
    input  wire  id_3,
    input  uwire id_4,
    input  logic id_5,
    input  tri1  id_6,
    output wire  id_7,
    output wire  id_8,
    output logic id_9,
    input  tri1  id_10,
    output wor   id_11
);
  always @(id_5 == 1'b0) begin : LABEL_0
    id_9 <= id_5;
  end
  module_0 modCall_1 (
      id_10,
      id_0,
      id_4,
      id_8,
      id_0
  );
endmodule
