// Seed: 172384880
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = id_6 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_7;
  wire id_8;
  module_0(
      id_8, id_1, id_5, id_1, id_7
  );
  logic [7:0] id_9;
  assign id_1 = id_9[1];
endmodule
