Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Sun Mar  1 22:34:56 2020
| Host         : DESKTOP-I3C7AFS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/contatore_no_io_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.243        0.000                      0                   65        0.231        0.000                      0                   65        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.243        0.000                      0                   65        0.231        0.000                      0                   65        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.243ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.231ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.243ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/counter_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/counter_value_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.159ns (34.577%)  route 4.085ns (65.423%))
  Logic Levels:           7  (CARRY4=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y70         FDRE                                         r  bd_0_i/hls_inst/inst/counter_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/counter_value_reg[0]/Q
                         net (fo=2, routed)           0.535     1.964    bd_0_i/hls_inst/inst/counter_value_reg[0]
    SLICE_X56Y70         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.544 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.544    bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_12_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.658 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.658    bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_11_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.992 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_10/O[1]
                         net (fo=1, routed)           0.979     3.971    bd_0_i/hls_inst/inst/counter_value_assign_fu_61_p2[10]
    SLICE_X58Y72         LUT6 (Prop_lut6_I2_O)        0.303     4.274 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_9/O
                         net (fo=1, routed)           0.418     4.692    bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_9_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I4_O)        0.124     4.816 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.691     5.506    bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_7_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.630 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.670     6.301    bd_0_i/hls_inst/inst/led_output_V[0]_INST_0_i_2_n_0
    SLICE_X58Y76         LUT5 (Prop_lut5_I2_O)        0.124     6.425 r  bd_0_i/hls_inst/inst/counter_value[0]_i_1/O
                         net (fo=32, routed)          0.792     7.217    bd_0_i/hls_inst/inst/tmp_fu_68_p2
    SLICE_X57Y70         FDRE                                         r  bd_0_i/hls_inst/inst/counter_value_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X57Y70         FDRE                                         r  bd_0_i/hls_inst/inst/counter_value_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X57Y70         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/inst/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                  3.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/led_status_V_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/led_status_V_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y76         FDRE                                         r  bd_0_i/hls_inst/inst/led_status_V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y76         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/inst/led_status_V_reg[0]/Q
                         net (fo=1, routed)           0.163     0.737    bd_0_i/hls_inst/inst/led_status_V
    SLICE_X58Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.782 r  bd_0_i/hls_inst/inst/led_output_V[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.782    bd_0_i/hls_inst/inst/led_output_V[0]
    SLICE_X58Y76         FDRE                                         r  bd_0_i/hls_inst/inst/led_status_V_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=32, unset)           0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X58Y76         FDRE                                         r  bd_0_i/hls_inst/inst/led_status_V_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y76         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/inst/led_status_V_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y70  bd_0_i/hls_inst/inst/counter_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70  bd_0_i/hls_inst/inst/counter_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y70  bd_0_i/hls_inst/inst/counter_value_reg[0]/C



