`timescale 1ns / 1ns
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 03/13/2023 07:59:59 PM
// Design Name: 
// Module Name: register
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////

`include "types.svh"

interface reg_if (input clk);

    logic rst;
    logic32 in;
    logic32 out;
    
    modport TB (input clk, out, output rst, in);
    
    modport RTL (input clk, rst, in, output out);

endinterface

module register (reg_if _if);

    always_ff @ (posedge _if.clk)
    begin
        if (_if.rst)
            _if.out <= 32'd0;
        else
            _if.out <= _if.in;
    end

endmodule
